ARM GAS  /tmp/cclBDnpv.s 			page 1


 GNU assembler version 2.27 (arm-none-eabi)
	 using BFD version (2.27-9ubuntu1+9) 2.27.
 options passed	: -I -I -I -I -I -EL -mcpu=cortex-m7 -mfloat-abi=hard -mfpu=fpv5-sp-d16 -meabi=5 -aghlms=sys/_io.lst 
 input file    	: /tmp/cclBDnpv.s
 output file   	: sys/_io.o
 target        	: arm-none-eabi
 time stamp    	: 2020-03-25T15:25:01.000-0700

ARM GAS  /tmp/cclBDnpv.s 			page 2


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"_io.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ITM_SendChar,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-sp-d16
  23              		.type	ITM_SendChar, %function
  24              	ITM_SendChar:
  25              	.LFB138:
  26              		.file 1 "/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h"
   1:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*
   8:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *
  10:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *
  12:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *
  16:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *
  18:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
  24:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  25:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
  30:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  31:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
ARM GAS  /tmp/cclBDnpv.s 			page 3


  32:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  34:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  36:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
  39:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  40:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
  41:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  44:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  47:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  50:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
  53:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  54:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  55:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
  59:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
  61:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
  62:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  63:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  65:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  71:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  73:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
  76:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
  81:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
  84:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
  85:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
  87:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
  88:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  /tmp/cclBDnpv.s 			page 4


  89:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
  93:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
  96:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
  97:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
  99:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 100:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
 105:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
 108:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
 109:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 111:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 112:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
 117:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
 120:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
 121:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 123:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 124:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
 129:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
 132:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
 133:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 135:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 136:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
 141:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
 144:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
 145:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/cclBDnpv.s 			page 5


 146:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 147:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 148:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #else
 153:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #endif
 156:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #else
 157:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 159:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 160:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
 161:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 162:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 164:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 165:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
 167:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
 168:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 169:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 171:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 173:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 176:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
 179:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 180:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 186:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 187:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 191:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 192:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 196:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 197:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 201:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 202:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
ARM GAS  /tmp/cclBDnpv.s 			page 6


 203:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 206:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 207:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 211:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 212:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 216:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 217:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
 221:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
 222:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 223:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 225:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 227:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
 231:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #else
 234:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
 236:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 239:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 244:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 246:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 247:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 248:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core Register
 252:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /tmp/cclBDnpv.s 			page 7


 260:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
 263:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 264:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 265:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
 269:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 270:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 271:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 272:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 274:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef union
 275:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 276:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   struct
 277:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
 278:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 290:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 294:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 297:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 300:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 303:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 306:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 309:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 310:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 311:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 313:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef union
 314:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 315:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   struct
 316:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
ARM GAS  /tmp/cclBDnpv.s 			page 8


 317:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 323:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 327:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 328:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 329:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 331:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef union
 332:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 333:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   struct
 334:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
 335:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 351:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 355:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 358:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 361:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 364:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 367:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 370:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 373:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
ARM GAS  /tmp/cclBDnpv.s 			page 9


 374:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 376:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 379:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 382:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 383:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 384:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 386:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef union
 387:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 388:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   struct
 389:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
 390:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 398:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 402:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 405:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 408:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 410:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 411:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 412:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
 416:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 417:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 418:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 419:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 421:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 422:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 423:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
ARM GAS  /tmp/cclBDnpv.s 			page 10


 431:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 438:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 442:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 444:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 445:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 446:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
 450:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 451:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 452:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 453:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 455:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 456:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 457:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
ARM GAS  /tmp/cclBDnpv.s 			page 11


 488:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 509:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 513:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 516:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 519:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 522:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 525:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 529:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 532:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 535:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 538:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 541:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 544:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
ARM GAS  /tmp/cclBDnpv.s 			page 12


 545:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 547:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 550:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 553:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 556:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 560:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 564:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 567:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 570:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 573:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 576:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 579:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 582:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 586:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 589:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 592:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 596:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 599:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 13


 602:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 605:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 608:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 611:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 614:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 617:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 620:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 624:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 627:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 630:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 633:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 636:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 639:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 642:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 645:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 648:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 651:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 654:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 657:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  /tmp/cclBDnpv.s 			page 14


 659:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 660:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 663:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 667:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 670:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 673:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 677:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 680:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 683:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 686:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 689:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 692:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 696:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 699:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 702:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 705:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 708:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 711:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 714:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
ARM GAS  /tmp/cclBDnpv.s 			page 15


 716:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 718:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 721:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 724:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 727:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 730:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 733:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 737:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 740:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 743:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 747:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 750:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 753:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 756:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 759:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 763:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 766:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 770:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 16


 773:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 776:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 779:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 782:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 786:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 789:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 792:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 795:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 798:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 801:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 804:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 808:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 811:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 815:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 819:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 822:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 826:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 829:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
ARM GAS  /tmp/cclBDnpv.s 			page 17


 830:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 833:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 836:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 840:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 843:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 846:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 849:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 853:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 856:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 859:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 862:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 866:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 869:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 873:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 876:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 879:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 883:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 886:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
ARM GAS  /tmp/cclBDnpv.s 			page 18


 887:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 889:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 893:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 896:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 899:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 902:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 905:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 908:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 910:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 911:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 912:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
 916:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 917:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 918:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 919:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 921:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 922:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 923:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 928:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 932:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 936:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 939:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 942:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
ARM GAS  /tmp/cclBDnpv.s 			page 19


 944:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 945:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 948:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 950:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 951:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 952:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
 956:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 957:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 958:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
 959:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
 961:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 962:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 963:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 969:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 973:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 976:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 979:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 982:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 986:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 990:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 994:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
 997:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1000:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  /tmp/cclBDnpv.s 			page 20


1001:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1002:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1003:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1004:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1008:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1009:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1010:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1011:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1013:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1014:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1015:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  union
1016:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1017:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1049:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1053:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1057:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
ARM GAS  /tmp/cclBDnpv.s 			page 21


1058:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1060:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1063:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1066:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1069:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1072:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1075:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1078:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1081:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1085:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1089:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1093:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1097:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1100:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1103:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1105:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1106:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1107:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1111:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1112:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1113:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1114:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  /tmp/cclBDnpv.s 			page 22


1115:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1116:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1117:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1118:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1146:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1150:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1153:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1156:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1159:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1162:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1165:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1168:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1171:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
ARM GAS  /tmp/cclBDnpv.s 			page 23


1172:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1174:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1177:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1180:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1183:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1186:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1189:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1192:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1195:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1198:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1201:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1205:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1209:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1213:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1217:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1221:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1225:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 24


1229:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1232:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1235:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1238:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1241:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1244:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1247:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1250:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1253:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1255:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1256:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1257:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1261:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1262:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1263:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1264:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1266:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1267:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1268:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
ARM GAS  /tmp/cclBDnpv.s 			page 25


1286:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1294:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1298:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1302:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1306:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1309:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1312:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1315:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1319:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1322:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1326:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1330:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1333:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1336:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1339:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1342:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
ARM GAS  /tmp/cclBDnpv.s 			page 26


1343:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1345:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1348:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1352:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1355:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1359:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1362:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1365:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1368:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1371:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1374:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1377:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1381:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1384:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1388:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1392:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1395:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1398:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
ARM GAS  /tmp/cclBDnpv.s 			page 27


1400:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1401:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1404:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1407:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1411:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1414:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1416:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1417:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1419:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1423:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1424:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1425:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1426:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1428:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1429:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1430:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1443:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1445:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1449:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1452:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1455:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
ARM GAS  /tmp/cclBDnpv.s 			page 28


1457:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1459:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1462:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1465:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1469:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1473:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1476:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1479:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1483:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1486:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1489:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1492:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1495:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1498:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1501:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1504:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1507:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1510:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1513:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 29


1514:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1515:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1519:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1520:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1521:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1522:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1524:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1525:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1526:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1535:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1539:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1542:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1545:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1548:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1551:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1554:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1557:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1560:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1563:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1567:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 30


1571:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1574:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1577:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1580:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1584:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1587:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1590:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1593:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1596:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1599:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1602:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1605:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1609:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1612:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1615:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1618:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1620:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1622:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1623:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1624:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
ARM GAS  /tmp/cclBDnpv.s 			page 31


1628:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1629:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1630:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1631:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1633:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1634:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1635:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1641:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1645:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1648:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1651:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1654:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1657:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1660:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1663:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1666:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1669:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1672:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1675:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1678:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1682:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 32


1685:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1689:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1692:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1695:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1698:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1701:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1704:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1707:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1710:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1713:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1716:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1719:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1722:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1725:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1727:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1728:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1729:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1733:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1734:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1735:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1736:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
1741:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
ARM GAS  /tmp/cclBDnpv.s 			page 33


1742:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1743:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1744:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
1749:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1751:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1753:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1754:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1755:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1759:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1760:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1761:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1771:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1780:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
1784:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1785:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1788:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} */
1789:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1790:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1791:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1792:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
ARM GAS  /tmp/cclBDnpv.s 			page 34


1799:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1801:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
1803:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1804:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1805:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1806:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1808:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
1812:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1813:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1814:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
1818:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #else
1820:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1834:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
1838:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #else
1840:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1844:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1846:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1847:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1855:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 35


1856:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1857:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1865:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1867:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1870:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1877:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1878:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1879:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1880:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1884:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1886:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1887:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1888:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1889:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1890:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1891:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1896:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1898:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1900:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1902:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1903:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1904:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1905:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1906:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /tmp/cclBDnpv.s 			page 36


1913:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1915:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1917:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1919:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
1920:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1921:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1922:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1923:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1924:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1925:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1926:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1927:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1932:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1934:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1936:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
1938:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
1939:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1940:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1941:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1942:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1943:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1944:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1951:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1953:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1955:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1957:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
1958:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1959:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1960:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1961:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1962:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1963:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1964:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1965:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /tmp/cclBDnpv.s 			page 37


1970:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1972:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1974:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1976:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1977:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1978:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1979:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1980:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
1985:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
1987:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
1989:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
1991:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
1992:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1993:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
1994:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
1995:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2002:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2004:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2006:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2008:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
2009:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2010:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
2011:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2012:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2013:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2014:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2015:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2016:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2020:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2024:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2026:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  /tmp/cclBDnpv.s 			page 38


2027:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2028:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2030:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
2031:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2032:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2034:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2035:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2036:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2037:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2038:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2046:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2048:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2049:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2051:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2053:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
2054:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2055:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2057:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2058:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2059:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2060:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2061:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2071:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2072:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2073:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2074:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2075:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2076:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2077:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2078:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2079:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2080:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return (
2081:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2082:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2083:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****          );
ARM GAS  /tmp/cclBDnpv.s 			page 39


2084:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2085:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2086:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2087:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2088:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2089:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2090:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2091:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2092:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2093:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2094:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2095:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2096:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2097:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2098:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2099:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2100:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2101:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2102:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2103:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2104:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2105:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2106:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2107:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2108:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2109:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2110:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2111:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2112:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2113:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2114:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2115:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2116:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2117:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2118:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2119:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2120:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2121:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2122:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2123:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2124:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2125:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2126:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2127:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2128:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2129:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2130:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2131:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2132:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2133:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2134:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2135:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2136:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2137:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2138:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2139:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2140:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
ARM GAS  /tmp/cclBDnpv.s 			page 40


2141:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2142:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2143:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2144:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2145:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2146:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2147:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2148:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2149:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2150:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2151:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2152:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2153:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2154:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2155:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2156:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2157:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2158:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __NOP();
2159:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2160:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2161:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2162:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2163:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2164:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2165:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2166:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2167:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2168:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #include "mpu_armv7.h"
2169:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2170:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
2171:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2172:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2173:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2174:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2175:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2176:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2177:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
2178:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2179:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2180:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2181:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2182:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2183:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \returns
2184:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2185:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2186:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2187:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2188:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2189:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2190:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2191:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2192:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2193:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2194:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2195:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2196:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2197:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
ARM GAS  /tmp/cclBDnpv.s 			page 41


2198:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2199:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2200:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2201:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   else
2202:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2203:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2204:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2205:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2206:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2207:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2208:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2209:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2210:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2211:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2212:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2213:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2214:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2215:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2216:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2217:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
2218:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2219:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2220:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2221:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2222:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2223:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2224:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2225:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2226:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2227:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2228:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2229:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableICache (void)
2230:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2231:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2232:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2233:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2234:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2235:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2236:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2237:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2238:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2239:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2240:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2241:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2242:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2243:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2244:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2245:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2246:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2247:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2248:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableICache (void)
2249:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2250:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2251:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2252:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2253:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2254:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
ARM GAS  /tmp/cclBDnpv.s 			page 42


2255:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2256:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2257:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2258:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2259:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2260:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2261:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2262:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2263:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2264:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2265:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateICache (void)
2266:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2267:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2268:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2269:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2270:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2271:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2272:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2273:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2274:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2275:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2276:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2277:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2278:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2279:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2280:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2281:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableDCache (void)
2282:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2283:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2284:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2285:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2286:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2287:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2288:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2289:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2290:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2291:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2292:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2293:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2294:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2295:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     do {
2296:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2297:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       do {
2298:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2299:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2300:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2301:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2302:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #endif
2303:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2304:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2305:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2306:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2307:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
2308:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2309:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2310:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2311:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  /tmp/cclBDnpv.s 			page 43


2312:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2313:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2314:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2315:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2316:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable D-Cache
2317:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off D-Cache
2318:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2319:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableDCache (void)
2320:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2321:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2322:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2323:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2324:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2325:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2326:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2327:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2328:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2329:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
2330:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2331:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2332:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2333:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2334:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2335:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2336:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     do {
2337:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2338:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       do {
2339:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2340:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2341:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2342:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2343:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #endif
2344:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2345:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2346:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2347:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2348:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2349:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2350:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2351:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2352:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2353:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2354:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate D-Cache
2355:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache
2356:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2357:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache (void)
2358:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2359:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2360:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2361:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2362:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2363:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2364:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2365:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2366:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2367:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2368:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 44


2369:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2370:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2371:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     do {
2372:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2373:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       do {
2374:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2375:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2376:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2377:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2378:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #endif
2379:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2380:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2381:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2382:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2383:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2384:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2385:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2386:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2387:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2388:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2389:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clean D-Cache
2390:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache
2391:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2392:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache (void)
2393:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2394:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2395:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2396:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2397:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2398:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2399:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2400:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****    __DSB();
2401:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2402:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2403:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2404:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean D-Cache */
2405:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2406:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     do {
2407:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2408:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       do {
2409:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
2410:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
2411:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2412:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2413:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #endif
2414:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2415:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2416:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2417:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2418:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2419:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2420:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2421:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2422:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2423:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2424:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clean & Invalidate D-Cache
2425:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans and Invalidates D-Cache
ARM GAS  /tmp/cclBDnpv.s 			page 45


2426:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   */
2427:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
2428:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2429:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2430:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2431:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2432:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2433:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2434:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2435:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2436:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2437:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2438:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2439:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2440:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2441:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     do {
2442:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2443:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       do {
2444:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2445:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2446:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2447:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2448:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****         #endif
2449:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2450:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2451:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2452:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2453:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2454:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2455:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2456:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2457:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2458:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2459:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Invalidate by address
2460:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache for the given address
2461:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2462:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2463:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
2464:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2465:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2466:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2467:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2468:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t)addr;
2469:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2470:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2471:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2472:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2473:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2474:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       SCB->DCIMVAC = op_addr;
2475:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2476:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2477:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     }
2478:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2479:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2480:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2481:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2482:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
ARM GAS  /tmp/cclBDnpv.s 			page 46


2483:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2484:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2485:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2486:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean by address
2487:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache for the given address
2488:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2489:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2490:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
2491:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
2492:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2493:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2494:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2495:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
2496:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2497:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2498:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2499:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2500:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2501:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       SCB->DCCMVAC = op_addr;
2502:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2503:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2504:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     }
2505:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2506:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2507:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2508:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2509:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2510:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2511:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2512:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2513:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean and Invalidate by address
2514:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans and invalidates D_Cache for the given address
2515:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2516:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2517:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** */
2518:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2519:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2520:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2521:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2522:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
2523:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2524:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2525:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2526:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2527:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2528:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       SCB->DCCIMVAC = op_addr;
2529:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2530:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2531:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     }
2532:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2533:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2534:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2535:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   #endif
2536:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2537:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2538:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2539:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_CacheFunctions */
ARM GAS  /tmp/cclBDnpv.s 			page 47


2540:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2541:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2542:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2543:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##################################    SysTick function  ########################################
2544:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2545:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2546:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2547:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure the System.
2548:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
2549:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2550:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2551:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2552:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2553:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2554:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Tick Configuration
2555:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2556:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            Counter is in free running mode to generate periodic interrupts.
2557:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2558:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return          0  Function succeeded.
2559:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return          1  Function failed.
2560:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2561:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2562:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            must contain a vendor-specific implementation of this function.
2563:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2564:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2565:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
2566:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2567:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2568:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     return (1UL);                                                   /* Reload value impossible */
2569:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2570:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2571:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
2572:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2573:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2574:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
2575:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_TICKINT_Msk   |
2576:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2577:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return (0UL);                                                     /* Function successful */
2578:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
2579:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2580:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #endif
2581:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2582:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_SysTickFunctions */
2583:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2584:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2585:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2586:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /* ##################################### Debug In/Output function #################################
2587:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2588:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2589:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
2590:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that access the ITM debug interface.
2591:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   @{
2592:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2593:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2594:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
2595:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
2596:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/cclBDnpv.s 			page 48


2597:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2598:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2599:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   ITM Send Character
2600:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Transmits a character via the ITM channel 0, and
2601:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            \li Just returns when no debugger is connected that has booked the output.
2602:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
2603:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     ch  Character to transmit.
2604:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \returns            Character to transmit.
2605:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2606:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
2607:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
  27              		.loc 1 2607 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
2608:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  40              		.loc 1 2608 0
  41 0008 4FF06043 		mov	r3, #-536870912
  42 000c D3F8803E 		ldr	r3, [r3, #3712]
  43 0010 03F00103 		and	r3, r3, #1
  44 0014 002B     		cmp	r3, #0
  45 0016 13D0     		beq	.L2
2609:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  46              		.loc 1 2609 0 discriminator 1
  47 0018 4FF06043 		mov	r3, #-536870912
  48 001c D3F8003E 		ldr	r3, [r3, #3584]
  49 0020 03F00103 		and	r3, r3, #1
2608:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  50              		.loc 1 2608 0 discriminator 1
  51 0024 002B     		cmp	r3, #0
  52 0026 0BD0     		beq	.L2
2610:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2611:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     while (ITM->PORT[0U].u32 == 0UL)
  53              		.loc 1 2611 0
  54 0028 00E0     		b	.L3
  55              	.L4:
2612:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     {
2613:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****       __NOP();
  56              		.loc 1 2613 0
  57              		.syntax unified
  58              	@ 2613 "/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h" 1
  59 002a 00BF     		nop
  60              	@ 0 "" 2
  61              		.thumb
  62              		.syntax unified
  63              	.L3:
2611:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     {
  64              		.loc 1 2611 0
ARM GAS  /tmp/cclBDnpv.s 			page 49


  65 002c 4FF06043 		mov	r3, #-536870912
  66 0030 1B68     		ldr	r3, [r3]
  67 0032 002B     		cmp	r3, #0
  68 0034 F9D0     		beq	.L4
2614:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     }
2615:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  69              		.loc 1 2615 0
  70 0036 4FF06043 		mov	r3, #-536870912
  71 003a 7A68     		ldr	r2, [r7, #4]
  72 003c D2B2     		uxtb	r2, r2
  73 003e 1A70     		strb	r2, [r3]
  74              	.L2:
2616:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2617:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return (ch);
  75              		.loc 1 2617 0
  76 0040 7B68     		ldr	r3, [r7, #4]
2618:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
  77              		.loc 1 2618 0
  78 0042 1846     		mov	r0, r3
  79 0044 0C37     		adds	r7, r7, #12
  80              		.cfi_def_cfa_offset 4
  81 0046 BD46     		mov	sp, r7
  82              		.cfi_def_cfa_register 13
  83              		@ sp needed
  84 0048 5DF8047B 		ldr	r7, [sp], #4
  85              		.cfi_restore 7
  86              		.cfi_def_cfa_offset 0
  87 004c 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE138:
  90              		.size	ITM_SendChar, .-ITM_SendChar
  91              		.section	.text.ITM_ReceiveChar,"ax",%progbits
  92              		.align	1
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv5-sp-d16
  97              		.type	ITM_ReceiveChar, %function
  98              	ITM_ReceiveChar:
  99              	.LFB139:
2619:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2620:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2621:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** /**
2622:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \brief   ITM Receive Character
2623:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \details Inputs a character via the external variable \ref ITM_RxBuffer.
2624:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return             Received character.
2625:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   \return         -1  No character pending.
2626:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****  */
2627:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE int32_t ITM_ReceiveChar (void)
2628:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** {
 100              		.loc 1 2628 0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 8
 103              		@ frame_needed = 1, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105 0000 80B4     		push	{r7}
 106              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cclBDnpv.s 			page 50


 107              		.cfi_offset 7, -4
 108 0002 83B0     		sub	sp, sp, #12
 109              		.cfi_def_cfa_offset 16
 110 0004 00AF     		add	r7, sp, #0
 111              		.cfi_def_cfa_register 7
2629:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   int32_t ch = -1;                           /* no character available */
 112              		.loc 1 2629 0
 113 0006 4FF0FF33 		mov	r3, #-1
 114 000a 7B60     		str	r3, [r7, #4]
2630:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2631:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
 115              		.loc 1 2631 0
 116 000c 084B     		ldr	r3, .L9
 117 000e 1B68     		ldr	r3, [r3]
 118 0010 084A     		ldr	r2, .L9+4
 119 0012 9342     		cmp	r3, r2
 120 0014 05D0     		beq	.L7
2632:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   {
2633:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ch = ITM_RxBuffer;
 121              		.loc 1 2633 0
 122 0016 064B     		ldr	r3, .L9
 123 0018 1B68     		ldr	r3, [r3]
 124 001a 7B60     		str	r3, [r7, #4]
2634:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****     ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
 125              		.loc 1 2634 0
 126 001c 044B     		ldr	r3, .L9
 127 001e 054A     		ldr	r2, .L9+4
 128 0020 1A60     		str	r2, [r3]
 129              	.L7:
2635:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   }
2636:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** 
2637:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h ****   return (ch);
 130              		.loc 1 2637 0
 131 0022 7B68     		ldr	r3, [r7, #4]
2638:/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Include/core_cm7.h **** }
 132              		.loc 1 2638 0
 133 0024 1846     		mov	r0, r3
 134 0026 0C37     		adds	r7, r7, #12
 135              		.cfi_def_cfa_offset 4
 136 0028 BD46     		mov	sp, r7
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 002a 5DF8047B 		ldr	r7, [sp], #4
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 002e 7047     		bx	lr
 143              	.L10:
 144              		.align	2
 145              	.L9:
 146 0030 00000000 		.word	ITM_RxBuffer
 147 0034 A55AA55A 		.word	1520786085
 148              		.cfi_endproc
 149              	.LFE139:
 150              		.size	ITM_ReceiveChar, .-ITM_ReceiveChar
 151              		.comm	ITM_RxBuffer,4,4
 152              		.section	.text.__io_putchar,"ax",%progbits
 153              		.align	1
ARM GAS  /tmp/cclBDnpv.s 			page 51


 154              		.global	__io_putchar
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu fpv5-sp-d16
 159              		.type	__io_putchar, %function
 160              	__io_putchar:
 161              	.LFB141:
 162              		.file 2 "sys/_io.c"
   1:sys/_io.c     **** 
   2:sys/_io.c     **** #include "stm32f7xx_nucleo_144.h"
   3:sys/_io.c     **** 
   4:sys/_io.c     **** volatile int32_t ITM_RxBuffer;
   5:sys/_io.c     **** 
   6:sys/_io.c     **** int __io_putchar(int ch)
   7:sys/_io.c     **** {
 163              		.loc 2 7 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 8
 166              		@ frame_needed = 1, uses_anonymous_args = 0
 167 0000 80B5     		push	{r7, lr}
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 7, -8
 170              		.cfi_offset 14, -4
 171 0002 82B0     		sub	sp, sp, #8
 172              		.cfi_def_cfa_offset 16
 173 0004 00AF     		add	r7, sp, #0
 174              		.cfi_def_cfa_register 7
 175 0006 7860     		str	r0, [r7, #4]
   8:sys/_io.c     ****     return ITM_SendChar(ch);
 176              		.loc 2 8 0
 177 0008 7B68     		ldr	r3, [r7, #4]
 178 000a 1846     		mov	r0, r3
 179 000c FFF7FEFF 		bl	ITM_SendChar
 180 0010 0346     		mov	r3, r0
   9:sys/_io.c     **** }
 181              		.loc 2 9 0
 182 0012 1846     		mov	r0, r3
 183 0014 0837     		adds	r7, r7, #8
 184              		.cfi_def_cfa_offset 8
 185 0016 BD46     		mov	sp, r7
 186              		.cfi_def_cfa_register 13
 187              		@ sp needed
 188 0018 80BD     		pop	{r7, pc}
 189              		.cfi_endproc
 190              	.LFE141:
 191              		.size	__io_putchar, .-__io_putchar
 192              		.section	.text.__io_getchar,"ax",%progbits
 193              		.align	1
 194              		.global	__io_getchar
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv5-sp-d16
 199              		.type	__io_getchar, %function
 200              	__io_getchar:
 201              	.LFB142:
ARM GAS  /tmp/cclBDnpv.s 			page 52


  10:sys/_io.c     **** 
  11:sys/_io.c     **** int __io_getchar(void)
  12:sys/_io.c     **** {
 202              		.loc 2 12 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206 0000 80B5     		push	{r7, lr}
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 7, -8
 209              		.cfi_offset 14, -4
 210 0002 00AF     		add	r7, sp, #0
 211              		.cfi_def_cfa_register 7
  13:sys/_io.c     ****     return ITM_ReceiveChar();
 212              		.loc 2 13 0
 213 0004 FFF7FEFF 		bl	ITM_ReceiveChar
 214 0008 0346     		mov	r3, r0
  14:sys/_io.c     **** }
 215              		.loc 2 14 0
 216 000a 1846     		mov	r0, r3
 217 000c 80BD     		pop	{r7, pc}
 218              		.cfi_endproc
 219              	.LFE142:
 220              		.size	__io_getchar, .-__io_getchar
 221              		.text
 222              	.Letext0:
 223              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 224              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 225              		.file 5 "/home/alex/stm32/STM32CubeF7//Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.
 226              		.file 6 "/home/alex/stm32/STM32CubeF7//Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 227              		.section	.debug_info,"",%progbits
 228              	.Ldebug_info0:
 229 0000 52040000 		.4byte	0x452
 230 0004 0400     		.2byte	0x4
 231 0006 00000000 		.4byte	.Ldebug_abbrev0
 232 000a 04       		.byte	0x4
 233 000b 01       		.uleb128 0x1
 234 000c 61020000 		.4byte	.LASF52
 235 0010 1D       		.byte	0x1d
 236 0011 61000000 		.4byte	.LASF53
 237 0015 60010000 		.4byte	.LASF54
 238 0019 00000000 		.4byte	.Ldebug_ranges0+0
 239 001d 00000000 		.4byte	0
 240 0021 00000000 		.4byte	.Ldebug_line0
 241 0025 02       		.uleb128 0x2
 242 0026 01       		.byte	0x1
 243 0027 06       		.byte	0x6
 244 0028 00010000 		.4byte	.LASF0
 245 002c 03       		.uleb128 0x3
 246 002d B7000000 		.4byte	.LASF3
 247 0031 03       		.byte	0x3
 248 0032 1D       		.byte	0x1d
 249 0033 37000000 		.4byte	0x37
 250 0037 02       		.uleb128 0x2
 251 0038 01       		.byte	0x1
 252 0039 08       		.byte	0x8
 253 003a D7000000 		.4byte	.LASF1
ARM GAS  /tmp/cclBDnpv.s 			page 53


 254 003e 02       		.uleb128 0x2
 255 003f 02       		.byte	0x2
 256 0040 05       		.byte	0x5
 257 0041 10000000 		.4byte	.LASF2
 258 0045 03       		.uleb128 0x3
 259 0046 2E000000 		.4byte	.LASF4
 260 004a 03       		.byte	0x3
 261 004b 2B       		.byte	0x2b
 262 004c 50000000 		.4byte	0x50
 263 0050 02       		.uleb128 0x2
 264 0051 02       		.byte	0x2
 265 0052 07       		.byte	0x7
 266 0053 90010000 		.4byte	.LASF5
 267 0057 03       		.uleb128 0x3
 268 0058 52020000 		.4byte	.LASF6
 269 005c 03       		.byte	0x3
 270 005d 3F       		.byte	0x3f
 271 005e 62000000 		.4byte	0x62
 272 0062 02       		.uleb128 0x2
 273 0063 04       		.byte	0x4
 274 0064 05       		.byte	0x5
 275 0065 AE000000 		.4byte	.LASF7
 276 0069 03       		.uleb128 0x3
 277 006a 23000000 		.4byte	.LASF8
 278 006e 03       		.byte	0x3
 279 006f 41       		.byte	0x41
 280 0070 74000000 		.4byte	0x74
 281 0074 02       		.uleb128 0x2
 282 0075 04       		.byte	0x4
 283 0076 07       		.byte	0x7
 284 0077 1F020000 		.4byte	.LASF9
 285 007b 02       		.uleb128 0x2
 286 007c 08       		.byte	0x8
 287 007d 05       		.byte	0x5
 288 007e 93000000 		.4byte	.LASF10
 289 0082 02       		.uleb128 0x2
 290 0083 08       		.byte	0x8
 291 0084 07       		.byte	0x7
 292 0085 0C010000 		.4byte	.LASF11
 293 0089 04       		.uleb128 0x4
 294 008a 04       		.byte	0x4
 295 008b 05       		.byte	0x5
 296 008c 696E7400 		.ascii	"int\000"
 297 0090 02       		.uleb128 0x2
 298 0091 04       		.byte	0x4
 299 0092 07       		.byte	0x7
 300 0093 37010000 		.4byte	.LASF12
 301 0097 03       		.uleb128 0x3
 302 0098 4B000000 		.4byte	.LASF13
 303 009c 04       		.byte	0x4
 304 009d 18       		.byte	0x18
 305 009e 2C000000 		.4byte	0x2c
 306 00a2 05       		.uleb128 0x5
 307 00a3 97000000 		.4byte	0x97
 308 00a7 06       		.uleb128 0x6
 309 00a8 97000000 		.4byte	0x97
 310 00ac 03       		.uleb128 0x3
ARM GAS  /tmp/cclBDnpv.s 			page 54


 311 00ad 44010000 		.4byte	.LASF14
 312 00b1 04       		.byte	0x4
 313 00b2 24       		.byte	0x24
 314 00b3 45000000 		.4byte	0x45
 315 00b7 05       		.uleb128 0x5
 316 00b8 AC000000 		.4byte	0xac
 317 00bc 03       		.uleb128 0x3
 318 00bd 88010000 		.4byte	.LASF15
 319 00c1 04       		.byte	0x4
 320 00c2 2C       		.byte	0x2c
 321 00c3 57000000 		.4byte	0x57
 322 00c7 05       		.uleb128 0x5
 323 00c8 BC000000 		.4byte	0xbc
 324 00cc 03       		.uleb128 0x3
 325 00cd 23010000 		.4byte	.LASF16
 326 00d1 04       		.byte	0x4
 327 00d2 30       		.byte	0x30
 328 00d3 69000000 		.4byte	0x69
 329 00d7 05       		.uleb128 0x5
 330 00d8 CC000000 		.4byte	0xcc
 331 00dc 06       		.uleb128 0x6
 332 00dd D7000000 		.4byte	0xd7
 333 00e1 02       		.uleb128 0x2
 334 00e2 04       		.byte	0x4
 335 00e3 07       		.byte	0x7
 336 00e4 1A000000 		.4byte	.LASF17
 337 00e8 07       		.uleb128 0x7
 338 00e9 CC000000 		.4byte	0xcc
 339 00ed F8000000 		.4byte	0xf8
 340 00f1 08       		.uleb128 0x8
 341 00f2 E1000000 		.4byte	0xe1
 342 00f6 0E       		.byte	0xe
 343 00f7 00       		.byte	0
 344 00f8 07       		.uleb128 0x7
 345 00f9 CC000000 		.4byte	0xcc
 346 00fd 08010000 		.4byte	0x108
 347 0101 08       		.uleb128 0x8
 348 0102 E1000000 		.4byte	0xe1
 349 0106 05       		.byte	0x5
 350 0107 00       		.byte	0
 351 0108 09       		.uleb128 0x9
 352 0109 04       		.byte	0x4
 353 010a 01       		.byte	0x1
 354 010b F703     		.2byte	0x3f7
 355 010d 35010000 		.4byte	0x135
 356 0111 0A       		.uleb128 0xa
 357 0112 753800   		.ascii	"u8\000"
 358 0115 01       		.byte	0x1
 359 0116 F903     		.2byte	0x3f9
 360 0118 A2000000 		.4byte	0xa2
 361 011c 0A       		.uleb128 0xa
 362 011d 75313600 		.ascii	"u16\000"
 363 0121 01       		.byte	0x1
 364 0122 FA03     		.2byte	0x3fa
 365 0124 B7000000 		.4byte	0xb7
 366 0128 0A       		.uleb128 0xa
 367 0129 75333200 		.ascii	"u32\000"
ARM GAS  /tmp/cclBDnpv.s 			page 55


 368 012d 01       		.byte	0x1
 369 012e FB03     		.2byte	0x3fb
 370 0130 D7000000 		.4byte	0xd7
 371 0134 00       		.byte	0
 372 0135 05       		.uleb128 0x5
 373 0136 08010000 		.4byte	0x108
 374 013a 0B       		.uleb128 0xb
 375 013b 0010     		.2byte	0x1000
 376 013d 01       		.byte	0x1
 377 013e F503     		.2byte	0x3f5
 378 0140 BD020000 		.4byte	0x2bd
 379 0144 0C       		.uleb128 0xc
 380 0145 D2000000 		.4byte	.LASF18
 381 0149 01       		.byte	0x1
 382 014a FC03     		.2byte	0x3fc
 383 014c CD020000 		.4byte	0x2cd
 384 0150 00       		.byte	0
 385 0151 0C       		.uleb128 0xc
 386 0152 E3010000 		.4byte	.LASF19
 387 0156 01       		.byte	0x1
 388 0157 FD03     		.2byte	0x3fd
 389 0159 D2020000 		.4byte	0x2d2
 390 015d 80       		.byte	0x80
 391 015e 0D       		.uleb128 0xd
 392 015f 54455200 		.ascii	"TER\000"
 393 0163 01       		.byte	0x1
 394 0164 FE03     		.2byte	0x3fe
 395 0166 D7000000 		.4byte	0xd7
 396 016a 000E     		.2byte	0xe00
 397 016c 0E       		.uleb128 0xe
 398 016d ED010000 		.4byte	.LASF20
 399 0171 01       		.byte	0x1
 400 0172 FF03     		.2byte	0x3ff
 401 0174 E8000000 		.4byte	0xe8
 402 0178 040E     		.2byte	0xe04
 403 017a 0D       		.uleb128 0xd
 404 017b 54505200 		.ascii	"TPR\000"
 405 017f 01       		.byte	0x1
 406 0180 0004     		.2byte	0x400
 407 0182 D7000000 		.4byte	0xd7
 408 0186 400E     		.2byte	0xe40
 409 0188 0E       		.uleb128 0xe
 410 0189 F7010000 		.4byte	.LASF21
 411 018d 01       		.byte	0x1
 412 018e 0104     		.2byte	0x401
 413 0190 E8000000 		.4byte	0xe8
 414 0194 440E     		.2byte	0xe44
 415 0196 0D       		.uleb128 0xd
 416 0197 54435200 		.ascii	"TCR\000"
 417 019b 01       		.byte	0x1
 418 019c 0204     		.2byte	0x402
 419 019e D7000000 		.4byte	0xd7
 420 01a2 800E     		.2byte	0xe80
 421 01a4 0E       		.uleb128 0xe
 422 01a5 01020000 		.4byte	.LASF22
 423 01a9 01       		.byte	0x1
 424 01aa 0304     		.2byte	0x403
ARM GAS  /tmp/cclBDnpv.s 			page 56


 425 01ac E3020000 		.4byte	0x2e3
 426 01b0 840E     		.2byte	0xe84
 427 01b2 0D       		.uleb128 0xd
 428 01b3 49575200 		.ascii	"IWR\000"
 429 01b7 01       		.byte	0x1
 430 01b8 0404     		.2byte	0x404
 431 01ba D7000000 		.4byte	0xd7
 432 01be F80E     		.2byte	0xef8
 433 01c0 0D       		.uleb128 0xd
 434 01c1 49525200 		.ascii	"IRR\000"
 435 01c5 01       		.byte	0x1
 436 01c6 0504     		.2byte	0x405
 437 01c8 DC000000 		.4byte	0xdc
 438 01cc FC0E     		.2byte	0xefc
 439 01ce 0E       		.uleb128 0xe
 440 01cf 5C020000 		.4byte	.LASF23
 441 01d3 01       		.byte	0x1
 442 01d4 0604     		.2byte	0x406
 443 01d6 D7000000 		.4byte	0xd7
 444 01da 000F     		.2byte	0xf00
 445 01dc 0E       		.uleb128 0xe
 446 01dd 0B020000 		.4byte	.LASF24
 447 01e1 01       		.byte	0x1
 448 01e2 0704     		.2byte	0x407
 449 01e4 F3020000 		.4byte	0x2f3
 450 01e8 040F     		.2byte	0xf04
 451 01ea 0D       		.uleb128 0xd
 452 01eb 4C415200 		.ascii	"LAR\000"
 453 01ef 01       		.byte	0x1
 454 01f0 0804     		.2byte	0x408
 455 01f2 D7000000 		.4byte	0xd7
 456 01f6 B00F     		.2byte	0xfb0
 457 01f8 0D       		.uleb128 0xd
 458 01f9 4C535200 		.ascii	"LSR\000"
 459 01fd 01       		.byte	0x1
 460 01fe 0904     		.2byte	0x409
 461 0200 DC000000 		.4byte	0xdc
 462 0204 B40F     		.2byte	0xfb4
 463 0206 0E       		.uleb128 0xe
 464 0207 15020000 		.4byte	.LASF25
 465 020b 01       		.byte	0x1
 466 020c 0A04     		.2byte	0x40a
 467 020e F8000000 		.4byte	0xf8
 468 0212 B80F     		.2byte	0xfb8
 469 0214 0E       		.uleb128 0xe
 470 0215 7F000000 		.4byte	.LASF26
 471 0219 01       		.byte	0x1
 472 021a 0B04     		.2byte	0x40b
 473 021c DC000000 		.4byte	0xdc
 474 0220 D00F     		.2byte	0xfd0
 475 0222 0E       		.uleb128 0xe
 476 0223 84000000 		.4byte	.LASF27
 477 0227 01       		.byte	0x1
 478 0228 0C04     		.2byte	0x40c
 479 022a DC000000 		.4byte	0xdc
 480 022e D40F     		.2byte	0xfd4
 481 0230 0E       		.uleb128 0xe
ARM GAS  /tmp/cclBDnpv.s 			page 57


 482 0231 89000000 		.4byte	.LASF28
 483 0235 01       		.byte	0x1
 484 0236 0D04     		.2byte	0x40d
 485 0238 DC000000 		.4byte	0xdc
 486 023c D80F     		.2byte	0xfd8
 487 023e 0E       		.uleb128 0xe
 488 023f 8E000000 		.4byte	.LASF29
 489 0243 01       		.byte	0x1
 490 0244 0E04     		.2byte	0x40e
 491 0246 DC000000 		.4byte	0xdc
 492 024a DC0F     		.2byte	0xfdc
 493 024c 0E       		.uleb128 0xe
 494 024d 6B000000 		.4byte	.LASF30
 495 0251 01       		.byte	0x1
 496 0252 0F04     		.2byte	0x40f
 497 0254 DC000000 		.4byte	0xdc
 498 0258 E00F     		.2byte	0xfe0
 499 025a 0E       		.uleb128 0xe
 500 025b 70000000 		.4byte	.LASF31
 501 025f 01       		.byte	0x1
 502 0260 1004     		.2byte	0x410
 503 0262 DC000000 		.4byte	0xdc
 504 0266 E40F     		.2byte	0xfe4
 505 0268 0E       		.uleb128 0xe
 506 0269 75000000 		.4byte	.LASF32
 507 026d 01       		.byte	0x1
 508 026e 1104     		.2byte	0x411
 509 0270 DC000000 		.4byte	0xdc
 510 0274 E80F     		.2byte	0xfe8
 511 0276 0E       		.uleb128 0xe
 512 0277 7A000000 		.4byte	.LASF33
 513 027b 01       		.byte	0x1
 514 027c 1204     		.2byte	0x412
 515 027e DC000000 		.4byte	0xdc
 516 0282 EC0F     		.2byte	0xfec
 517 0284 0E       		.uleb128 0xe
 518 0285 C1000000 		.4byte	.LASF34
 519 0289 01       		.byte	0x1
 520 028a 1304     		.2byte	0x413
 521 028c DC000000 		.4byte	0xdc
 522 0290 F00F     		.2byte	0xff0
 523 0292 0E       		.uleb128 0xe
 524 0293 1C030000 		.4byte	.LASF35
 525 0297 01       		.byte	0x1
 526 0298 1404     		.2byte	0x414
 527 029a DC000000 		.4byte	0xdc
 528 029e F40F     		.2byte	0xff4
 529 02a0 0E       		.uleb128 0xe
 530 02a1 21030000 		.4byte	.LASF36
 531 02a5 01       		.byte	0x1
 532 02a6 1504     		.2byte	0x415
 533 02a8 DC000000 		.4byte	0xdc
 534 02ac F80F     		.2byte	0xff8
 535 02ae 0E       		.uleb128 0xe
 536 02af 26030000 		.4byte	.LASF37
 537 02b3 01       		.byte	0x1
 538 02b4 1604     		.2byte	0x416
ARM GAS  /tmp/cclBDnpv.s 			page 58


 539 02b6 DC000000 		.4byte	0xdc
 540 02ba FC0F     		.2byte	0xffc
 541 02bc 00       		.byte	0
 542 02bd 07       		.uleb128 0x7
 543 02be 35010000 		.4byte	0x135
 544 02c2 CD020000 		.4byte	0x2cd
 545 02c6 08       		.uleb128 0x8
 546 02c7 E1000000 		.4byte	0xe1
 547 02cb 1F       		.byte	0x1f
 548 02cc 00       		.byte	0
 549 02cd 05       		.uleb128 0x5
 550 02ce BD020000 		.4byte	0x2bd
 551 02d2 07       		.uleb128 0x7
 552 02d3 CC000000 		.4byte	0xcc
 553 02d7 E3020000 		.4byte	0x2e3
 554 02db 0F       		.uleb128 0xf
 555 02dc E1000000 		.4byte	0xe1
 556 02e0 5F03     		.2byte	0x35f
 557 02e2 00       		.byte	0
 558 02e3 07       		.uleb128 0x7
 559 02e4 CC000000 		.4byte	0xcc
 560 02e8 F3020000 		.4byte	0x2f3
 561 02ec 08       		.uleb128 0x8
 562 02ed E1000000 		.4byte	0xe1
 563 02f1 1C       		.byte	0x1c
 564 02f2 00       		.byte	0
 565 02f3 07       		.uleb128 0x7
 566 02f4 CC000000 		.4byte	0xcc
 567 02f8 03030000 		.4byte	0x303
 568 02fc 08       		.uleb128 0x8
 569 02fd E1000000 		.4byte	0xe1
 570 0301 2A       		.byte	0x2a
 571 0302 00       		.byte	0
 572 0303 10       		.uleb128 0x10
 573 0304 A3010000 		.4byte	.LASF38
 574 0308 01       		.byte	0x1
 575 0309 1704     		.2byte	0x417
 576 030b 3A010000 		.4byte	0x13a
 577 030f 11       		.uleb128 0x11
 578 0310 0F030000 		.4byte	.LASF39
 579 0314 01       		.byte	0x1
 580 0315 220A     		.2byte	0xa22
 581 0317 C7000000 		.4byte	0xc7
 582 031b 12       		.uleb128 0x12
 583 031c AC010000 		.4byte	.LASF40
 584 0320 05       		.byte	0x5
 585 0321 4A       		.byte	0x4a
 586 0322 CC000000 		.4byte	0xcc
 587 0326 07       		.uleb128 0x7
 588 0327 A7000000 		.4byte	0xa7
 589 032b 36030000 		.4byte	0x336
 590 032f 08       		.uleb128 0x8
 591 0330 E1000000 		.4byte	0xe1
 592 0334 0F       		.byte	0xf
 593 0335 00       		.byte	0
 594 0336 06       		.uleb128 0x6
 595 0337 26030000 		.4byte	0x326
ARM GAS  /tmp/cclBDnpv.s 			page 59


 596 033b 12       		.uleb128 0x12
 597 033c 53000000 		.4byte	.LASF41
 598 0340 05       		.byte	0x5
 599 0341 4C       		.byte	0x4c
 600 0342 36030000 		.4byte	0x336
 601 0346 07       		.uleb128 0x7
 602 0347 A7000000 		.4byte	0xa7
 603 034b 56030000 		.4byte	0x356
 604 034f 08       		.uleb128 0x8
 605 0350 E1000000 		.4byte	0xe1
 606 0354 07       		.byte	0x7
 607 0355 00       		.byte	0
 608 0356 06       		.uleb128 0x6
 609 0357 46030000 		.4byte	0x346
 610 035b 12       		.uleb128 0x12
 611 035c E5000000 		.4byte	.LASF42
 612 0360 05       		.byte	0x5
 613 0361 4D       		.byte	0x4d
 614 0362 56030000 		.4byte	0x356
 615 0366 02       		.uleb128 0x2
 616 0367 08       		.byte	0x8
 617 0368 04       		.byte	0x4
 618 0369 C6000000 		.4byte	.LASF43
 619 036d 13       		.uleb128 0x13
 620 036e 01       		.byte	0x1
 621 036f 37000000 		.4byte	0x37
 622 0373 06       		.byte	0x6
 623 0374 33       		.byte	0x33
 624 0375 92030000 		.4byte	0x392
 625 0379 14       		.uleb128 0x14
 626 037a D0010000 		.4byte	.LASF44
 627 037e 64       		.byte	0x64
 628 037f 14       		.uleb128 0x14
 629 0380 BC010000 		.4byte	.LASF45
 630 0384 0A       		.byte	0xa
 631 0385 14       		.uleb128 0x14
 632 0386 4D010000 		.4byte	.LASF46
 633 038a 01       		.byte	0x1
 634 038b 14       		.uleb128 0x14
 635 038c 2B030000 		.4byte	.LASF47
 636 0390 01       		.byte	0x1
 637 0391 00       		.byte	0
 638 0392 03       		.uleb128 0x3
 639 0393 3E020000 		.4byte	.LASF48
 640 0397 06       		.byte	0x6
 641 0398 38       		.byte	0x38
 642 0399 6D030000 		.4byte	0x36d
 643 039d 12       		.uleb128 0x12
 644 039e 44000000 		.4byte	.LASF49
 645 03a2 06       		.byte	0x6
 646 03a3 C7       		.byte	0xc7
 647 03a4 D7000000 		.4byte	0xd7
 648 03a8 12       		.uleb128 0x12
 649 03a9 39000000 		.4byte	.LASF50
 650 03ad 06       		.byte	0x6
 651 03ae C8       		.byte	0xc8
 652 03af CC000000 		.4byte	0xcc
ARM GAS  /tmp/cclBDnpv.s 			page 60


 653 03b3 12       		.uleb128 0x12
 654 03b4 2C010000 		.4byte	.LASF51
 655 03b8 06       		.byte	0x6
 656 03b9 C9       		.byte	0xc9
 657 03ba 92030000 		.4byte	0x392
 658 03be 15       		.uleb128 0x15
 659 03bf 0F030000 		.4byte	0x30f
 660 03c3 02       		.byte	0x2
 661 03c4 04       		.byte	0x4
 662 03c5 05       		.uleb128 0x5
 663 03c6 03       		.byte	0x3
 664 03c7 00000000 		.4byte	ITM_RxBuffer
 665 03cb 16       		.uleb128 0x16
 666 03cc F3000000 		.4byte	.LASF55
 667 03d0 02       		.byte	0x2
 668 03d1 0B       		.byte	0xb
 669 03d2 89000000 		.4byte	0x89
 670 03d6 00000000 		.4byte	.LFB142
 671 03da 0E000000 		.4byte	.LFE142-.LFB142
 672 03de 01       		.uleb128 0x1
 673 03df 9C       		.byte	0x9c
 674 03e0 17       		.uleb128 0x17
 675 03e1 31020000 		.4byte	.LASF56
 676 03e5 02       		.byte	0x2
 677 03e6 06       		.byte	0x6
 678 03e7 89000000 		.4byte	0x89
 679 03eb 00000000 		.4byte	.LFB141
 680 03ef 1A000000 		.4byte	.LFE141-.LFB141
 681 03f3 01       		.uleb128 0x1
 682 03f4 9C       		.byte	0x9c
 683 03f5 07040000 		.4byte	0x407
 684 03f9 18       		.uleb128 0x18
 685 03fa 636800   		.ascii	"ch\000"
 686 03fd 02       		.byte	0x2
 687 03fe 06       		.byte	0x6
 688 03ff 89000000 		.4byte	0x89
 689 0403 02       		.uleb128 0x2
 690 0404 91       		.byte	0x91
 691 0405 74       		.sleb128 -12
 692 0406 00       		.byte	0
 693 0407 19       		.uleb128 0x19
 694 0408 00000000 		.4byte	.LASF57
 695 040c 01       		.byte	0x1
 696 040d 430A     		.2byte	0xa43
 697 040f BC000000 		.4byte	0xbc
 698 0413 00000000 		.4byte	.LFB139
 699 0417 38000000 		.4byte	.LFE139-.LFB139
 700 041b 01       		.uleb128 0x1
 701 041c 9C       		.byte	0x9c
 702 041d 30040000 		.4byte	0x430
 703 0421 1A       		.uleb128 0x1a
 704 0422 636800   		.ascii	"ch\000"
 705 0425 01       		.byte	0x1
 706 0426 450A     		.2byte	0xa45
 707 0428 BC000000 		.4byte	0xbc
 708 042c 02       		.uleb128 0x2
 709 042d 91       		.byte	0x91
ARM GAS  /tmp/cclBDnpv.s 			page 61


 710 042e 74       		.sleb128 -12
 711 042f 00       		.byte	0
 712 0430 1B       		.uleb128 0x1b
 713 0431 A1000000 		.4byte	.LASF58
 714 0435 01       		.byte	0x1
 715 0436 2E0A     		.2byte	0xa2e
 716 0438 CC000000 		.4byte	0xcc
 717 043c 00000000 		.4byte	.LFB138
 718 0440 4E000000 		.4byte	.LFE138-.LFB138
 719 0444 01       		.uleb128 0x1
 720 0445 9C       		.byte	0x9c
 721 0446 1C       		.uleb128 0x1c
 722 0447 636800   		.ascii	"ch\000"
 723 044a 01       		.byte	0x1
 724 044b 2E0A     		.2byte	0xa2e
 725 044d CC000000 		.4byte	0xcc
 726 0451 02       		.uleb128 0x2
 727 0452 91       		.byte	0x91
 728 0453 74       		.sleb128 -12
 729 0454 00       		.byte	0
 730 0455 00       		.byte	0
 731              		.section	.debug_abbrev,"",%progbits
 732              	.Ldebug_abbrev0:
 733 0000 01       		.uleb128 0x1
 734 0001 11       		.uleb128 0x11
 735 0002 01       		.byte	0x1
 736 0003 25       		.uleb128 0x25
 737 0004 0E       		.uleb128 0xe
 738 0005 13       		.uleb128 0x13
 739 0006 0B       		.uleb128 0xb
 740 0007 03       		.uleb128 0x3
 741 0008 0E       		.uleb128 0xe
 742 0009 1B       		.uleb128 0x1b
 743 000a 0E       		.uleb128 0xe
 744 000b 55       		.uleb128 0x55
 745 000c 17       		.uleb128 0x17
 746 000d 11       		.uleb128 0x11
 747 000e 01       		.uleb128 0x1
 748 000f 10       		.uleb128 0x10
 749 0010 17       		.uleb128 0x17
 750 0011 00       		.byte	0
 751 0012 00       		.byte	0
 752 0013 02       		.uleb128 0x2
 753 0014 24       		.uleb128 0x24
 754 0015 00       		.byte	0
 755 0016 0B       		.uleb128 0xb
 756 0017 0B       		.uleb128 0xb
 757 0018 3E       		.uleb128 0x3e
 758 0019 0B       		.uleb128 0xb
 759 001a 03       		.uleb128 0x3
 760 001b 0E       		.uleb128 0xe
 761 001c 00       		.byte	0
 762 001d 00       		.byte	0
 763 001e 03       		.uleb128 0x3
 764 001f 16       		.uleb128 0x16
 765 0020 00       		.byte	0
 766 0021 03       		.uleb128 0x3
ARM GAS  /tmp/cclBDnpv.s 			page 62


 767 0022 0E       		.uleb128 0xe
 768 0023 3A       		.uleb128 0x3a
 769 0024 0B       		.uleb128 0xb
 770 0025 3B       		.uleb128 0x3b
 771 0026 0B       		.uleb128 0xb
 772 0027 49       		.uleb128 0x49
 773 0028 13       		.uleb128 0x13
 774 0029 00       		.byte	0
 775 002a 00       		.byte	0
 776 002b 04       		.uleb128 0x4
 777 002c 24       		.uleb128 0x24
 778 002d 00       		.byte	0
 779 002e 0B       		.uleb128 0xb
 780 002f 0B       		.uleb128 0xb
 781 0030 3E       		.uleb128 0x3e
 782 0031 0B       		.uleb128 0xb
 783 0032 03       		.uleb128 0x3
 784 0033 08       		.uleb128 0x8
 785 0034 00       		.byte	0
 786 0035 00       		.byte	0
 787 0036 05       		.uleb128 0x5
 788 0037 35       		.uleb128 0x35
 789 0038 00       		.byte	0
 790 0039 49       		.uleb128 0x49
 791 003a 13       		.uleb128 0x13
 792 003b 00       		.byte	0
 793 003c 00       		.byte	0
 794 003d 06       		.uleb128 0x6
 795 003e 26       		.uleb128 0x26
 796 003f 00       		.byte	0
 797 0040 49       		.uleb128 0x49
 798 0041 13       		.uleb128 0x13
 799 0042 00       		.byte	0
 800 0043 00       		.byte	0
 801 0044 07       		.uleb128 0x7
 802 0045 01       		.uleb128 0x1
 803 0046 01       		.byte	0x1
 804 0047 49       		.uleb128 0x49
 805 0048 13       		.uleb128 0x13
 806 0049 01       		.uleb128 0x1
 807 004a 13       		.uleb128 0x13
 808 004b 00       		.byte	0
 809 004c 00       		.byte	0
 810 004d 08       		.uleb128 0x8
 811 004e 21       		.uleb128 0x21
 812 004f 00       		.byte	0
 813 0050 49       		.uleb128 0x49
 814 0051 13       		.uleb128 0x13
 815 0052 2F       		.uleb128 0x2f
 816 0053 0B       		.uleb128 0xb
 817 0054 00       		.byte	0
 818 0055 00       		.byte	0
 819 0056 09       		.uleb128 0x9
 820 0057 17       		.uleb128 0x17
 821 0058 01       		.byte	0x1
 822 0059 0B       		.uleb128 0xb
 823 005a 0B       		.uleb128 0xb
ARM GAS  /tmp/cclBDnpv.s 			page 63


 824 005b 3A       		.uleb128 0x3a
 825 005c 0B       		.uleb128 0xb
 826 005d 3B       		.uleb128 0x3b
 827 005e 05       		.uleb128 0x5
 828 005f 01       		.uleb128 0x1
 829 0060 13       		.uleb128 0x13
 830 0061 00       		.byte	0
 831 0062 00       		.byte	0
 832 0063 0A       		.uleb128 0xa
 833 0064 0D       		.uleb128 0xd
 834 0065 00       		.byte	0
 835 0066 03       		.uleb128 0x3
 836 0067 08       		.uleb128 0x8
 837 0068 3A       		.uleb128 0x3a
 838 0069 0B       		.uleb128 0xb
 839 006a 3B       		.uleb128 0x3b
 840 006b 05       		.uleb128 0x5
 841 006c 49       		.uleb128 0x49
 842 006d 13       		.uleb128 0x13
 843 006e 00       		.byte	0
 844 006f 00       		.byte	0
 845 0070 0B       		.uleb128 0xb
 846 0071 13       		.uleb128 0x13
 847 0072 01       		.byte	0x1
 848 0073 0B       		.uleb128 0xb
 849 0074 05       		.uleb128 0x5
 850 0075 3A       		.uleb128 0x3a
 851 0076 0B       		.uleb128 0xb
 852 0077 3B       		.uleb128 0x3b
 853 0078 05       		.uleb128 0x5
 854 0079 01       		.uleb128 0x1
 855 007a 13       		.uleb128 0x13
 856 007b 00       		.byte	0
 857 007c 00       		.byte	0
 858 007d 0C       		.uleb128 0xc
 859 007e 0D       		.uleb128 0xd
 860 007f 00       		.byte	0
 861 0080 03       		.uleb128 0x3
 862 0081 0E       		.uleb128 0xe
 863 0082 3A       		.uleb128 0x3a
 864 0083 0B       		.uleb128 0xb
 865 0084 3B       		.uleb128 0x3b
 866 0085 05       		.uleb128 0x5
 867 0086 49       		.uleb128 0x49
 868 0087 13       		.uleb128 0x13
 869 0088 38       		.uleb128 0x38
 870 0089 0B       		.uleb128 0xb
 871 008a 00       		.byte	0
 872 008b 00       		.byte	0
 873 008c 0D       		.uleb128 0xd
 874 008d 0D       		.uleb128 0xd
 875 008e 00       		.byte	0
 876 008f 03       		.uleb128 0x3
 877 0090 08       		.uleb128 0x8
 878 0091 3A       		.uleb128 0x3a
 879 0092 0B       		.uleb128 0xb
 880 0093 3B       		.uleb128 0x3b
ARM GAS  /tmp/cclBDnpv.s 			page 64


 881 0094 05       		.uleb128 0x5
 882 0095 49       		.uleb128 0x49
 883 0096 13       		.uleb128 0x13
 884 0097 38       		.uleb128 0x38
 885 0098 05       		.uleb128 0x5
 886 0099 00       		.byte	0
 887 009a 00       		.byte	0
 888 009b 0E       		.uleb128 0xe
 889 009c 0D       		.uleb128 0xd
 890 009d 00       		.byte	0
 891 009e 03       		.uleb128 0x3
 892 009f 0E       		.uleb128 0xe
 893 00a0 3A       		.uleb128 0x3a
 894 00a1 0B       		.uleb128 0xb
 895 00a2 3B       		.uleb128 0x3b
 896 00a3 05       		.uleb128 0x5
 897 00a4 49       		.uleb128 0x49
 898 00a5 13       		.uleb128 0x13
 899 00a6 38       		.uleb128 0x38
 900 00a7 05       		.uleb128 0x5
 901 00a8 00       		.byte	0
 902 00a9 00       		.byte	0
 903 00aa 0F       		.uleb128 0xf
 904 00ab 21       		.uleb128 0x21
 905 00ac 00       		.byte	0
 906 00ad 49       		.uleb128 0x49
 907 00ae 13       		.uleb128 0x13
 908 00af 2F       		.uleb128 0x2f
 909 00b0 05       		.uleb128 0x5
 910 00b1 00       		.byte	0
 911 00b2 00       		.byte	0
 912 00b3 10       		.uleb128 0x10
 913 00b4 16       		.uleb128 0x16
 914 00b5 00       		.byte	0
 915 00b6 03       		.uleb128 0x3
 916 00b7 0E       		.uleb128 0xe
 917 00b8 3A       		.uleb128 0x3a
 918 00b9 0B       		.uleb128 0xb
 919 00ba 3B       		.uleb128 0x3b
 920 00bb 05       		.uleb128 0x5
 921 00bc 49       		.uleb128 0x49
 922 00bd 13       		.uleb128 0x13
 923 00be 00       		.byte	0
 924 00bf 00       		.byte	0
 925 00c0 11       		.uleb128 0x11
 926 00c1 34       		.uleb128 0x34
 927 00c2 00       		.byte	0
 928 00c3 03       		.uleb128 0x3
 929 00c4 0E       		.uleb128 0xe
 930 00c5 3A       		.uleb128 0x3a
 931 00c6 0B       		.uleb128 0xb
 932 00c7 3B       		.uleb128 0x3b
 933 00c8 05       		.uleb128 0x5
 934 00c9 49       		.uleb128 0x49
 935 00ca 13       		.uleb128 0x13
 936 00cb 3F       		.uleb128 0x3f
 937 00cc 19       		.uleb128 0x19
ARM GAS  /tmp/cclBDnpv.s 			page 65


 938 00cd 3C       		.uleb128 0x3c
 939 00ce 19       		.uleb128 0x19
 940 00cf 00       		.byte	0
 941 00d0 00       		.byte	0
 942 00d1 12       		.uleb128 0x12
 943 00d2 34       		.uleb128 0x34
 944 00d3 00       		.byte	0
 945 00d4 03       		.uleb128 0x3
 946 00d5 0E       		.uleb128 0xe
 947 00d6 3A       		.uleb128 0x3a
 948 00d7 0B       		.uleb128 0xb
 949 00d8 3B       		.uleb128 0x3b
 950 00d9 0B       		.uleb128 0xb
 951 00da 49       		.uleb128 0x49
 952 00db 13       		.uleb128 0x13
 953 00dc 3F       		.uleb128 0x3f
 954 00dd 19       		.uleb128 0x19
 955 00de 3C       		.uleb128 0x3c
 956 00df 19       		.uleb128 0x19
 957 00e0 00       		.byte	0
 958 00e1 00       		.byte	0
 959 00e2 13       		.uleb128 0x13
 960 00e3 04       		.uleb128 0x4
 961 00e4 01       		.byte	0x1
 962 00e5 0B       		.uleb128 0xb
 963 00e6 0B       		.uleb128 0xb
 964 00e7 49       		.uleb128 0x49
 965 00e8 13       		.uleb128 0x13
 966 00e9 3A       		.uleb128 0x3a
 967 00ea 0B       		.uleb128 0xb
 968 00eb 3B       		.uleb128 0x3b
 969 00ec 0B       		.uleb128 0xb
 970 00ed 01       		.uleb128 0x1
 971 00ee 13       		.uleb128 0x13
 972 00ef 00       		.byte	0
 973 00f0 00       		.byte	0
 974 00f1 14       		.uleb128 0x14
 975 00f2 28       		.uleb128 0x28
 976 00f3 00       		.byte	0
 977 00f4 03       		.uleb128 0x3
 978 00f5 0E       		.uleb128 0xe
 979 00f6 1C       		.uleb128 0x1c
 980 00f7 0B       		.uleb128 0xb
 981 00f8 00       		.byte	0
 982 00f9 00       		.byte	0
 983 00fa 15       		.uleb128 0x15
 984 00fb 34       		.uleb128 0x34
 985 00fc 00       		.byte	0
 986 00fd 47       		.uleb128 0x47
 987 00fe 13       		.uleb128 0x13
 988 00ff 3A       		.uleb128 0x3a
 989 0100 0B       		.uleb128 0xb
 990 0101 3B       		.uleb128 0x3b
 991 0102 0B       		.uleb128 0xb
 992 0103 02       		.uleb128 0x2
 993 0104 18       		.uleb128 0x18
 994 0105 00       		.byte	0
ARM GAS  /tmp/cclBDnpv.s 			page 66


 995 0106 00       		.byte	0
 996 0107 16       		.uleb128 0x16
 997 0108 2E       		.uleb128 0x2e
 998 0109 00       		.byte	0
 999 010a 3F       		.uleb128 0x3f
 1000 010b 19       		.uleb128 0x19
 1001 010c 03       		.uleb128 0x3
 1002 010d 0E       		.uleb128 0xe
 1003 010e 3A       		.uleb128 0x3a
 1004 010f 0B       		.uleb128 0xb
 1005 0110 3B       		.uleb128 0x3b
 1006 0111 0B       		.uleb128 0xb
 1007 0112 27       		.uleb128 0x27
 1008 0113 19       		.uleb128 0x19
 1009 0114 49       		.uleb128 0x49
 1010 0115 13       		.uleb128 0x13
 1011 0116 11       		.uleb128 0x11
 1012 0117 01       		.uleb128 0x1
 1013 0118 12       		.uleb128 0x12
 1014 0119 06       		.uleb128 0x6
 1015 011a 40       		.uleb128 0x40
 1016 011b 18       		.uleb128 0x18
 1017 011c 9642     		.uleb128 0x2116
 1018 011e 19       		.uleb128 0x19
 1019 011f 00       		.byte	0
 1020 0120 00       		.byte	0
 1021 0121 17       		.uleb128 0x17
 1022 0122 2E       		.uleb128 0x2e
 1023 0123 01       		.byte	0x1
 1024 0124 3F       		.uleb128 0x3f
 1025 0125 19       		.uleb128 0x19
 1026 0126 03       		.uleb128 0x3
 1027 0127 0E       		.uleb128 0xe
 1028 0128 3A       		.uleb128 0x3a
 1029 0129 0B       		.uleb128 0xb
 1030 012a 3B       		.uleb128 0x3b
 1031 012b 0B       		.uleb128 0xb
 1032 012c 27       		.uleb128 0x27
 1033 012d 19       		.uleb128 0x19
 1034 012e 49       		.uleb128 0x49
 1035 012f 13       		.uleb128 0x13
 1036 0130 11       		.uleb128 0x11
 1037 0131 01       		.uleb128 0x1
 1038 0132 12       		.uleb128 0x12
 1039 0133 06       		.uleb128 0x6
 1040 0134 40       		.uleb128 0x40
 1041 0135 18       		.uleb128 0x18
 1042 0136 9642     		.uleb128 0x2116
 1043 0138 19       		.uleb128 0x19
 1044 0139 01       		.uleb128 0x1
 1045 013a 13       		.uleb128 0x13
 1046 013b 00       		.byte	0
 1047 013c 00       		.byte	0
 1048 013d 18       		.uleb128 0x18
 1049 013e 05       		.uleb128 0x5
 1050 013f 00       		.byte	0
 1051 0140 03       		.uleb128 0x3
ARM GAS  /tmp/cclBDnpv.s 			page 67


 1052 0141 08       		.uleb128 0x8
 1053 0142 3A       		.uleb128 0x3a
 1054 0143 0B       		.uleb128 0xb
 1055 0144 3B       		.uleb128 0x3b
 1056 0145 0B       		.uleb128 0xb
 1057 0146 49       		.uleb128 0x49
 1058 0147 13       		.uleb128 0x13
 1059 0148 02       		.uleb128 0x2
 1060 0149 18       		.uleb128 0x18
 1061 014a 00       		.byte	0
 1062 014b 00       		.byte	0
 1063 014c 19       		.uleb128 0x19
 1064 014d 2E       		.uleb128 0x2e
 1065 014e 01       		.byte	0x1
 1066 014f 03       		.uleb128 0x3
 1067 0150 0E       		.uleb128 0xe
 1068 0151 3A       		.uleb128 0x3a
 1069 0152 0B       		.uleb128 0xb
 1070 0153 3B       		.uleb128 0x3b
 1071 0154 05       		.uleb128 0x5
 1072 0155 27       		.uleb128 0x27
 1073 0156 19       		.uleb128 0x19
 1074 0157 49       		.uleb128 0x49
 1075 0158 13       		.uleb128 0x13
 1076 0159 11       		.uleb128 0x11
 1077 015a 01       		.uleb128 0x1
 1078 015b 12       		.uleb128 0x12
 1079 015c 06       		.uleb128 0x6
 1080 015d 40       		.uleb128 0x40
 1081 015e 18       		.uleb128 0x18
 1082 015f 9742     		.uleb128 0x2117
 1083 0161 19       		.uleb128 0x19
 1084 0162 01       		.uleb128 0x1
 1085 0163 13       		.uleb128 0x13
 1086 0164 00       		.byte	0
 1087 0165 00       		.byte	0
 1088 0166 1A       		.uleb128 0x1a
 1089 0167 34       		.uleb128 0x34
 1090 0168 00       		.byte	0
 1091 0169 03       		.uleb128 0x3
 1092 016a 08       		.uleb128 0x8
 1093 016b 3A       		.uleb128 0x3a
 1094 016c 0B       		.uleb128 0xb
 1095 016d 3B       		.uleb128 0x3b
 1096 016e 05       		.uleb128 0x5
 1097 016f 49       		.uleb128 0x49
 1098 0170 13       		.uleb128 0x13
 1099 0171 02       		.uleb128 0x2
 1100 0172 18       		.uleb128 0x18
 1101 0173 00       		.byte	0
 1102 0174 00       		.byte	0
 1103 0175 1B       		.uleb128 0x1b
 1104 0176 2E       		.uleb128 0x2e
 1105 0177 01       		.byte	0x1
 1106 0178 03       		.uleb128 0x3
 1107 0179 0E       		.uleb128 0xe
 1108 017a 3A       		.uleb128 0x3a
ARM GAS  /tmp/cclBDnpv.s 			page 68


 1109 017b 0B       		.uleb128 0xb
 1110 017c 3B       		.uleb128 0x3b
 1111 017d 05       		.uleb128 0x5
 1112 017e 27       		.uleb128 0x27
 1113 017f 19       		.uleb128 0x19
 1114 0180 49       		.uleb128 0x49
 1115 0181 13       		.uleb128 0x13
 1116 0182 11       		.uleb128 0x11
 1117 0183 01       		.uleb128 0x1
 1118 0184 12       		.uleb128 0x12
 1119 0185 06       		.uleb128 0x6
 1120 0186 40       		.uleb128 0x40
 1121 0187 18       		.uleb128 0x18
 1122 0188 9742     		.uleb128 0x2117
 1123 018a 19       		.uleb128 0x19
 1124 018b 00       		.byte	0
 1125 018c 00       		.byte	0
 1126 018d 1C       		.uleb128 0x1c
 1127 018e 05       		.uleb128 0x5
 1128 018f 00       		.byte	0
 1129 0190 03       		.uleb128 0x3
 1130 0191 08       		.uleb128 0x8
 1131 0192 3A       		.uleb128 0x3a
 1132 0193 0B       		.uleb128 0xb
 1133 0194 3B       		.uleb128 0x3b
 1134 0195 05       		.uleb128 0x5
 1135 0196 49       		.uleb128 0x49
 1136 0197 13       		.uleb128 0x13
 1137 0198 02       		.uleb128 0x2
 1138 0199 18       		.uleb128 0x18
 1139 019a 00       		.byte	0
 1140 019b 00       		.byte	0
 1141 019c 00       		.byte	0
 1142              		.section	.debug_aranges,"",%progbits
 1143 0000 34000000 		.4byte	0x34
 1144 0004 0200     		.2byte	0x2
 1145 0006 00000000 		.4byte	.Ldebug_info0
 1146 000a 04       		.byte	0x4
 1147 000b 00       		.byte	0
 1148 000c 0000     		.2byte	0
 1149 000e 0000     		.2byte	0
 1150 0010 00000000 		.4byte	.LFB138
 1151 0014 4E000000 		.4byte	.LFE138-.LFB138
 1152 0018 00000000 		.4byte	.LFB139
 1153 001c 38000000 		.4byte	.LFE139-.LFB139
 1154 0020 00000000 		.4byte	.LFB141
 1155 0024 1A000000 		.4byte	.LFE141-.LFB141
 1156 0028 00000000 		.4byte	.LFB142
 1157 002c 0E000000 		.4byte	.LFE142-.LFB142
 1158 0030 00000000 		.4byte	0
 1159 0034 00000000 		.4byte	0
 1160              		.section	.debug_ranges,"",%progbits
 1161              	.Ldebug_ranges0:
 1162 0000 00000000 		.4byte	.LFB138
 1163 0004 4E000000 		.4byte	.LFE138
 1164 0008 00000000 		.4byte	.LFB139
 1165 000c 38000000 		.4byte	.LFE139
ARM GAS  /tmp/cclBDnpv.s 			page 69


 1166 0010 00000000 		.4byte	.LFB141
 1167 0014 1A000000 		.4byte	.LFE141
 1168 0018 00000000 		.4byte	.LFB142
 1169 001c 0E000000 		.4byte	.LFE142
 1170 0020 00000000 		.4byte	0
 1171 0024 00000000 		.4byte	0
 1172              		.section	.debug_line,"",%progbits
 1173              	.Ldebug_line0:
 1174 0000 C8010000 		.section	.debug_str,"MS",%progbits,1
 1174      02006701 
 1174      00000201 
 1174      FB0E0D00 
 1174      01010101 
 1175              	.LASF57:
 1176 0000 49544D5F 		.ascii	"ITM_ReceiveChar\000"
 1176      52656365 
 1176      69766543 
 1176      68617200 
 1177              	.LASF2:
 1178 0010 73686F72 		.ascii	"short int\000"
 1178      7420696E 
 1178      7400
 1179              	.LASF17:
 1180 001a 73697A65 		.ascii	"sizetype\000"
 1180      74797065 
 1180      00
 1181              	.LASF8:
 1182 0023 5F5F7569 		.ascii	"__uint32_t\000"
 1182      6E743332 
 1182      5F7400
 1183              	.LASF4:
 1184 002e 5F5F7569 		.ascii	"__uint16_t\000"
 1184      6E743136 
 1184      5F7400
 1185              	.LASF50:
 1186 0039 75775469 		.ascii	"uwTickPrio\000"
 1186      636B5072 
 1186      696F00
 1187              	.LASF49:
 1188 0044 75775469 		.ascii	"uwTick\000"
 1188      636B00
 1189              	.LASF13:
 1190 004b 75696E74 		.ascii	"uint8_t\000"
 1190      385F7400 
 1191              	.LASF41:
 1192 0053 41484250 		.ascii	"AHBPrescTable\000"
 1192      72657363 
 1192      5461626C 
 1192      6500
 1193              	.LASF53:
 1194 0061 7379732F 		.ascii	"sys/_io.c\000"
 1194      5F696F2E 
 1194      6300
 1195              	.LASF30:
 1196 006b 50494430 		.ascii	"PID0\000"
 1196      00
 1197              	.LASF31:
ARM GAS  /tmp/cclBDnpv.s 			page 70


 1198 0070 50494431 		.ascii	"PID1\000"
 1198      00
 1199              	.LASF32:
 1200 0075 50494432 		.ascii	"PID2\000"
 1200      00
 1201              	.LASF33:
 1202 007a 50494433 		.ascii	"PID3\000"
 1202      00
 1203              	.LASF26:
 1204 007f 50494434 		.ascii	"PID4\000"
 1204      00
 1205              	.LASF27:
 1206 0084 50494435 		.ascii	"PID5\000"
 1206      00
 1207              	.LASF28:
 1208 0089 50494436 		.ascii	"PID6\000"
 1208      00
 1209              	.LASF29:
 1210 008e 50494437 		.ascii	"PID7\000"
 1210      00
 1211              	.LASF10:
 1212 0093 6C6F6E67 		.ascii	"long long int\000"
 1212      206C6F6E 
 1212      6720696E 
 1212      7400
 1213              	.LASF58:
 1214 00a1 49544D5F 		.ascii	"ITM_SendChar\000"
 1214      53656E64 
 1214      43686172 
 1214      00
 1215              	.LASF7:
 1216 00ae 6C6F6E67 		.ascii	"long int\000"
 1216      20696E74 
 1216      00
 1217              	.LASF3:
 1218 00b7 5F5F7569 		.ascii	"__uint8_t\000"
 1218      6E74385F 
 1218      7400
 1219              	.LASF34:
 1220 00c1 43494430 		.ascii	"CID0\000"
 1220      00
 1221              	.LASF43:
 1222 00c6 6C6F6E67 		.ascii	"long double\000"
 1222      20646F75 
 1222      626C6500 
 1223              	.LASF18:
 1224 00d2 504F5254 		.ascii	"PORT\000"
 1224      00
 1225              	.LASF1:
 1226 00d7 756E7369 		.ascii	"unsigned char\000"
 1226      676E6564 
 1226      20636861 
 1226      7200
 1227              	.LASF42:
 1228 00e5 41504250 		.ascii	"APBPrescTable\000"
 1228      72657363 
 1228      5461626C 
ARM GAS  /tmp/cclBDnpv.s 			page 71


 1228      6500
 1229              	.LASF55:
 1230 00f3 5F5F696F 		.ascii	"__io_getchar\000"
 1230      5F676574 
 1230      63686172 
 1230      00
 1231              	.LASF0:
 1232 0100 7369676E 		.ascii	"signed char\000"
 1232      65642063 
 1232      68617200 
 1233              	.LASF11:
 1234 010c 6C6F6E67 		.ascii	"long long unsigned int\000"
 1234      206C6F6E 
 1234      6720756E 
 1234      7369676E 
 1234      65642069 
 1235              	.LASF16:
 1236 0123 75696E74 		.ascii	"uint32_t\000"
 1236      33325F74 
 1236      00
 1237              	.LASF51:
 1238 012c 75775469 		.ascii	"uwTickFreq\000"
 1238      636B4672 
 1238      657100
 1239              	.LASF12:
 1240 0137 756E7369 		.ascii	"unsigned int\000"
 1240      676E6564 
 1240      20696E74 
 1240      00
 1241              	.LASF14:
 1242 0144 75696E74 		.ascii	"uint16_t\000"
 1242      31365F74 
 1242      00
 1243              	.LASF46:
 1244 014d 48414C5F 		.ascii	"HAL_TICK_FREQ_1KHZ\000"
 1244      5449434B 
 1244      5F465245 
 1244      515F314B 
 1244      485A00
 1245              	.LASF54:
 1246 0160 2F686F6D 		.ascii	"/home/alex/stm32/STM32F767ZI-Nucleo-144\000"
 1246      652F616C 
 1246      65782F73 
 1246      746D3332 
 1246      2F53544D 
 1247              	.LASF15:
 1248 0188 696E7433 		.ascii	"int32_t\000"
 1248      325F7400 
 1249              	.LASF5:
 1250 0190 73686F72 		.ascii	"short unsigned int\000"
 1250      7420756E 
 1250      7369676E 
 1250      65642069 
 1250      6E7400
 1251              	.LASF38:
 1252 01a3 49544D5F 		.ascii	"ITM_Type\000"
 1252      54797065 
ARM GAS  /tmp/cclBDnpv.s 			page 72


 1252      00
 1253              	.LASF40:
 1254 01ac 53797374 		.ascii	"SystemCoreClock\000"
 1254      656D436F 
 1254      7265436C 
 1254      6F636B00 
 1255              	.LASF45:
 1256 01bc 48414C5F 		.ascii	"HAL_TICK_FREQ_100HZ\000"
 1256      5449434B 
 1256      5F465245 
 1256      515F3130 
 1256      30485A00 
 1257              	.LASF44:
 1258 01d0 48414C5F 		.ascii	"HAL_TICK_FREQ_10HZ\000"
 1258      5449434B 
 1258      5F465245 
 1258      515F3130 
 1258      485A00
 1259              	.LASF19:
 1260 01e3 52455345 		.ascii	"RESERVED0\000"
 1260      52564544 
 1260      3000
 1261              	.LASF20:
 1262 01ed 52455345 		.ascii	"RESERVED1\000"
 1262      52564544 
 1262      3100
 1263              	.LASF21:
 1264 01f7 52455345 		.ascii	"RESERVED2\000"
 1264      52564544 
 1264      3200
 1265              	.LASF22:
 1266 0201 52455345 		.ascii	"RESERVED3\000"
 1266      52564544 
 1266      3300
 1267              	.LASF24:
 1268 020b 52455345 		.ascii	"RESERVED4\000"
 1268      52564544 
 1268      3400
 1269              	.LASF25:
 1270 0215 52455345 		.ascii	"RESERVED5\000"
 1270      52564544 
 1270      3500
 1271              	.LASF9:
 1272 021f 6C6F6E67 		.ascii	"long unsigned int\000"
 1272      20756E73 
 1272      69676E65 
 1272      6420696E 
 1272      7400
 1273              	.LASF56:
 1274 0231 5F5F696F 		.ascii	"__io_putchar\000"
 1274      5F707574 
 1274      63686172 
 1274      00
 1275              	.LASF48:
 1276 023e 48414C5F 		.ascii	"HAL_TickFreqTypeDef\000"
 1276      5469636B 
 1276      46726571 
ARM GAS  /tmp/cclBDnpv.s 			page 73


 1276      54797065 
 1276      44656600 
 1277              	.LASF6:
 1278 0252 5F5F696E 		.ascii	"__int32_t\000"
 1278      7433325F 
 1278      7400
 1279              	.LASF23:
 1280 025c 494D4352 		.ascii	"IMCR\000"
 1280      00
 1281              	.LASF52:
 1282 0261 474E5520 		.ascii	"GNU C11 6.3.1 20170620 -mcpu=cortex-m7 -mlittle-end"
 1282      43313120 
 1282      362E332E 
 1282      31203230 
 1282      31373036 
 1283 0294 69616E20 		.ascii	"ian -mfloat-abi=hard -mfpu=fpv5-sp-d16 -mthumb -g -"
 1283      2D6D666C 
 1283      6F61742D 
 1283      6162693D 
 1283      68617264 
 1284 02c7 67647761 		.ascii	"gdwarf-5 -O0 -std=c11 -fstack-usage -fdata-sections"
 1284      72662D35 
 1284      202D4F30 
 1284      202D7374 
 1284      643D6331 
 1285 02fa 202D6666 		.ascii	" -ffunction-sections\000"
 1285      756E6374 
 1285      696F6E2D 
 1285      73656374 
 1285      696F6E73 
 1286              	.LASF39:
 1287 030f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1287      52784275 
 1287      66666572 
 1287      00
 1288              	.LASF35:
 1289 031c 43494431 		.ascii	"CID1\000"
 1289      00
 1290              	.LASF36:
 1291 0321 43494432 		.ascii	"CID2\000"
 1291      00
 1292              	.LASF37:
 1293 0326 43494433 		.ascii	"CID3\000"
 1293      00
 1294              	.LASF47:
 1295 032b 48414C5F 		.ascii	"HAL_TICK_FREQ_DEFAULT\000"
 1295      5449434B 
 1295      5F465245 
 1295      515F4445 
 1295      4641554C 
 1296              		.ident	"GCC: (15:6.3.1+svn253039-1build1) 6.3.1 20170620"
ARM GAS  /tmp/cclBDnpv.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 _io.c
     /tmp/cclBDnpv.s:18     .text.ITM_SendChar:0000000000000000 $t
     /tmp/cclBDnpv.s:24     .text.ITM_SendChar:0000000000000000 ITM_SendChar
     /tmp/cclBDnpv.s:92     .text.ITM_ReceiveChar:0000000000000000 $t
     /tmp/cclBDnpv.s:98     .text.ITM_ReceiveChar:0000000000000000 ITM_ReceiveChar
     /tmp/cclBDnpv.s:146    .text.ITM_ReceiveChar:0000000000000030 $d
                            *COM*:0000000000000004 ITM_RxBuffer
     /tmp/cclBDnpv.s:153    .text.__io_putchar:0000000000000000 $t
     /tmp/cclBDnpv.s:160    .text.__io_putchar:0000000000000000 __io_putchar
     /tmp/cclBDnpv.s:193    .text.__io_getchar:0000000000000000 $t
     /tmp/cclBDnpv.s:200    .text.__io_getchar:0000000000000000 __io_getchar
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
