INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipbus_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2458] undeclared symbol ipb_in, assumed default net type wire [C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv:9]
INFO: [VRFC 10-2458] undeclared symbol ipb_out, assumed default net type wire [C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv:10]
INFO: [VRFC 10-2458] undeclared symbol ipb_clk, assumed default net type wire [C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv:11]
WARNING: [VRFC 10-3824] variable 'number_of_adres' must explicitly be declared as automatic or static [C:/Users/Norbert/Vivado/Praktyki/IPbus_Test_Class_SV/IPbus_Test_Class_SV.srcs/sim_1/new/TB.sv:58]
