Source Block: oh/memory/hdl/fifo_full_block.v@38:48@HdlIdDef
   //##########
   wire            wr_fifo_full_next;
   wire [AW:0]     wr_gray_next;
   wire [AW:0]     wr_binary_next;
   
   wire 	   wr_fifo_progfull_next;
   reg 		   wr_fifo_progfull;
   
   //Counter States
   always @(posedge wr_clk or posedge reset)
     if(reset)

Diff Content:
- 43    wire 	   wr_fifo_progfull_next;

Clone Blocks:
Clone Blocks 1:
oh/memory/hdl/fifo_full_block.v@34:44
   reg             wr_fifo_full;

   //##########
   //# WIRES
   //##########
   wire            wr_fifo_full_next;
   wire [AW:0]     wr_gray_next;
   wire [AW:0]     wr_binary_next;
   
   wire 	   wr_fifo_progfull_next;
   reg 		   wr_fifo_progfull;

Clone Blocks 2:
oh/memory/hdl/fifo_full_block.v@36:46
   //##########
   //# WIRES
   //##########
   wire            wr_fifo_full_next;
   wire [AW:0]     wr_gray_next;
   wire [AW:0]     wr_binary_next;
   
   wire 	   wr_fifo_progfull_next;
   reg 		   wr_fifo_progfull;
   
   //Counter States

Clone Blocks 3:
oh/memory/hdl/fifo_full_block.v@35:45

   //##########
   //# WIRES
   //##########
   wire            wr_fifo_full_next;
   wire [AW:0]     wr_gray_next;
   wire [AW:0]     wr_binary_next;
   
   wire 	   wr_fifo_progfull_next;
   reg 		   wr_fifo_progfull;
   

