==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'trace_cntrl/trace_cntrl.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'B.data.V' (trace_cntrl/trace_cntrl.cpp:4).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'A.data.V' (trace_cntrl/trace_cntrl.cpp:4).
@I [XFORM-401] Performing if-conversion on hyperblock from (trace_cntrl/trace_cntrl.cpp:16:29) to (trace_cntrl/trace_cntrl.cpp:21:3) in function 'trace_cntrl'... converting 3 basic blocks.
@I [HLS-111] Elapsed time: 3.29904 seconds; current memory usage: 71 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'trace_cntrl' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'trace_cntrl' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.083225 seconds; current memory usage: 71.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'trace_cntrl' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.032427 seconds; current memory usage: 71.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'trace_cntrl' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/A_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/B_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/data_compare_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'trace_cntrl/length_r' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'trace_cntrl' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Bundling port 'return', 'data_compare_V' and 'length_r' to AXI-Lite port trace_cntrl.
@I [RTGEN-100] Finished creating RTL model for 'trace_cntrl'.
@I [HLS-111] Elapsed time: 0.088676 seconds; current memory usage: 72 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for trace_cntrl.
@I [VHDL-304] Generating VHDL RTL for trace_cntrl.
@I [VLOG-307] Generating Verilog RTL for trace_cntrl.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 66.15 seconds; peak memory usage: 72 MB.
