#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x140e04190 .scope module, "shift_slicer" "shift_slicer" 2 64;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 18 "full_slice";
    .port_info 2 /OUTPUT 9 "a_slice";
    .port_info 3 /OUTPUT 8 "b_slice";
    .port_info 4 /OUTPUT 1 "c_slice";
v0x140e04540_0 .net *"_ivl_1", 8 0, L_0x140e1ea20;  1 drivers
v0x140e145d0_0 .net *"_ivl_5", 7 0, L_0x140e1ebe0;  1 drivers
v0x140e14670_0 .net *"_ivl_9", 0 0, L_0x140e1ee20;  1 drivers
v0x140e14720_0 .net "a_slice", 8 0, L_0x140e1eac0;  1 drivers
v0x140e147d0_0 .net "b_slice", 7 0, L_0x140e1ecc0;  1 drivers
v0x140e148c0_0 .net "c_slice", 0 0, L_0x140e1eec0;  1 drivers
o0x138008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x140e14960_0 .net "enable", 0 0, o0x138008130;  0 drivers
o0x138008160 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x140e14a00_0 .net "full_slice", 17 0, o0x138008160;  0 drivers
L_0x140e1ea20 .part o0x138008160, 9, 9;
L_0x140e1eac0 .functor MUXZ 9, L_0x140e1eac0, L_0x140e1ea20, o0x138008130, C4<>;
L_0x140e1ebe0 .part o0x138008160, 1, 8;
L_0x140e1ecc0 .functor MUXZ 8, L_0x140e1ecc0, L_0x140e1ebe0, o0x138008130, C4<>;
L_0x140e1ee20 .part o0x138008160, 0, 1;
L_0x140e1eec0 .functor MUXZ 1, L_0x140e1eec0, L_0x140e1ee20, o0x138008130, C4<>;
S_0x140e043c0 .scope module, "tb_booth_radix4" "tb_booth_radix4" 2 467;
 .timescale -9 -12;
v0x140e1dc70_0 .net "A_out", 8 0, L_0x140e1efe0;  1 drivers
v0x140e1dd40_0 .net "Q_out", 7 0, L_0x140e1f090;  1 drivers
v0x140e1ddd0_0 .net "Qm1_out", 0 0, L_0x140e1f140;  1 drivers
v0x140e1de60_0 .net "c", 8 0, v0x140e15720_0;  1 drivers
v0x140e1df30_0 .var "clk", 0 0;
v0x140e1e000_0 .net "cnt_out", 1 0, L_0x140e1f230;  1 drivers
v0x140e1e090_0 .net "count3", 0 0, L_0x140e22200;  1 drivers
v0x140e1e120_0 .net "ctrl_bits", 2 0, L_0x140e20090;  1 drivers
v0x140e1e1f0_0 .var/i "cycle", 31 0;
v0x140e1e300_0 .net/s "debug_addM_tb", 8 0, L_0x140e20560;  1 drivers
v0x140e1e390_0 .net "debug_ldA_tb", 0 0, L_0x140e20820;  1 drivers
v0x140e1e420_0 .net/s "debug_nextA_tb", 8 0, L_0x140e208e0;  1 drivers
v0x140e1e4b0_0 .net/s "debug_sumA_tb", 8 0, L_0x140e20130;  1 drivers
v0x140e1e540_0 .net "end_op", 0 0, v0x140e15810_0;  1 drivers
v0x140e1e5f0_0 .var/s "inbus", 7 0;
v0x140e1e6a0_0 .net/s "outbus", 15 0, L_0x140e229b0;  1 drivers
v0x140e1e750_0 .var "rst_b", 0 0;
v0x140e1e8e0_0 .var "start", 0 0;
v0x140e1e990_0 .var/i "timeout", 31 0;
E_0x140e14b30 .event posedge, v0x140e15520_0;
S_0x140e14b70 .scope module, "cu" "control_unit" 2 514, 2 349 0, S_0x140e043c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "begin_op";
    .port_info 3 /INPUT 2 "op_code";
    .port_info 4 /INPUT 3 "ctrl_bits";
    .port_info 5 /INPUT 1 "count3";
    .port_info 6 /OUTPUT 9 "ctrl_sig";
    .port_info 7 /OUTPUT 1 "end_op";
P_0x140e14d40 .param/l "ADD_MULTIPLICAND" 1 2 364, C4<0100>;
P_0x140e14d80 .param/l "CHECK_CTRL_BITS" 1 2 363, C4<0011>;
P_0x140e14dc0 .param/l "COUNT3_VERIFY" 1 2 366, C4<0110>;
P_0x140e14e00 .param/l "COUNT_UP" 1 2 367, C4<0111>;
P_0x140e14e40 .param/l "IDLE" 1 2 360, C4<0000>;
P_0x140e14e80 .param/l "LOAD1" 1 2 361, C4<0001>;
P_0x140e14ec0 .param/l "LOAD2" 1 2 362, C4<0010>;
P_0x140e14f00 .param/l "OUT1" 1 2 368, C4<1000>;
P_0x140e14f40 .param/l "OUT2" 1 2 369, C4<1001>;
P_0x140e14f80 .param/l "SHIFT_RIGHT" 1 2 365, C4<0101>;
v0x140e15470_0 .net "begin_op", 0 0, v0x140e1e8e0_0;  1 drivers
v0x140e15520_0 .net "clk", 0 0, v0x140e1df30_0;  1 drivers
v0x140e155c0_0 .net "count3", 0 0, L_0x140e22200;  alias, 1 drivers
v0x140e15670_0 .net "ctrl_bits", 2 0, L_0x140e20090;  alias, 1 drivers
v0x140e15720_0 .var "ctrl_sig", 8 0;
v0x140e15810_0 .var "end_op", 0 0;
v0x140e158b0_0 .var "next_state", 3 0;
L_0x138040250 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x140e15960_0 .net "op_code", 1 0, L_0x138040250;  1 drivers
v0x140e15a10_0 .net "rst_b", 0 0, v0x140e1e750_0;  1 drivers
v0x140e15b20_0 .var "state", 3 0;
E_0x140e153c0/0 .event negedge, v0x140e15a10_0;
E_0x140e153c0/1 .event posedge, v0x140e15520_0;
E_0x140e153c0 .event/or E_0x140e153c0/0, E_0x140e153c0/1;
E_0x140e15410 .event anyedge, v0x140e15b20_0, v0x140e15470_0, v0x140e15670_0, v0x140e155c0_0;
S_0x140e15c40 .scope module, "dut" "booth_radix4_multiplier" 2 492, 2 134 0, S_0x140e043c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "inbus";
    .port_info 3 /INPUT 9 "c";
    .port_info 4 /OUTPUT 1 "count3";
    .port_info 5 /OUTPUT 3 "ctrl_bits";
    .port_info 6 /OUTPUT 16 "outbus";
    .port_info 7 /OUTPUT 9 "A_out";
    .port_info 8 /OUTPUT 8 "Q_out";
    .port_info 9 /OUTPUT 1 "Qm1_out";
    .port_info 10 /OUTPUT 2 "cnt_out";
    .port_info 11 /OUTPUT 9 "debug_sumA";
    .port_info 12 /OUTPUT 9 "debug_addM";
    .port_info 13 /OUTPUT 1 "debug_ldA";
    .port_info 14 /OUTPUT 9 "debug_nextA";
L_0x140e1efe0 .functor BUFZ 9, v0x140e192d0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e1f090 .functor BUFZ 8, v0x140e1a0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x140e1f140 .functor BUFZ 1, v0x140e1a830_0, C4<0>, C4<0>, C4<0>;
RS_0x1380089a0 .resolv tri, v0x140e176f0_0, v0x140e199d0_0;
L_0x140e1f230 .functor BUFZ 2, RS_0x1380089a0, C4<00>, C4<00>, C4<00>;
L_0x140e1f660 .functor BUFZ 9, v0x140e17df0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e20130 .functor BUFZ 9, L_0x140e20480, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e20560 .functor BUFZ 9, v0x140e1ad60_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e20730 .functor BUFZ 9, L_0x140e20480, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e20820 .functor BUFZ 1, L_0x140e20690, C4<0>, C4<0>, C4<0>;
L_0x140e208e0 .functor BUFZ 9, L_0x140e20730, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x140e20af0 .functor OR 1, L_0x140e21160, L_0x140e21020, C4<0>, C4<0>;
L_0x140e21240 .functor OR 1, L_0x140e215d0, L_0x140e21740, C4<0>, C4<0>;
L_0x140e21f10 .functor OR 1, L_0x140e22020, L_0x140e220c0, C4<0>, C4<0>;
L_0x140e22390 .functor OR 1, L_0x140e21f10, L_0x140e222f0, C4<0>, C4<0>;
v0x140e1b300_0 .net/s "A", 8 0, v0x140e192d0_0;  1 drivers
v0x140e1b390_0 .net "A_out", 8 0, L_0x140e1efe0;  alias, 1 drivers
v0x140e1b430_0 .net/s "M", 8 0, v0x140e17df0_0;  1 drivers
v0x140e1b500_0 .net/s "Q", 7 0, v0x140e1a0a0_0;  1 drivers
v0x140e1b5d0_0 .net "Q_out", 7 0, L_0x140e1f090;  alias, 1 drivers
v0x140e1b6a0_0 .net "Q_shifted", 7 0, L_0x140e20f80;  1 drivers
v0x140e1b740_0 .net "Qm1", 0 0, v0x140e1a830_0;  1 drivers
v0x140e1b7d0_0 .net "Qm1_out", 0 0, L_0x140e1f140;  alias, 1 drivers
v0x140e1b860_0 .net "Qm1_shifted", 0 0, L_0x140e210c0;  1 drivers
v0x140e1b980_0 .net *"_ivl_103", 0 0, L_0x140e219e0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x140e1ba30_0 .net/2u *"_ivl_104", 8 0, L_0x138040208;  1 drivers
v0x140e1bae0_0 .net *"_ivl_107", 0 0, L_0x140e21880;  1 drivers
v0x140e1bb90_0 .net *"_ivl_109", 8 0, L_0x140e20e80;  1 drivers
v0x140e1bc40_0 .net *"_ivl_11", 0 0, L_0x140e1f400;  1 drivers
v0x140e1bcf0_0 .net *"_ivl_110", 8 0, L_0x140e21e70;  1 drivers
v0x140e1bda0_0 .net *"_ivl_115", 0 0, L_0x140e22020;  1 drivers
v0x140e1be50_0 .net *"_ivl_117", 0 0, L_0x140e220c0;  1 drivers
v0x140e1bfe0_0 .net *"_ivl_118", 0 0, L_0x140e21f10;  1 drivers
v0x140e1c070_0 .net *"_ivl_121", 0 0, L_0x140e222f0;  1 drivers
v0x140e1c120_0 .net *"_ivl_24", 7 0, L_0x140e1f710;  1 drivers
L_0x138040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x140e1c1d0_0 .net *"_ivl_26", 0 0, L_0x138040058;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x140e1c280_0 .net *"_ivl_29", 8 0, L_0x1380400a0;  1 drivers
v0x140e1c330_0 .net *"_ivl_34", 8 0, L_0x140e1fbc0;  1 drivers
v0x140e1c3e0_0 .net *"_ivl_36", 7 0, L_0x140e1fb20;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x140e1c490_0 .net *"_ivl_38", 0 0, L_0x1380400e8;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x140e1c540_0 .net *"_ivl_40", 8 0, L_0x138040130;  1 drivers
v0x140e1c5f0_0 .net *"_ivl_45", 0 0, L_0x140e1fe70;  1 drivers
v0x140e1c6a0_0 .net *"_ivl_47", 0 0, L_0x140e1fff0;  1 drivers
v0x140e1c750_0 .net *"_ivl_81", 0 0, L_0x140e21160;  1 drivers
v0x140e1c800_0 .net *"_ivl_83", 0 0, L_0x140e21020;  1 drivers
v0x140e1c8b0_0 .net *"_ivl_87", 0 0, L_0x140e21350;  1 drivers
v0x140e1c960_0 .net *"_ivl_91", 0 0, L_0x140e215d0;  1 drivers
v0x140e1ca10_0 .net *"_ivl_93", 0 0, L_0x140e21740;  1 drivers
v0x140e1bf00_0 .net *"_ivl_97", 0 0, L_0x140e217e0;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x140e1cca0_0 .net/2u *"_ivl_98", 0 0, L_0x1380401c0;  1 drivers
v0x140e1cd30_0 .net "additionM", 8 0, v0x140e1ad60_0;  1 drivers
v0x140e1ce00_0 .net "c", 8 0, v0x140e15720_0;  alias, 1 drivers
v0x140e1ce90_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e1cf20_0 .net8 "cnt", 1 0, RS_0x1380089a0;  2 drivers
v0x140e1cfb0_0 .net "cnt_out", 1 0, L_0x140e1f230;  alias, 1 drivers
v0x140e1d040_0 .net "count3", 0 0, L_0x140e22200;  alias, 1 drivers
v0x140e1d0d0_0 .net "ctrl_bits", 2 0, L_0x140e20090;  alias, 1 drivers
v0x140e1d160_0 .net/s "debug_addM", 8 0, L_0x140e20560;  alias, 1 drivers
v0x140e1d200_0 .net "debug_ldA", 0 0, L_0x140e20820;  alias, 1 drivers
v0x140e1d2a0_0 .net/s "debug_nextA", 8 0, L_0x140e208e0;  alias, 1 drivers
v0x140e1d350_0 .net/s "debug_sumA", 8 0, L_0x140e20130;  alias, 1 drivers
v0x140e1d400_0 .net/s "full_slice", 17 0, L_0x140e20990;  1 drivers
v0x140e1d4c0_0 .net/s "inbus", 7 0, v0x140e1e5f0_0;  1 drivers
v0x140e1d560_0 .net "ldA", 0 0, L_0x140e20690;  1 drivers
v0x140e1d600_0 .net/s "nextA", 8 0, L_0x140e20730;  1 drivers
v0x140e1d6b0_0 .net/s "outbus", 15 0, L_0x140e229b0;  alias, 1 drivers
v0x140e1d760 .array "precomputed_M", 3 0;
v0x140e1d760_0 .net/s v0x140e1d760 0, 8 0, L_0x140e1f660; 1 drivers
v0x140e1d760_1 .net/s v0x140e1d760 1, 8 0, L_0x140e1f7e0; 1 drivers
v0x140e1d760_2 .net/s v0x140e1d760 2, 8 0, L_0x140e1f960; 1 drivers
v0x140e1d760_3 .net/s v0x140e1d760 3, 8 0, L_0x140e1fd30; 1 drivers
v0x140e1d8a0_0 .net/s "regA_in", 8 0, L_0x140e21ac0;  1 drivers
v0x140e1d950_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
v0x140e1d9e0_0 .net/s "shifted_slice", 17 0, L_0x140e20cc0;  1 drivers
v0x140e1da90_0 .net/s "sumA", 8 0, L_0x140e20480;  1 drivers
L_0x140e1f360 .part v0x140e15720_0, 0, 1;
L_0x140e1f400 .part v0x140e1e5f0_0, 7, 1;
L_0x140e1f4a0 .concat [ 8 1 0 0], v0x140e1e5f0_0, L_0x140e1f400;
L_0x140e1f540 .part v0x140e15720_0, 0, 1;
L_0x140e1f710 .part v0x140e17df0_0, 0, 8;
L_0x140e1f7e0 .concat [ 1 8 0 0], L_0x138040058, L_0x140e1f710;
L_0x140e1f960 .arith/sub 9, L_0x1380400a0, v0x140e17df0_0;
L_0x140e1fb20 .part v0x140e17df0_0, 0, 8;
L_0x140e1fbc0 .concat [ 1 8 0 0], L_0x1380400e8, L_0x140e1fb20;
L_0x140e1fd30 .arith/sub 9, L_0x138040130, L_0x140e1fbc0;
L_0x140e1fe70 .part v0x140e1a0a0_0, 1, 1;
L_0x140e1fff0 .part v0x140e1a0a0_0, 0, 1;
L_0x140e20090 .concat [ 1 1 1 0], v0x140e1a830_0, L_0x140e1fff0, L_0x140e1fe70;
L_0x140e201a0 .part v0x140e15720_0, 3, 1;
L_0x140e20240 .part v0x140e15720_0, 4, 1;
L_0x140e20690 .part v0x140e15720_0, 2, 1;
L_0x140e20990 .concat [ 1 8 9 0], v0x140e1a830_0, v0x140e1a0a0_0, v0x140e192d0_0;
L_0x140e20de0 .part v0x140e15720_0, 5, 1;
L_0x140e20f80 .part L_0x140e20cc0, 1, 8;
L_0x140e210c0 .part L_0x140e20cc0, 0, 1;
L_0x140e21160 .part v0x140e15720_0, 1, 1;
L_0x140e21020 .part v0x140e15720_0, 5, 1;
L_0x140e21350 .part v0x140e15720_0, 1, 1;
L_0x140e214b0 .functor MUXZ 8, L_0x140e20f80, v0x140e1e5f0_0, L_0x140e21350, C4<>;
L_0x140e215d0 .part v0x140e15720_0, 0, 1;
L_0x140e21740 .part v0x140e15720_0, 5, 1;
L_0x140e217e0 .part v0x140e15720_0, 0, 1;
L_0x140e21670 .functor MUXZ 1, L_0x140e210c0, L_0x1380401c0, L_0x140e217e0, C4<>;
L_0x140e219e0 .part v0x140e15720_0, 0, 1;
L_0x140e21880 .part v0x140e15720_0, 2, 1;
L_0x140e20e80 .part L_0x140e20cc0, 9, 9;
L_0x140e21e70 .functor MUXZ 9, L_0x140e20e80, L_0x140e20730, L_0x140e21880, C4<>;
L_0x140e21ac0 .functor MUXZ 9, L_0x140e21e70, L_0x138040208, L_0x140e219e0, C4<>;
L_0x140e22020 .part v0x140e15720_0, 0, 1;
L_0x140e220c0 .part v0x140e15720_0, 2, 1;
L_0x140e222f0 .part v0x140e15720_0, 5, 1;
L_0x140e22400 .part v0x140e15720_0, 6, 1;
L_0x140e22730 .part v0x140e15720_0, 7, 1;
L_0x140e227d0 .part v0x140e192d0_0, 0, 8;
L_0x140e224a0 .part v0x140e15720_0, 8, 1;
L_0x140e229b0 .concat8 [ 8 8 0 0], v0x140e18be0_0, v0x140e184d0_0;
S_0x140e16000 .scope module, "adder_inst" "adder" 2 221, 2 15 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 9 "sum";
P_0x140e152c0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001001>;
v0x140e16320_0 .net *"_ivl_0", 8 0, L_0x140e20360;  1 drivers
L_0x138040298 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x140e163e0_0 .net *"_ivl_2", 8 0, L_0x138040298;  1 drivers
v0x140e16480_0 .net/s "a", 8 0, v0x140e192d0_0;  alias, 1 drivers
v0x140e16510_0 .net/s "b", 8 0, v0x140e1ad60_0;  alias, 1 drivers
L_0x138040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x140e165a0_0 .net "carry_in", 0 0, L_0x138040178;  1 drivers
v0x140e16670_0 .net/s "sum", 8 0, L_0x140e20480;  alias, 1 drivers
L_0x140e20360 .arith/sum 9, v0x140e192d0_0, v0x140e1ad60_0;
L_0x140e20480 .arith/sum 9, L_0x140e20360, L_0x138040298;
S_0x140e16750 .scope module, "arithmetic_r_sh" "right_shifter" 2 250, 2 108 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 18 "in";
    .port_info 2 /OUTPUT 18 "out";
P_0x140e16920 .param/l "WIDTH" 0 2 109, +C4<00000000000000000000000000010010>;
v0x140e16a90_0 .net *"_ivl_0", 17 0, L_0x140e20c20;  1 drivers
v0x140e16b40_0 .net *"_ivl_2", 15 0, L_0x140e20b80;  1 drivers
v0x140e16be0_0 .net "enable", 0 0, L_0x140e20de0;  1 drivers
v0x140e16c70_0 .net/s "in", 17 0, L_0x140e20990;  alias, 1 drivers
v0x140e16d00_0 .net/s "out", 17 0, L_0x140e20cc0;  alias, 1 drivers
L_0x140e20b80 .part L_0x140e20990, 2, 16;
L_0x140e20c20 .extend/s 18, L_0x140e20b80;
L_0x140e20cc0 .functor MUXZ 18, L_0x140e20990, L_0x140e20c20, L_0x140e20de0, C4<>;
S_0x140e16df0 .scope module, "cnt_check" "counter_check" 2 304, 2 99 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "cnt";
    .port_info 1 /OUTPUT 1 "cnt3";
L_0x140e22200 .functor AND 1, L_0x140e22160, L_0x140e225d0, C4<1>, C4<1>;
v0x140e16fe0_0 .net *"_ivl_1", 0 0, L_0x140e22160;  1 drivers
v0x140e170a0_0 .net *"_ivl_3", 0 0, L_0x140e225d0;  1 drivers
v0x140e17150_0 .net8 "cnt", 1 0, RS_0x1380089a0;  alias, 2 drivers
v0x140e17210_0 .net "cnt3", 0 0, L_0x140e22200;  alias, 1 drivers
L_0x140e22160 .part RS_0x1380089a0, 1, 1;
L_0x140e225d0 .part RS_0x1380089a0, 0, 1;
S_0x140e172e0 .scope module, "cnt_inst" "counter" 2 297, 2 29 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 2 "cnt";
P_0x140e174a0 .param/l "WIDTH" 0 2 30, +C4<00000000000000000000000000000010>;
v0x140e17640_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e176f0_0 .var "cnt", 1 0;
v0x140e17780_0 .net "enable", 0 0, L_0x140e22400;  1 drivers
v0x140e17810_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e178c0 .scope module, "inbus_rgst_M" "register" 2 170, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x140e17ac0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001001>;
v0x140e17bf0_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e17cc0_0 .net "enable", 0 0, L_0x140e1f360;  1 drivers
v0x140e17d50_0 .net "in", 8 0, L_0x140e1f4a0;  1 drivers
v0x140e17df0_0 .var "out", 8 0;
v0x140e17ea0_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e18010 .scope module, "outbus_1" "register" 2 313, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x140e181d0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x140e182d0_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e18370_0 .net "enable", 0 0, L_0x140e22730;  1 drivers
v0x140e18410_0 .net "in", 7 0, L_0x140e227d0;  1 drivers
v0x140e184d0_0 .var "out", 7 0;
v0x140e18580_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e186d0 .scope module, "outbus_2" "register" 2 321, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x140e18890 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x140e18990_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e18ab0_0 .net "enable", 0 0, L_0x140e224a0;  1 drivers
v0x140e18b50_0 .net "in", 7 0, v0x140e1a0a0_0;  alias, 1 drivers
v0x140e18be0_0 .var "out", 7 0;
v0x140e18c80_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e18e30 .scope module, "regA" "register" 2 285, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x140e17f70 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001001>;
v0x140e190d0_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e19170_0 .net "enable", 0 0, L_0x140e22390;  1 drivers
v0x140e19210_0 .net "in", 8 0, L_0x140e21ac0;  alias, 1 drivers
v0x140e192d0_0 .var "out", 8 0;
v0x140e19390_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e194d0 .scope module, "regCnt" "register" 2 181, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x140e17a80 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000000010>;
v0x140e197d0_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e19870_0 .net "enable", 0 0, L_0x140e1f540;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x140e19910_0 .net "in", 1 0, L_0x138040010;  1 drivers
v0x140e199d0_0 .var "out", 1 0;
v0x140e19ab0_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e19be0 .scope module, "regQ" "register" 2 265, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x140e19da0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x140e19ea0_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e19f40_0 .net "enable", 0 0, L_0x140e20af0;  1 drivers
v0x140e19fe0_0 .net "in", 7 0, L_0x140e214b0;  1 drivers
v0x140e1a0a0_0 .var "out", 7 0;
v0x140e1a160_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e1a2a0 .scope module, "regQm1" "register" 2 274, 2 46 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x140e1a460 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000000001>;
v0x140e1a560_0 .net "clk", 0 0, v0x140e1df30_0;  alias, 1 drivers
v0x140e1a700_0 .net "enable", 0 0, L_0x140e21240;  1 drivers
v0x140e1a7a0_0 .net "in", 0 0, L_0x140e21670;  1 drivers
v0x140e1a830_0 .var "out", 0 0;
v0x140e1a8c0_0 .net "rst_b", 0 0, v0x140e1e750_0;  alias, 1 drivers
S_0x140e1aac0 .scope module, "sel_u" "select_multiplicand" 2 206, 2 79 0, S_0x140e15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c3";
    .port_info 1 /INPUT 1 "c4";
    .port_info 2 /INPUT 9 "pre_M0";
    .port_info 3 /INPUT 9 "pre_M1";
    .port_info 4 /INPUT 9 "pre_M2";
    .port_info 5 /INPUT 9 "pre_M3";
    .port_info 6 /OUTPUT 9 "M";
v0x140e1ad60_0 .var/s "M", 8 0;
v0x140e1ae10_0 .net "c3", 0 0, L_0x140e201a0;  1 drivers
v0x140e1aea0_0 .net "c4", 0 0, L_0x140e20240;  1 drivers
v0x140e1af50_0 .net/s "pre_M0", 8 0, L_0x140e1f660;  alias, 1 drivers
v0x140e1b000_0 .net/s "pre_M1", 8 0, L_0x140e1f7e0;  alias, 1 drivers
v0x140e1b0f0_0 .net/s "pre_M2", 8 0, L_0x140e1f960;  alias, 1 drivers
v0x140e1b1a0_0 .net/s "pre_M3", 8 0, L_0x140e1fd30;  alias, 1 drivers
E_0x140e1ad20/0 .event anyedge, v0x140e1aea0_0, v0x140e1ae10_0, v0x140e1af50_0, v0x140e1b000_0;
E_0x140e1ad20/1 .event anyedge, v0x140e1b0f0_0, v0x140e1b1a0_0;
E_0x140e1ad20 .event/or E_0x140e1ad20/0, E_0x140e1ad20/1;
    .scope S_0x140e178c0;
T_0 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e17ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x140e17df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x140e17cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x140e17d50_0;
    %assign/vec4 v0x140e17df0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x140e194d0;
T_1 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e19ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e199d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x140e19870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x140e19910_0;
    %assign/vec4 v0x140e199d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x140e1aac0;
T_2 ;
    %wait E_0x140e1ad20;
    %load/vec4 v0x140e1aea0_0;
    %load/vec4 v0x140e1ae10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x140e1af50_0;
    %store/vec4 v0x140e1ad60_0, 0, 9;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x140e1b000_0;
    %store/vec4 v0x140e1ad60_0, 0, 9;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x140e1b0f0_0;
    %store/vec4 v0x140e1ad60_0, 0, 9;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x140e1b1a0_0;
    %store/vec4 v0x140e1ad60_0, 0, 9;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x140e19be0;
T_3 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e1a160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x140e1a0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x140e19f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x140e19fe0_0;
    %assign/vec4 v0x140e1a0a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x140e1a2a0;
T_4 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e1a8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140e1a830_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x140e1a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x140e1a7a0_0;
    %assign/vec4 v0x140e1a830_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x140e18e30;
T_5 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e19390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x140e192d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x140e19170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x140e19210_0;
    %assign/vec4 v0x140e192d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x140e172e0;
T_6 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e17810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e176f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x140e17780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x140e176f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x140e176f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x140e18010;
T_7 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e18580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x140e184d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x140e18370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x140e18410_0;
    %assign/vec4 v0x140e184d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x140e186d0;
T_8 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e18c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x140e18be0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x140e18ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x140e18b50_0;
    %assign/vec4 v0x140e18be0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x140e14b70;
T_9 ;
    %wait E_0x140e15410;
    %load/vec4 v0x140e15b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e15810_0, 0, 1;
    %load/vec4 v0x140e15470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
T_9.12 ;
    %jmp T_9.10;
T_9.1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %load/vec4 v0x140e15670_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x140e15670_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x140e15670_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
T_9.14 ;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %load/vec4 v0x140e155c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
T_9.16 ;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140e15720_0, 4, 1;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x140e15720_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x140e158b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e15810_0, 0, 1;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x140e14b70;
T_10 ;
    %wait E_0x140e153c0;
    %load/vec4 v0x140e15a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x140e15b20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x140e158b0_0;
    %assign/vec4 v0x140e15b20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x140e043c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e1df30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x140e043c0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x140e1df30_0;
    %inv;
    %store/vec4 v0x140e1df30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x140e043c0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140e1e1f0_0, 0, 32;
    %vpi_call 2 533 "$monitor", "cycle=%0d | c=%b | ctrl_bits=%b | count3=%b | outbus=%h\012A=%d | Q=%d | Qm1=%b |  ldA=%b | sumA=%d | addM=%d | nextA=%d ", v0x140e1e1f0_0, v0x140e1de60_0, v0x140e1e120_0, v0x140e1e090_0, v0x140e1e6a0_0, v0x140e1dc70_0, v0x140e1dd40_0, v0x140e1ddd0_0, v0x140e1e390_0, v0x140e1e4b0_0, v0x140e1e300_0, v0x140e1e420_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x140e043c0;
T_14 ;
    %wait E_0x140e14b30;
    %load/vec4 v0x140e1e1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140e1e1f0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x140e043c0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e1e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e1e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x140e1e5f0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e1e750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x140e1e5f0_0, 0, 8;
    %wait E_0x140e14b30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e1e8e0_0, 0, 1;
    %wait E_0x140e14b30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e1e8e0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x140e1e5f0_0, 0, 8;
    %wait E_0x140e14b30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140e1e990_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x140e1e540_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x140e1e990_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %wait E_0x140e14b30;
    %load/vec4 v0x140e1e990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140e1e990_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x140e1e540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %vpi_call 2 571 "$error", "TIMEOUT: end_op not asserted after %0d cycles", v0x140e1e990_0 {0 0 0};
    %vpi_call 2 572 "$finish" {0 0 0};
T_15.3 ;
    %delay 10000, 0;
    %vpi_call 2 577 "$display", "DUT produced %0d, expected %0d", v0x140e1e6a0_0, 32'sb00000000000000000000000000010101 {0 0 0};
    %load/vec4 v0x140e1e6a0_0;
    %pad/s 32;
    %cmpi/ne 21, 0, 32;
    %jmp/0xz  T_15.5, 6;
    %vpi_call 2 579 "$error", "\342\235\214 TEST FAILED: 7\303\2273 \342\211\240 %0d", v0x140e1e6a0_0 {0 0 0};
    %jmp T_15.6;
T_15.5 ;
    %vpi_call 2 581 "$display", "\342\234\205 TEST PASSED" {0 0 0};
T_15.6 ;
    %vpi_call 2 583 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
