// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Thu Apr 11 15:48:09 2024
// Host        : Sarsaparilla running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/erict/development/ECE350/cp4_processor/cp4_processor.sim/sim_1/impl/timing/xsim/Wrapper_tb_time_impl.v
// Design      : Wrapper
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module AUDIO_CLOCK
   (audio_clock,
    reset,
    locked,
    clk_in1);
  output audio_clock;
  input reset;
  output locked;
  input clk_in1;

  wire audio_clock;
  (* IBUF_LOW_PWR *) wire clk_in1;
  wire reset;
  wire NLW_inst_locked_UNCONNECTED;

  AUDIO_CLOCK_clk_wiz inst
       (.audio_clock(audio_clock),
        .clk_in1(clk_in1),
        .locked(NLW_inst_locked_UNCONNECTED),
        .reset(reset));
endmodule

module AUDIO_CLOCK_clk_wiz
   (audio_clock,
    reset,
    locked,
    clk_in1);
  output audio_clock;
  input reset;
  output locked;
  input clk_in1;

  wire audio_clock;
  wire audio_clock_AUDIO_CLOCK;
  wire clk_in1;
  wire clkfbout_AUDIO_CLOCK;
  wire clkfbout_buf_AUDIO_CLOCK;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_AUDIO_CLOCK),
        .O(clkfbout_buf_AUDIO_CLOCK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(audio_clock_AUDIO_CLOCK),
        .O(audio_clock));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO SWEEP" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(49.500000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(103.125000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(5),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_AUDIO_CLOCK),
        .CLKFBOUT(clkfbout_AUDIO_CLOCK),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(audio_clock_AUDIO_CLOCK),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

module RAM
   (dataOut,
    CLK,
    MemoryArray_reg_3_0,
    dataIn,
    WEA);
  output [31:0]dataOut;
  input CLK;
  input [11:0]MemoryArray_reg_3_0;
  input [31:0]dataIn;
  input [0:0]WEA;

  wire CLK;
  wire [11:0]MemoryArray_reg_3_0;
  wire [0:0]WEA;
  wire [31:0]dataIn;
  wire [31:0]dataOut;
  wire NLW_MemoryArray_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_MemoryArray_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_MemoryArray_reg_0_DBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_MemoryArray_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_MemoryArray_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_MemoryArray_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MemoryArray_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MemoryArray_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MemoryArray_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_DBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_MemoryArray_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_MemoryArray_reg_1_DOBDO_UNCONNECTED;
  wire [3:1]NLW_MemoryArray_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MemoryArray_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MemoryArray_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MemoryArray_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_DBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_MemoryArray_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_MemoryArray_reg_2_DOBDO_UNCONNECTED;
  wire [3:1]NLW_MemoryArray_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MemoryArray_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MemoryArray_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MemoryArray_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_DBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_MemoryArray_reg_3_SBITERR_UNCONNECTED;
  wire [31:5]NLW_MemoryArray_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_MemoryArray_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MemoryArray_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MemoryArray_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MemoryArray_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MemoryArray_reg_3_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ProcMem/MemoryArray" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    MemoryArray_reg_0
       (.ADDRARDADDR({1'b1,MemoryArray_reg_3_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_MemoryArray_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MemoryArray_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MemoryArray_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dataIn[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dataIn[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_MemoryArray_reg_0_DOADO_UNCONNECTED[31:8],dataOut[7:0]}),
        .DOBDO(NLW_MemoryArray_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_MemoryArray_reg_0_DOPADOP_UNCONNECTED[3:1],dataOut[8]}),
        .DOPBDOP(NLW_MemoryArray_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MemoryArray_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MemoryArray_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MemoryArray_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MemoryArray_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MemoryArray_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ProcMem/MemoryArray" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    MemoryArray_reg_1
       (.ADDRARDADDR({1'b1,MemoryArray_reg_3_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_MemoryArray_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MemoryArray_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MemoryArray_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dataIn[16:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dataIn[17]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_MemoryArray_reg_1_DOADO_UNCONNECTED[31:8],dataOut[16:9]}),
        .DOBDO(NLW_MemoryArray_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_MemoryArray_reg_1_DOPADOP_UNCONNECTED[3:1],dataOut[17]}),
        .DOPBDOP(NLW_MemoryArray_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MemoryArray_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MemoryArray_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MemoryArray_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MemoryArray_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MemoryArray_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ProcMem/MemoryArray" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    MemoryArray_reg_2
       (.ADDRARDADDR({1'b1,MemoryArray_reg_3_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_MemoryArray_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MemoryArray_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MemoryArray_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dataIn[25:18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dataIn[26]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_MemoryArray_reg_2_DOADO_UNCONNECTED[31:8],dataOut[25:18]}),
        .DOBDO(NLW_MemoryArray_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_MemoryArray_reg_2_DOPADOP_UNCONNECTED[3:1],dataOut[26]}),
        .DOPBDOP(NLW_MemoryArray_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MemoryArray_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MemoryArray_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MemoryArray_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MemoryArray_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MemoryArray_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ProcMem/MemoryArray" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    MemoryArray_reg_3
       (.ADDRARDADDR({1'b1,MemoryArray_reg_3_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_MemoryArray_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MemoryArray_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MemoryArray_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dataIn[31:27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_MemoryArray_reg_3_DOADO_UNCONNECTED[31:5],dataOut[31:27]}),
        .DOBDO(NLW_MemoryArray_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_MemoryArray_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MemoryArray_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MemoryArray_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MemoryArray_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MemoryArray_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MemoryArray_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MemoryArray_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module ROM
   (dataOut_reg_1_0,
    q_reg,
    CLK,
    sel);
  output [12:0]dataOut_reg_1_0;
  input q_reg;
  input CLK;
  input [11:0]sel;

  wire CLK;
  wire [12:0]dataOut_reg_1_0;
  wire [31:0]instData;
  wire q_reg;
  wire [11:0]sel;
  wire NLW_dataOut_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_dataOut_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_dataOut_reg_0_DBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_dataOut_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_dataOut_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_dataOut_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_dataOut_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_dataOut_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_dataOut_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_dataOut_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_dataOut_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_dataOut_reg_1_DBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_dataOut_reg_1_SBITERR_UNCONNECTED;
  wire [31:5]NLW_dataOut_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_dataOut_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_dataOut_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_dataOut_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_dataOut_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_dataOut_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53248" *) 
  (* RTL_RAM_NAME = "InstMem/dataOut" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000000000000000000000000000000000000000003A0B00399038186A08000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    dataOut_reg_0
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_dataOut_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_dataOut_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_dataOut_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_dataOut_reg_0_DOADO_UNCONNECTED[31:8],instData[26],instData[2],instData[22:21],instData[17],instData[13],instData[1:0]}),
        .DOBDO(NLW_dataOut_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_dataOut_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_dataOut_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_dataOut_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_dataOut_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_dataOut_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_dataOut_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_dataOut_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53248" *) 
  (* RTL_RAM_NAME = "InstMem/dataOut" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000118000102010208050500),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    dataOut_reg_1
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_dataOut_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_dataOut_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_dataOut_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_dataOut_reg_1_DOADO_UNCONNECTED[31:5],instData[31:27]}),
        .DOBDO(NLW_dataOut_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_dataOut_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_dataOut_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_dataOut_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_dataOut_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_dataOut_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_dataOut_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_dataOut_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__144
       (.I0(instData[0]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__145
       (.I0(instData[1]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__146
       (.I0(instData[13]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__147
       (.I0(instData[2]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__148
       (.I0(instData[17]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__149
       (.I0(instData[21]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__150
       (.I0(instData[22]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__151
       (.I0(instData[26]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__152
       (.I0(instData[27]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__153
       (.I0(instData[28]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__154
       (.I0(instData[29]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__155
       (.I0(instData[30]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__156
       (.I0(instData[31]),
        .I1(q_reg),
        .O(dataOut_reg_1_0[12]));
endmodule

(* ECO_CHECKSUM = "d8688214" *) (* INSTR_FILE = "basic_midi" *) (* MMIO_MIDIIN = "8194" *) 
(* MMIO_XORSHIFT = "8193" *) (* POWER_OPT_BRAM_CDC = "4" *) (* POWER_OPT_BRAM_SR_ADDR = "2" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "1" *) (* clock_div16_limit = "17'b11000011010100000" *) 
(* NotValidForBitStream *)
module Wrapper
   (CLK100MHZ,
    CPU_RESETN,
    sevenseg,
    AN,
    manual_clock,
    SW,
    LED,
    JA,
    JB,
    JC,
    AUD_PWM,
    AUD_SD);
  input CLK100MHZ;
  input CPU_RESETN;
  output [7:0]sevenseg;
  output [7:0]AN;
  input manual_clock;
  input [1:0]SW;
  output [15:0]LED;
  input [7:0]JA;
  output [7:0]JB;
  output [7:0]JC;
  output AUD_PWM;
  output AUD_SD;

  wire [7:0]AN;
  wire [7:0]AN_OBUF;
  wire AUD_PWM;
  wire AUD_PWM_OBUF;
  wire AUD_SD;
  wire CLK100MHZ;
  wire CLK100MHZ_IBUF;
  wire CLK_9600KHZ;
  wire CPU_RESETN;
  wire CPU_RESETN_IBUF;
  wire CPU_n_136;
  wire CPU_n_137;
  wire CPU_n_139;
  wire CPU_n_140;
  wire CPU_n_141;
  wire CPU_n_142;
  wire CPU_n_143;
  wire CPU_n_144;
  wire CPU_n_145;
  wire CPU_n_146;
  wire CPU_n_147;
  wire CPU_n_148;
  wire CPU_n_149;
  wire CPU_n_150;
  wire CPU_n_151;
  wire CPU_n_152;
  wire CPU_n_153;
  wire CPU_n_154;
  wire CPU_n_155;
  wire CPU_n_156;
  wire CPU_n_157;
  wire CPU_n_158;
  wire CPU_n_159;
  wire CPU_n_160;
  wire CPU_n_161;
  wire CPU_n_162;
  wire CPU_n_163;
  wire CPU_n_164;
  wire CPU_n_165;
  wire CPU_n_166;
  wire CPU_n_167;
  wire CPU_n_168;
  wire CPU_n_169;
  wire CPU_n_170;
  wire CPU_n_171;
  wire CPU_n_172;
  wire CPU_n_173;
  wire CPU_n_174;
  wire CPU_n_175;
  wire CPU_n_176;
  wire CPU_n_177;
  wire CPU_n_178;
  wire CPU_n_179;
  wire CPU_n_180;
  wire CPU_n_181;
  wire CPU_n_182;
  wire CPU_n_183;
  wire CPU_n_184;
  wire CPU_n_185;
  wire CPU_n_186;
  wire CPU_n_187;
  wire CPU_n_188;
  wire CPU_n_189;
  wire CPU_n_190;
  wire CPU_n_191;
  wire CPU_n_192;
  wire CPU_n_193;
  wire CPU_n_194;
  wire CPU_n_195;
  wire CPU_n_196;
  wire CPU_n_197;
  wire CPU_n_198;
  wire CPU_n_199;
  wire CPU_n_200;
  wire CPU_n_201;
  wire CPU_n_202;
  wire CPU_n_203;
  wire CPU_n_204;
  wire CPU_n_205;
  wire CPU_n_206;
  wire CPU_n_207;
  wire CPU_n_208;
  wire CPU_n_209;
  wire CPU_n_210;
  wire CPU_n_59;
  wire CPU_n_60;
  wire [127:64]DXIRin;
  wire [31:0]FDIRin;
  wire [7:0]JA;
  wire [0:0]JA_IBUF;
  wire [7:0]JB;
  wire [3:0]JB_OBUF;
  wire [7:0]JC;
  wire [3:0]JC_OBUF;
  wire [15:0]LED;
  wire [15:0]LED_OBUF;
  wire [1:0]SW;
  wire [1:0]SW_IBUF;
  wire clear;
  wire clk0;
  wire clk1khz;
  wire clk1khz_i_1_n_0;
  wire clock;
  wire clock50mhz;
  wire clock50mhz_i_1_n_0;
  wire clock_BUFG;
  wire clock_debouncer_n_0;
  wire \clock_div16_counter[0]_i_3_n_0 ;
  wire \clock_div16_counter[0]_i_4_n_0 ;
  wire \clock_div16_counter[0]_i_5_n_0 ;
  wire [16:5]clock_div16_counter_reg;
  wire \clock_div16_counter_reg[0]_i_2_n_0 ;
  wire \clock_div16_counter_reg[0]_i_2_n_4 ;
  wire \clock_div16_counter_reg[0]_i_2_n_5 ;
  wire \clock_div16_counter_reg[0]_i_2_n_6 ;
  wire \clock_div16_counter_reg[0]_i_2_n_7 ;
  wire \clock_div16_counter_reg[12]_i_1_n_0 ;
  wire \clock_div16_counter_reg[12]_i_1_n_4 ;
  wire \clock_div16_counter_reg[12]_i_1_n_5 ;
  wire \clock_div16_counter_reg[12]_i_1_n_6 ;
  wire \clock_div16_counter_reg[12]_i_1_n_7 ;
  wire \clock_div16_counter_reg[16]_i_1_n_7 ;
  wire \clock_div16_counter_reg[4]_i_1_n_0 ;
  wire \clock_div16_counter_reg[4]_i_1_n_4 ;
  wire \clock_div16_counter_reg[4]_i_1_n_5 ;
  wire \clock_div16_counter_reg[4]_i_1_n_6 ;
  wire \clock_div16_counter_reg[4]_i_1_n_7 ;
  wire \clock_div16_counter_reg[8]_i_1_n_0 ;
  wire \clock_div16_counter_reg[8]_i_1_n_4 ;
  wire \clock_div16_counter_reg[8]_i_1_n_5 ;
  wire \clock_div16_counter_reg[8]_i_1_n_6 ;
  wire \clock_div16_counter_reg[8]_i_1_n_7 ;
  wire \clock_div16_counter_reg_n_0_[0] ;
  wire \clock_div16_counter_reg_n_0_[1] ;
  wire \clock_div16_counter_reg_n_0_[2] ;
  wire \clock_div16_counter_reg_n_0_[3] ;
  wire \clock_div16_counter_reg_n_0_[4] ;
  wire [7:0]cur_midi_note;
  wire down_clock1;
  wire down_clock1_BUFG;
  wire down_clock1_carry_i_27_n_0;
  wire down_clock_reg_i_3_n_0;
  wire en;
  wire freq_counter_n_1;
  wire [20:16]freq_div;
  wire \freq_div[0]_i_1_n_0 ;
  wire \freq_div[10]_i_1_n_0 ;
  wire \freq_div[11]_i_1_n_0 ;
  wire \freq_div[12]_i_1_n_0 ;
  wire \freq_div[13]_i_1_n_0 ;
  wire \freq_div[14]_i_1_n_0 ;
  wire \freq_div[15]_i_1_n_0 ;
  wire \freq_div[16]_i_1_n_0 ;
  wire \freq_div[17]_i_1_n_0 ;
  wire \freq_div[18]_i_1_n_0 ;
  wire \freq_div[1]_i_1_n_0 ;
  wire \freq_div[20]_i_1_n_0 ;
  wire \freq_div[20]_i_2_n_0 ;
  wire \freq_div[20]_i_3_n_0 ;
  wire \freq_div[20]_i_4_n_0 ;
  wire \freq_div[20]_i_5_n_0 ;
  wire \freq_div[20]_i_6_n_0 ;
  wire \freq_div[20]_i_7_n_0 ;
  wire \freq_div[20]_i_8_n_0 ;
  wire \freq_div[20]_i_9_n_0 ;
  wire \freq_div[2]_i_1_n_0 ;
  wire \freq_div[4]_i_1_n_0 ;
  wire \freq_div[5]_i_1_n_0 ;
  wire \freq_div[6]_i_1_n_0 ;
  wire \freq_div[7]_i_1_n_0 ;
  wire \freq_div[8]_i_1_n_0 ;
  wire \freq_div[9]_i_1_n_0 ;
  wire \freq_div_reg[0]_lopt_replica_1 ;
  wire \freq_div_reg[10]_lopt_replica_1 ;
  wire \freq_div_reg[11]_lopt_replica_1 ;
  wire \freq_div_reg[12]_lopt_replica_1 ;
  wire \freq_div_reg[13]_lopt_replica_1 ;
  wire \freq_div_reg[14]_lopt_replica_1 ;
  wire \freq_div_reg[15]_lopt_replica_1 ;
  wire \freq_div_reg[1]_lopt_replica_1 ;
  wire \freq_div_reg[2]_lopt_replica_1 ;
  wire \freq_div_reg[4]_lopt_replica_1 ;
  wire \freq_div_reg[5]_lopt_replica_1 ;
  wire \freq_div_reg[6]_lopt_replica_1 ;
  wire \freq_div_reg[7]_lopt_replica_1 ;
  wire \freq_div_reg[8]_lopt_replica_1 ;
  wire \freq_div_reg[9]_lopt_replica_1 ;
  wire [11:0]instAddr;
  wire lopt;
  wire manual_clock;
  wire manual_clock_IBUF;
  wire [11:0]memAddr;
  wire [31:0]memDataIn;
  wire [31:0]memDataOut;
  wire midi_busy_reading;
  wire midi_busy_reading_BUFG;
  wire [23:0]midi_bytes;
  wire [7:0]midi_note;
  wire \midi_result_reg_n_0_[0] ;
  wire \midi_result_reg_n_0_[16] ;
  wire \midi_result_reg_n_0_[17] ;
  wire \midi_result_reg_n_0_[18] ;
  wire \midi_result_reg_n_0_[19] ;
  wire \midi_result_reg_n_0_[1] ;
  wire \midi_result_reg_n_0_[2] ;
  wire \midi_result_reg_n_0_[3] ;
  wire \midi_result_reg_n_0_[4] ;
  wire \midi_result_reg_n_0_[5] ;
  wire \midi_result_reg_n_0_[6] ;
  wire \midi_result_reg_n_0_[7] ;
  wire [3:0]midi_status;
  wire mwe;
  wire next_rng;
  wire [31:0]rData;
  wire [31:1]readRegAOneHot;
  wire [17:14]readRegBOneHot;
  wire reset;
  wire [31:0]rng_result;
  wire [7:0]sevenseg;
  wire [6:0]sevenseg_OBUF;
  wire [31:0]sevenseg_data;
  wire [31:0]sevenseg_latch;
  wire sevenseg_writeEnable;
  wire NLW_PLEASEPLEASEPLL_locked_UNCONNECTED;
  wire [2:0]\NLW_clock_div16_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_clock_div16_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_clock_div16_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_clock_div16_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_clock_div16_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_clock_div16_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_eyetwo_lopt_1_UNCONNECTED;

initial begin
 $sdf_annotate("Wrapper_tb_time_impl.sdf",,,,"tool_control");
end
  OBUF \AN_OBUF[0]_inst 
       (.I(AN_OBUF[0]),
        .O(AN[0]));
  OBUF \AN_OBUF[1]_inst 
       (.I(AN_OBUF[1]),
        .O(AN[1]));
  OBUF \AN_OBUF[2]_inst 
       (.I(AN_OBUF[2]),
        .O(AN[2]));
  OBUF \AN_OBUF[3]_inst 
       (.I(AN_OBUF[3]),
        .O(AN[3]));
  OBUF \AN_OBUF[4]_inst 
       (.I(AN_OBUF[4]),
        .O(AN[4]));
  OBUF \AN_OBUF[5]_inst 
       (.I(AN_OBUF[5]),
        .O(AN[5]));
  OBUF \AN_OBUF[6]_inst 
       (.I(AN_OBUF[6]),
        .O(AN[6]));
  OBUF \AN_OBUF[7]_inst 
       (.I(AN_OBUF[7]),
        .O(AN[7]));
  OBUF AUD_PWM_OBUF_inst
       (.I(AUD_PWM_OBUF),
        .O(AUD_PWM));
  OBUF AUD_SD_OBUF_inst
       (.I(1'b1),
        .O(AUD_SD));
  (* OPT_INSERTED *) 
  (* OPT_MODIFIED = "MLO" *) 
  IBUF CLK100MHZ_IBUF_inst
       (.I(CLK100MHZ),
        .O(CLK100MHZ_IBUF));
  processor CPU
       (.CLK(clock_BUFG),
        .CPU_RESETN_IBUF(CPU_RESETN_IBUF),
        .D(sevenseg_data),
        .E(sevenseg_writeEnable),
        .Q(rng_result),
        .WEA(mwe),
        .clk0(clk0),
        .dataIn(memDataIn),
        .dataOut(memDataOut),
        .en(en),
        .instAddr(instAddr),
        .q_i_10__14(CPU_n_179),
        .q_i_10__15(CPU_n_180),
        .q_i_10__16(CPU_n_181),
        .q_i_10__17(CPU_n_182),
        .q_i_10__18(CPU_n_183),
        .q_i_10__19(CPU_n_184),
        .q_i_10__20(CPU_n_185),
        .q_i_10__21(CPU_n_186),
        .q_i_10__22(CPU_n_187),
        .q_i_10__23(CPU_n_188),
        .q_i_10__24(CPU_n_189),
        .q_i_10__25(CPU_n_190),
        .q_i_10__26(CPU_n_191),
        .q_i_10__27(CPU_n_192),
        .q_i_10__28(CPU_n_193),
        .q_i_10__29(CPU_n_194),
        .q_i_10__30(CPU_n_195),
        .q_i_10__31(CPU_n_196),
        .q_i_10__32(CPU_n_197),
        .q_i_10__33(CPU_n_198),
        .q_i_10__34(CPU_n_199),
        .q_i_10__35(CPU_n_200),
        .q_i_10__36(CPU_n_201),
        .q_i_10__37(CPU_n_202),
        .q_i_10__38(CPU_n_203),
        .q_i_10__39(CPU_n_204),
        .q_i_10__40(CPU_n_205),
        .q_i_10__41(CPU_n_206),
        .q_i_10__42(CPU_n_207),
        .q_i_10__43(CPU_n_208),
        .q_i_10__44(CPU_n_209),
        .q_i_10__45(CPU_n_210),
        .q_i_9__17(CPU_n_147),
        .q_i_9__18(CPU_n_148),
        .q_i_9__19(CPU_n_149),
        .q_i_9__20(CPU_n_150),
        .q_i_9__21(CPU_n_151),
        .q_i_9__22(CPU_n_152),
        .q_i_9__23(CPU_n_153),
        .q_i_9__24(CPU_n_154),
        .q_i_9__25(CPU_n_155),
        .q_i_9__26(CPU_n_156),
        .q_i_9__27(CPU_n_157),
        .q_i_9__28(CPU_n_158),
        .q_i_9__29(CPU_n_159),
        .q_i_9__30(CPU_n_160),
        .q_i_9__31(CPU_n_161),
        .q_i_9__32(CPU_n_162),
        .q_i_9__33(CPU_n_163),
        .q_i_9__34(CPU_n_164),
        .q_i_9__35(CPU_n_165),
        .q_i_9__36(CPU_n_166),
        .q_i_9__37(CPU_n_167),
        .q_i_9__38(CPU_n_168),
        .q_i_9__39(CPU_n_169),
        .q_i_9__40(CPU_n_170),
        .q_i_9__41(CPU_n_171),
        .q_i_9__42(CPU_n_172),
        .q_i_9__43(CPU_n_173),
        .q_i_9__44(CPU_n_174),
        .q_i_9__45(CPU_n_175),
        .q_i_9__46(CPU_n_176),
        .q_i_9__47(CPU_n_177),
        .q_i_9__48(CPU_n_178),
        .q_reg(memAddr),
        .q_reg_0(CPU_n_59),
        .q_reg_1(CPU_n_60),
        .q_reg_10(CPU_n_143),
        .q_reg_11(CPU_n_144),
        .q_reg_12(CPU_n_145),
        .q_reg_13(CPU_n_146),
        .q_reg_14({FDIRin[31:26],FDIRin[22:21],FDIRin[17],FDIRin[14:13],FDIRin[1:0]}),
        .q_reg_15(DXIRin),
        .q_reg_16({midi_status,\midi_result_reg_n_0_[19] ,\midi_result_reg_n_0_[18] ,\midi_result_reg_n_0_[17] ,\midi_result_reg_n_0_[16] ,midi_note,\midi_result_reg_n_0_[7] ,\midi_result_reg_n_0_[6] ,\midi_result_reg_n_0_[5] ,\midi_result_reg_n_0_[4] ,\midi_result_reg_n_0_[3] ,\midi_result_reg_n_0_[2] ,\midi_result_reg_n_0_[1] ,\midi_result_reg_n_0_[0] }),
        .q_reg_2(readRegBOneHot),
        .q_reg_3(next_rng),
        .q_reg_4(CPU_n_136),
        .q_reg_5(CPU_n_137),
        .q_reg_6(CPU_n_139),
        .q_reg_7(CPU_n_140),
        .q_reg_8(CPU_n_141),
        .q_reg_9(CPU_n_142),
        .rData(rData),
        .readRegAOneHot({readRegAOneHot[31:30],readRegAOneHot[17],readRegAOneHot[15:14],readRegAOneHot[1]}),
        .reset(reset));
  IBUF CPU_RESETN_IBUF_inst
       (.I(CPU_RESETN),
        .O(CPU_RESETN_IBUF));
  ROM InstMem
       (.CLK(clock_BUFG),
        .dataOut_reg_1_0({FDIRin[31:26],FDIRin[22:21],FDIRin[17],FDIRin[14:13],FDIRin[1:0]}),
        .q_reg(CPU_n_60),
        .sel(instAddr));
  IBUF \JA_IBUF[0]_inst 
       (.I(JA[0]),
        .O(JA_IBUF));
  OBUF \JB_OBUF[0]_inst 
       (.I(JB_OBUF[0]),
        .O(JB[0]));
  OBUF \JB_OBUF[1]_inst 
       (.I(JB_OBUF[1]),
        .O(JB[1]));
  OBUF \JB_OBUF[2]_inst 
       (.I(JB_OBUF[2]),
        .O(JB[2]));
  OBUF \JB_OBUF[3]_inst 
       (.I(JB_OBUF[3]),
        .O(JB[3]));
  OBUFT \JB_OBUF[4]_inst 
       (.I(1'b0),
        .O(JB[4]),
        .T(1'b1));
  OBUFT \JB_OBUF[5]_inst 
       (.I(1'b0),
        .O(JB[5]),
        .T(1'b1));
  OBUFT \JB_OBUF[6]_inst 
       (.I(1'b0),
        .O(JB[6]),
        .T(1'b1));
  OBUFT \JB_OBUF[7]_inst 
       (.I(1'b0),
        .O(JB[7]),
        .T(1'b1));
  OBUF \JC_OBUF[0]_inst 
       (.I(JC_OBUF[0]),
        .O(JC[0]));
  OBUF \JC_OBUF[1]_inst 
       (.I(JC_OBUF[0]),
        .O(JC[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \JC_OBUF[2]_inst 
       (.I(lopt),
        .O(JC[2]));
  OBUF \JC_OBUF[3]_inst 
       (.I(JC_OBUF[3]),
        .O(JC[3]));
  OBUF \JC_OBUF[4]_inst 
       (.I(JC_OBUF[0]),
        .O(JC[4]));
  OBUF \JC_OBUF[5]_inst 
       (.I(JC_OBUF[0]),
        .O(JC[5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \JC_OBUF[6]_inst 
       (.I(JC_OBUF[2]),
        .O(JC[6]));
  OBUF \JC_OBUF[7]_inst 
       (.I(JC_OBUF[3]),
        .O(JC[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[0]_inst 
       (.I(\freq_div_reg[0]_lopt_replica_1 ),
        .O(LED[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[10]_inst 
       (.I(\freq_div_reg[10]_lopt_replica_1 ),
        .O(LED[10]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[11]_inst 
       (.I(\freq_div_reg[11]_lopt_replica_1 ),
        .O(LED[11]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[12]_inst 
       (.I(\freq_div_reg[12]_lopt_replica_1 ),
        .O(LED[12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[13]_inst 
       (.I(\freq_div_reg[13]_lopt_replica_1 ),
        .O(LED[13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[14]_inst 
       (.I(\freq_div_reg[14]_lopt_replica_1 ),
        .O(LED[14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[15]_inst 
       (.I(\freq_div_reg[15]_lopt_replica_1 ),
        .O(LED[15]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[1]_inst 
       (.I(\freq_div_reg[1]_lopt_replica_1 ),
        .O(LED[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[2]_inst 
       (.I(\freq_div_reg[2]_lopt_replica_1 ),
        .O(LED[2]));
  OBUF \LED_OBUF[3]_inst 
       (.I(1'b0),
        .O(LED[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[4]_inst 
       (.I(\freq_div_reg[4]_lopt_replica_1 ),
        .O(LED[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[5]_inst 
       (.I(\freq_div_reg[5]_lopt_replica_1 ),
        .O(LED[5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[6]_inst 
       (.I(\freq_div_reg[6]_lopt_replica_1 ),
        .O(LED[6]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[7]_inst 
       (.I(\freq_div_reg[7]_lopt_replica_1 ),
        .O(LED[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[8]_inst 
       (.I(\freq_div_reg[8]_lopt_replica_1 ),
        .O(LED[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \LED_OBUF[9]_inst 
       (.I(\freq_div_reg[9]_lopt_replica_1 ),
        .O(LED[9]));
  (* IMPORTED_FROM = "c:/Users/erict/development/ECE350/cp4_processor/cp4_processor.gen/sources_1/ip/AUDIO_CLOCK/AUDIO_CLOCK.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  AUDIO_CLOCK PLEASEPLEASEPLL
       (.audio_clock(CLK_9600KHZ),
        .clk_in1(CLK100MHZ_IBUF),
        .locked(NLW_PLEASEPLEASEPLL_locked_UNCONNECTED),
        .reset(1'b0));
  RAM ProcMem
       (.CLK(clock_BUFG),
        .MemoryArray_reg_3_0(memAddr),
        .WEA(mwe),
        .dataIn(memDataIn),
        .dataOut(memDataOut));
  regfile RegisterFile
       (.CLK(clock_BUFG),
        .en(en),
        .q_i_3__122(CPU_n_141),
        .q_i_3__122_0(CPU_n_146),
        .q_i_3__122_1(readRegBOneHot),
        .q_i_3__122_2(CPU_n_142),
        .q_i_3__90(CPU_n_140),
        .q_reg(DXIRin),
        .q_reg_0(CPU_n_137),
        .q_reg_1(CPU_n_145),
        .q_reg_10(CPU_n_150),
        .q_reg_11(CPU_n_151),
        .q_reg_12(CPU_n_152),
        .q_reg_13(CPU_n_153),
        .q_reg_14(CPU_n_154),
        .q_reg_15(CPU_n_155),
        .q_reg_16(CPU_n_156),
        .q_reg_17(CPU_n_157),
        .q_reg_18(CPU_n_158),
        .q_reg_19(CPU_n_159),
        .q_reg_2(CPU_n_139),
        .q_reg_20(CPU_n_160),
        .q_reg_21(CPU_n_161),
        .q_reg_22(CPU_n_162),
        .q_reg_23(CPU_n_163),
        .q_reg_24(CPU_n_164),
        .q_reg_25(CPU_n_165),
        .q_reg_26(CPU_n_166),
        .q_reg_27(CPU_n_167),
        .q_reg_28(CPU_n_168),
        .q_reg_29(CPU_n_169),
        .q_reg_3(CPU_n_144),
        .q_reg_30(CPU_n_170),
        .q_reg_31(CPU_n_171),
        .q_reg_32(CPU_n_172),
        .q_reg_33(CPU_n_173),
        .q_reg_34(CPU_n_174),
        .q_reg_35(CPU_n_175),
        .q_reg_36(CPU_n_176),
        .q_reg_37(CPU_n_177),
        .q_reg_38(CPU_n_178),
        .q_reg_39(CPU_n_179),
        .q_reg_4(CPU_n_143),
        .q_reg_40(CPU_n_180),
        .q_reg_41(CPU_n_181),
        .q_reg_42(CPU_n_182),
        .q_reg_43(CPU_n_183),
        .q_reg_44(CPU_n_184),
        .q_reg_45(CPU_n_185),
        .q_reg_46(CPU_n_186),
        .q_reg_47(CPU_n_187),
        .q_reg_48(CPU_n_188),
        .q_reg_49(CPU_n_189),
        .q_reg_5(CPU_n_136),
        .q_reg_50(CPU_n_190),
        .q_reg_51(CPU_n_191),
        .q_reg_52(CPU_n_192),
        .q_reg_53(CPU_n_193),
        .q_reg_54(CPU_n_194),
        .q_reg_55(CPU_n_195),
        .q_reg_56(CPU_n_196),
        .q_reg_57(CPU_n_197),
        .q_reg_58(CPU_n_198),
        .q_reg_59(CPU_n_199),
        .q_reg_6(CPU_n_59),
        .q_reg_60(CPU_n_200),
        .q_reg_61(CPU_n_201),
        .q_reg_62(CPU_n_202),
        .q_reg_63(CPU_n_203),
        .q_reg_64(CPU_n_204),
        .q_reg_65(CPU_n_205),
        .q_reg_66(CPU_n_206),
        .q_reg_67(CPU_n_207),
        .q_reg_68(CPU_n_208),
        .q_reg_69(CPU_n_209),
        .q_reg_7(CPU_n_147),
        .q_reg_70(CPU_n_210),
        .q_reg_8(CPU_n_148),
        .q_reg_9(CPU_n_149),
        .rData(rData),
        .readRegAOneHot({readRegAOneHot[31:30],readRegAOneHot[17],readRegAOneHot[15:14],readRegAOneHot[1]}),
        .reset(reset));
  IBUF \SW_IBUF[0]_inst 
       (.I(SW[0]),
        .O(SW_IBUF[0]));
  IBUF \SW_IBUF[1]_inst 
       (.I(SW[1]),
        .O(SW_IBUF[1]));
  sys_counter_freq bodge_freq
       (.CO(down_clock1),
        .JB_OBUF(JB_OBUF[3]),
        .down_clock1_BUFG(down_clock1_BUFG));
  sys_counter_pwm bodge_pwm
       (.AUD_PWM_OBUF(AUD_PWM_OBUF),
        .CLK(clock_BUFG),
        .JB_OBUF(JB_OBUF[2]));
  LUT5 #(
    .INIT(32'h7F778088)) 
    clk1khz_i_1
       (.I0(clock_div16_counter_reg[16]),
        .I1(clock_div16_counter_reg[15]),
        .I2(\clock_div16_counter[0]_i_3_n_0 ),
        .I3(\clock_div16_counter[0]_i_4_n_0 ),
        .I4(clk1khz),
        .O(clk1khz_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clk1khz_reg
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(clk1khz_i_1_n_0),
        .Q(clk1khz),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    clock50mhz_i_1
       (.I0(clock50mhz),
        .O(clock50mhz_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clock50mhz_reg
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(clock50mhz_i_1_n_0),
        .Q(clock50mhz),
        .R(1'b0));
  BUFG clock_BUFG_inst
       (.I(clock),
        .O(clock_BUFG));
  debouncer clock_debouncer
       (.SW_IBUF(SW_IBUF),
        .clock(clock),
        .clock50mhz(clock50mhz),
        .dblatch_reg_0(clock_debouncer_n_0),
        .manual_clock_IBUF(manual_clock_IBUF));
  LUT4 #(
    .INIT(16'h8088)) 
    \clock_div16_counter[0]_i_1 
       (.I0(clock_div16_counter_reg[16]),
        .I1(clock_div16_counter_reg[15]),
        .I2(\clock_div16_counter[0]_i_3_n_0 ),
        .I3(\clock_div16_counter[0]_i_4_n_0 ),
        .O(clear));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clock_div16_counter[0]_i_3 
       (.I0(clock_div16_counter_reg[12]),
        .I1(clock_div16_counter_reg[11]),
        .I2(clock_div16_counter_reg[14]),
        .I3(clock_div16_counter_reg[13]),
        .O(\clock_div16_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155FFFFFFFFFFFF)) 
    \clock_div16_counter[0]_i_4 
       (.I0(clock_div16_counter_reg[8]),
        .I1(clock_div16_counter_reg[5]),
        .I2(clock_div16_counter_reg[6]),
        .I3(clock_div16_counter_reg[7]),
        .I4(clock_div16_counter_reg[10]),
        .I5(clock_div16_counter_reg[9]),
        .O(\clock_div16_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_div16_counter[0]_i_5 
       (.I0(\clock_div16_counter_reg_n_0_[0] ),
        .O(\clock_div16_counter[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[0] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[0]_i_2_n_7 ),
        .Q(\clock_div16_counter_reg_n_0_[0] ),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clock_div16_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\clock_div16_counter_reg[0]_i_2_n_0 ,\NLW_clock_div16_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clock_div16_counter_reg[0]_i_2_n_4 ,\clock_div16_counter_reg[0]_i_2_n_5 ,\clock_div16_counter_reg[0]_i_2_n_6 ,\clock_div16_counter_reg[0]_i_2_n_7 }),
        .S({\clock_div16_counter_reg_n_0_[3] ,\clock_div16_counter_reg_n_0_[2] ,\clock_div16_counter_reg_n_0_[1] ,\clock_div16_counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[10] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[8]_i_1_n_5 ),
        .Q(clock_div16_counter_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[11] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[8]_i_1_n_4 ),
        .Q(clock_div16_counter_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[12] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[12]_i_1_n_7 ),
        .Q(clock_div16_counter_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clock_div16_counter_reg[12]_i_1 
       (.CI(\clock_div16_counter_reg[8]_i_1_n_0 ),
        .CO({\clock_div16_counter_reg[12]_i_1_n_0 ,\NLW_clock_div16_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_div16_counter_reg[12]_i_1_n_4 ,\clock_div16_counter_reg[12]_i_1_n_5 ,\clock_div16_counter_reg[12]_i_1_n_6 ,\clock_div16_counter_reg[12]_i_1_n_7 }),
        .S(clock_div16_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[13] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[12]_i_1_n_6 ),
        .Q(clock_div16_counter_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[14] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[12]_i_1_n_5 ),
        .Q(clock_div16_counter_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[15] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[12]_i_1_n_4 ),
        .Q(clock_div16_counter_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[16] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[16]_i_1_n_7 ),
        .Q(clock_div16_counter_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clock_div16_counter_reg[16]_i_1 
       (.CI(\clock_div16_counter_reg[12]_i_1_n_0 ),
        .CO(\NLW_clock_div16_counter_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clock_div16_counter_reg[16]_i_1_O_UNCONNECTED [3:1],\clock_div16_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,clock_div16_counter_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[1] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[0]_i_2_n_6 ),
        .Q(\clock_div16_counter_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[2] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[0]_i_2_n_5 ),
        .Q(\clock_div16_counter_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[3] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[0]_i_2_n_4 ),
        .Q(\clock_div16_counter_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[4] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[4]_i_1_n_7 ),
        .Q(\clock_div16_counter_reg_n_0_[4] ),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clock_div16_counter_reg[4]_i_1 
       (.CI(\clock_div16_counter_reg[0]_i_2_n_0 ),
        .CO({\clock_div16_counter_reg[4]_i_1_n_0 ,\NLW_clock_div16_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_div16_counter_reg[4]_i_1_n_4 ,\clock_div16_counter_reg[4]_i_1_n_5 ,\clock_div16_counter_reg[4]_i_1_n_6 ,\clock_div16_counter_reg[4]_i_1_n_7 }),
        .S({clock_div16_counter_reg[7:5],\clock_div16_counter_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[5] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[4]_i_1_n_6 ),
        .Q(clock_div16_counter_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[6] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[4]_i_1_n_5 ),
        .Q(clock_div16_counter_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[7] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[4]_i_1_n_4 ),
        .Q(clock_div16_counter_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[8] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[8]_i_1_n_7 ),
        .Q(clock_div16_counter_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clock_div16_counter_reg[8]_i_1 
       (.CI(\clock_div16_counter_reg[4]_i_1_n_0 ),
        .CO({\clock_div16_counter_reg[8]_i_1_n_0 ,\NLW_clock_div16_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_div16_counter_reg[8]_i_1_n_4 ,\clock_div16_counter_reg[8]_i_1_n_5 ,\clock_div16_counter_reg[8]_i_1_n_6 ,\clock_div16_counter_reg[8]_i_1_n_7 }),
        .S(clock_div16_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \clock_div16_counter_reg[9] 
       (.C(CLK100MHZ_IBUF),
        .CE(1'b1),
        .D(\clock_div16_counter_reg[8]_i_1_n_6 ),
        .Q(clock_div16_counter_reg[9]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[0] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[0]),
        .Q(cur_midi_note[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[1] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[1]),
        .Q(cur_midi_note[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[2] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[2]),
        .Q(cur_midi_note[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[3] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[3]),
        .Q(cur_midi_note[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[4] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[4]),
        .Q(cur_midi_note[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[5] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[5]),
        .Q(cur_midi_note[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[6] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[6]),
        .Q(cur_midi_note[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cur_midi_note_reg[7] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(midi_note[7]),
        .Q(cur_midi_note[7]),
        .R(1'b0));
  BUFG down_clock1_BUFG_inst
       (.I(down_clock1),
        .O(down_clock1_BUFG));
  BUFG down_clock_reg_i_3
       (.I(freq_counter_n_1),
        .O(down_clock_reg_i_3_n_0));
  sys_counter_wide downaudio
       (.JC_OBUF(JC_OBUF[0]),
        .audio_clock(CLK_9600KHZ));
  i2s eyetwo
       (.CLK(clock_BUFG),
        .JB_OBUF(JB_OBUF[3]),
        .JC_OBUF(JC_OBUF[3:2]),
        .clock0(JC_OBUF[0]),
        .lopt(lopt),
        .lopt_1(NLW_eyetwo_lopt_1_UNCONNECTED),
        .word_falling_reg_0(JB_OBUF[1:0]),
        .word_rising_reg_0(JC_OBUF[0]));
  sys_counter_freq__parameterized0 freq_counter
       (.CO(freq_counter_n_1),
        .JB_OBUF(JB_OBUF[2]),
        .Q({freq_div[20],freq_div[18:16],LED_OBUF[15:4],LED_OBUF[2:0]}),
        .S(down_clock1_carry_i_27_n_0),
        .down_clock1_carry_i_12_0(down_clock1_carry_i_27_n_0),
        .down_clock_reg_0(down_clock_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'hDA)) 
    \freq_div[0]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[2]),
        .I2(midi_note[1]),
        .O(\freq_div[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \freq_div[10]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6C)) 
    \freq_div[11]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[1]),
        .I2(midi_note[0]),
        .O(\freq_div[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAD)) 
    \freq_div[12]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[2]),
        .I2(midi_note[1]),
        .O(\freq_div[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \freq_div[13]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \freq_div[14]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \freq_div[15]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[1]),
        .I2(midi_note[0]),
        .O(\freq_div[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h39)) 
    \freq_div[16]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h6D)) 
    \freq_div[17]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[0]),
        .I2(midi_note[1]),
        .O(\freq_div[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \freq_div[18]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[1]),
        .I2(midi_note[0]),
        .O(\freq_div[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \freq_div[1]_i_1 
       (.I0(midi_note[1]),
        .I1(midi_note[2]),
        .O(\freq_div[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \freq_div[20]_i_1 
       (.I0(\freq_div[20]_i_3_n_0 ),
        .I1(cur_midi_note[7]),
        .I2(midi_note[7]),
        .I3(\freq_div[20]_i_4_n_0 ),
        .I4(\freq_div[20]_i_5_n_0 ),
        .I5(\freq_div[20]_i_6_n_0 ),
        .O(\freq_div[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \freq_div[20]_i_2 
       (.I0(midi_status[0]),
        .I1(midi_status[1]),
        .I2(midi_status[3]),
        .I3(midi_status[2]),
        .O(\freq_div[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \freq_div[20]_i_3 
       (.I0(midi_status[2]),
        .I1(midi_status[3]),
        .I2(midi_status[1]),
        .O(\freq_div[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0045)) 
    \freq_div[20]_i_4 
       (.I0(midi_status[0]),
        .I1(cur_midi_note[1]),
        .I2(midi_note[1]),
        .I3(\freq_div[20]_i_7_n_0 ),
        .O(\freq_div[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \freq_div[20]_i_5 
       (.I0(\freq_div[20]_i_8_n_0 ),
        .I1(cur_midi_note[0]),
        .I2(midi_note[0]),
        .I3(midi_note[6]),
        .I4(cur_midi_note[6]),
        .I5(\freq_div[20]_i_9_n_0 ),
        .O(\freq_div[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \freq_div[20]_i_6 
       (.I0(midi_note[0]),
        .I1(cur_midi_note[0]),
        .I2(cur_midi_note[2]),
        .I3(midi_note[2]),
        .I4(midi_note[6]),
        .I5(cur_midi_note[6]),
        .O(\freq_div[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \freq_div[20]_i_7 
       (.I0(midi_note[4]),
        .I1(cur_midi_note[4]),
        .I2(cur_midi_note[2]),
        .I3(midi_note[2]),
        .O(\freq_div[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \freq_div[20]_i_8 
       (.I0(midi_note[1]),
        .I1(cur_midi_note[1]),
        .I2(midi_note[3]),
        .I3(cur_midi_note[3]),
        .O(\freq_div[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \freq_div[20]_i_9 
       (.I0(cur_midi_note[5]),
        .I1(midi_note[5]),
        .I2(midi_note[4]),
        .I3(cur_midi_note[4]),
        .I4(midi_note[3]),
        .I5(cur_midi_note[3]),
        .O(\freq_div[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \freq_div[2]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \freq_div[4]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[1]),
        .I2(midi_note[0]),
        .O(\freq_div[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \freq_div[5]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[0]),
        .I2(midi_note[1]),
        .O(\freq_div[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \freq_div[6]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[1]),
        .I2(midi_note[2]),
        .O(\freq_div[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_div[7]_i_1 
       (.I0(midi_note[1]),
        .I1(midi_note[0]),
        .O(\freq_div[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC2)) 
    \freq_div[8]_i_1 
       (.I0(midi_note[0]),
        .I1(midi_note[2]),
        .I2(midi_note[1]),
        .O(\freq_div[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \freq_div[9]_i_1 
       (.I0(midi_note[2]),
        .I1(midi_note[0]),
        .I2(midi_note[1]),
        .O(\freq_div[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[0] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[0]_i_1_n_0 ),
        .Q(LED_OBUF[0]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[0]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[0]_i_1_n_0 ),
        .Q(\freq_div_reg[0]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[10] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[10]_i_1_n_0 ),
        .Q(LED_OBUF[10]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[10]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[10]_i_1_n_0 ),
        .Q(\freq_div_reg[10]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[11] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[11]_i_1_n_0 ),
        .Q(LED_OBUF[11]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[11]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[11]_i_1_n_0 ),
        .Q(\freq_div_reg[11]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[12] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[12]_i_1_n_0 ),
        .Q(LED_OBUF[12]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[12]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[12]_i_1_n_0 ),
        .Q(\freq_div_reg[12]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[13] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[13]_i_1_n_0 ),
        .Q(LED_OBUF[13]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[13]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[13]_i_1_n_0 ),
        .Q(\freq_div_reg[13]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[14] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[14]_i_1_n_0 ),
        .Q(LED_OBUF[14]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[14]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[14]_i_1_n_0 ),
        .Q(\freq_div_reg[14]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[15] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[15]_i_1_n_0 ),
        .Q(LED_OBUF[15]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[15]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[15]_i_1_n_0 ),
        .Q(\freq_div_reg[15]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[16] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[16]_i_1_n_0 ),
        .Q(freq_div[16]),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[17] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[17]_i_1_n_0 ),
        .Q(freq_div[17]),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[18] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[18]_i_1_n_0 ),
        .Q(freq_div[18]),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[1] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[1]_i_1_n_0 ),
        .Q(LED_OBUF[1]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[1]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[1]_i_1_n_0 ),
        .Q(\freq_div_reg[1]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[20] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(1'b1),
        .Q(freq_div[20]),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[2] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[2]_i_1_n_0 ),
        .Q(LED_OBUF[2]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[2]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[2]_i_1_n_0 ),
        .Q(\freq_div_reg[2]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[4] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[4]_i_1_n_0 ),
        .Q(LED_OBUF[4]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[4]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[4]_i_1_n_0 ),
        .Q(\freq_div_reg[4]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[5] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[5]_i_1_n_0 ),
        .Q(LED_OBUF[5]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[5]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[5]_i_1_n_0 ),
        .Q(\freq_div_reg[5]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[6] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[6]_i_1_n_0 ),
        .Q(LED_OBUF[6]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[6]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[6]_i_1_n_0 ),
        .Q(\freq_div_reg[6]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[7] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[7]_i_1_n_0 ),
        .Q(LED_OBUF[7]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[7]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[7]_i_1_n_0 ),
        .Q(\freq_div_reg[7]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[8] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[8]_i_1_n_0 ),
        .Q(LED_OBUF[8]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[8]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[8]_i_1_n_0 ),
        .Q(\freq_div_reg[8]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[9] 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[9]_i_1_n_0 ),
        .Q(LED_OBUF[9]),
        .R(\freq_div[20]_i_1_n_0 ));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \freq_div_reg[9]_lopt_replica 
       (.C(midi_busy_reading_BUFG),
        .CE(\freq_div[20]_i_2_n_0 ),
        .D(\freq_div[9]_i_1_n_0 ),
        .Q(\freq_div_reg[9]_lopt_replica_1 ),
        .R(\freq_div[20]_i_1_n_0 ));
  IBUF manual_clock_IBUF_inst
       (.I(manual_clock),
        .O(manual_clock_IBUF));
  midi_monitor midi_bitty
       (.CLK(clock_BUFG),
        .D(JA_IBUF),
        .E(midi_busy_reading_BUFG),
        .Q(midi_bytes),
        .midi_busy_reading(midi_busy_reading));
  BUFG midi_busy_reading_BUFG_inst
       (.I(midi_busy_reading),
        .O(midi_busy_reading_BUFG));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[0] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[0]),
        .Q(\midi_result_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[10] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[10]),
        .Q(midi_note[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[11] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[11]),
        .Q(midi_note[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[12] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[12]),
        .Q(midi_note[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[13] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[13]),
        .Q(midi_note[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[14] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[14]),
        .Q(midi_note[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[15] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[15]),
        .Q(midi_note[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[16] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[16]),
        .Q(\midi_result_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[17] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[17]),
        .Q(\midi_result_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[18] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[18]),
        .Q(\midi_result_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[19] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[19]),
        .Q(\midi_result_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[1] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[1]),
        .Q(\midi_result_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[20] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[20]),
        .Q(midi_status[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[21] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[21]),
        .Q(midi_status[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[22] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[22]),
        .Q(midi_status[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[23] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[23]),
        .Q(midi_status[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[2] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[2]),
        .Q(\midi_result_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[3] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[3]),
        .Q(\midi_result_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[4] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[4]),
        .Q(\midi_result_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[5] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[5]),
        .Q(\midi_result_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[6] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[6]),
        .Q(\midi_result_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[7] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[7]),
        .Q(\midi_result_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[8] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[8]),
        .Q(midi_note[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_result_reg[9] 
       (.C(midi_busy_reading_BUFG),
        .CE(1'b1),
        .D(midi_bytes[9]),
        .Q(midi_note[1]),
        .R(1'b0));
  BUFG q_reg_i_2
       (.I(clock_debouncer_n_0),
        .O(clk0));
  OBUF \sevenseg_OBUF[0]_inst 
       (.I(sevenseg_OBUF[0]),
        .O(sevenseg[0]));
  OBUF \sevenseg_OBUF[1]_inst 
       (.I(sevenseg_OBUF[1]),
        .O(sevenseg[1]));
  OBUF \sevenseg_OBUF[2]_inst 
       (.I(sevenseg_OBUF[2]),
        .O(sevenseg[2]));
  OBUF \sevenseg_OBUF[3]_inst 
       (.I(sevenseg_OBUF[3]),
        .O(sevenseg[3]));
  OBUF \sevenseg_OBUF[4]_inst 
       (.I(sevenseg_OBUF[4]),
        .O(sevenseg[4]));
  OBUF \sevenseg_OBUF[5]_inst 
       (.I(sevenseg_OBUF[5]),
        .O(sevenseg[5]));
  OBUF \sevenseg_OBUF[6]_inst 
       (.I(sevenseg_OBUF[6]),
        .O(sevenseg[6]));
  OBUF \sevenseg_OBUF[7]_inst 
       (.I(1'b1),
        .O(sevenseg[7]));
  sevenseg_controller sevenseg_ctrl
       (.AN_OBUF(AN_OBUF),
        .CLK(clk1khz),
        .Q(sevenseg_latch),
        .sevenseg_OBUF(sevenseg_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[0] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[0]),
        .Q(sevenseg_latch[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[10] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[10]),
        .Q(sevenseg_latch[10]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[11] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[11]),
        .Q(sevenseg_latch[11]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[12] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[12]),
        .Q(sevenseg_latch[12]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[13] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[13]),
        .Q(sevenseg_latch[13]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[14] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[14]),
        .Q(sevenseg_latch[14]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[15] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[15]),
        .Q(sevenseg_latch[15]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[16] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[16]),
        .Q(sevenseg_latch[16]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[17] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[17]),
        .Q(sevenseg_latch[17]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[18] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[18]),
        .Q(sevenseg_latch[18]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[19] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[19]),
        .Q(sevenseg_latch[19]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[1] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[1]),
        .Q(sevenseg_latch[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[20] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[20]),
        .Q(sevenseg_latch[20]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[21] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[21]),
        .Q(sevenseg_latch[21]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[22] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[22]),
        .Q(sevenseg_latch[22]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[23] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[23]),
        .Q(sevenseg_latch[23]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[24] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[24]),
        .Q(sevenseg_latch[24]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[25] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[25]),
        .Q(sevenseg_latch[25]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[26] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[26]),
        .Q(sevenseg_latch[26]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[27] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[27]),
        .Q(sevenseg_latch[27]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[28] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[28]),
        .Q(sevenseg_latch[28]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[29] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[29]),
        .Q(sevenseg_latch[29]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[2] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[2]),
        .Q(sevenseg_latch[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[30] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[30]),
        .Q(sevenseg_latch[30]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[31] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[31]),
        .Q(sevenseg_latch[31]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[3] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[3]),
        .Q(sevenseg_latch[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[4] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[4]),
        .Q(sevenseg_latch[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[5] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[5]),
        .Q(sevenseg_latch[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[6] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[6]),
        .Q(sevenseg_latch[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[7] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[7]),
        .Q(sevenseg_latch[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[8] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[8]),
        .Q(sevenseg_latch[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sevenseg_latch_reg[9] 
       (.C(clock_BUFG),
        .CE(sevenseg_writeEnable),
        .CLR(reset),
        .D(sevenseg_data[9]),
        .Q(sevenseg_latch[9]));
  xorshift xorshift_rng
       (.CLK(clock_BUFG),
        .E(next_rng),
        .rand(rng_result));
endmodule

module alu
   (q_reg,
    operation,
    div_pulsed,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P,
    q_reg_C_3,
    q_reg_0,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_P_2,
    q_reg_C_12,
    q_reg_P_3,
    q_reg_C_13,
    q_reg_P_4,
    q_reg_C_14,
    q_reg_P_5,
    q_reg_P_6,
    q_reg_P_7,
    q_reg_P_8,
    q_reg_C_15,
    q_reg_P_9,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_P_10,
    q_reg_C_19,
    q_reg_1,
    q_reg_C_20,
    q_reg_P_11,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_P_12,
    q_reg_C_28,
    q_reg_C_29,
    q_reg_C_30,
    q_reg_P_13,
    q_reg_P_14,
    q_reg_C_31,
    md_result,
    CLK,
    ctrl_div,
    XAby,
    alu_inB,
    q_reg_P_15,
    q_reg_C_32,
    q_reg_P_16,
    q_reg_C_33,
    q_reg_P_17,
    q_reg_C_34,
    q_reg_P_18,
    q_reg_C_35,
    q_reg_P_19,
    q_reg_C_36,
    q_reg_P_20,
    q_reg_C_37,
    q_reg_P_21,
    q_reg_C_38,
    q_reg_P_22,
    q_reg_C_39,
    q_reg_P_23,
    q_reg_C_40,
    q_reg_P_24,
    q_reg_C_41,
    q_reg_P_25,
    q_reg_C_42,
    q_reg_P_26,
    q_reg_C_43,
    q_reg_P_27,
    q_reg_C_44,
    q_reg_P_28,
    q_reg_C_45,
    q_reg_P_29,
    q_reg_C_46,
    q_reg_P_30,
    q_reg_C_47,
    q_reg_P_31,
    q_reg_C_48,
    q_reg_P_32,
    q_reg_C_49,
    q_reg_P_33,
    q_reg_C_50,
    q_reg_P_34,
    q_reg_C_51,
    q_reg_P_35,
    q_reg_C_52,
    q_reg_P_36,
    q_reg_C_53,
    q_reg_P_37,
    q_reg_C_54,
    q_reg_P_38,
    q_reg_C_55,
    q_reg_P_39,
    q_reg_C_56,
    q_reg_P_40,
    q_reg_C_57,
    q_reg_P_41,
    q_reg_C_58,
    q_reg_P_42,
    q_reg_C_59,
    q_reg_P_43,
    q_reg_C_60,
    q_reg_P_44,
    q_reg_C_61,
    q_reg_P_45,
    q_reg_C_62,
    q_reg_P_46,
    q_reg_P_47,
    q_reg_C_63,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    ALUop);
  output q_reg;
  output operation;
  output div_pulsed;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P;
  output q_reg_C_3;
  output [1:0]q_reg_0;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_P_2;
  output q_reg_C_12;
  output q_reg_P_3;
  output q_reg_C_13;
  output q_reg_P_4;
  output q_reg_C_14;
  output q_reg_P_5;
  output q_reg_P_6;
  output q_reg_P_7;
  output q_reg_P_8;
  output q_reg_C_15;
  output q_reg_P_9;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_P_10;
  output q_reg_C_19;
  output q_reg_1;
  output q_reg_C_20;
  output q_reg_P_11;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_P_12;
  output q_reg_C_28;
  output q_reg_C_29;
  output q_reg_C_30;
  output q_reg_P_13;
  output q_reg_P_14;
  output q_reg_C_31;
  output [10:0]md_result;
  input CLK;
  input ctrl_div;
  input [31:0]XAby;
  input [31:0]alu_inB;
  input q_reg_P_15;
  input q_reg_C_32;
  input q_reg_P_16;
  input q_reg_C_33;
  input q_reg_P_17;
  input q_reg_C_34;
  input q_reg_P_18;
  input q_reg_C_35;
  input q_reg_P_19;
  input q_reg_C_36;
  input q_reg_P_20;
  input q_reg_C_37;
  input q_reg_P_21;
  input q_reg_C_38;
  input q_reg_P_22;
  input q_reg_C_39;
  input q_reg_P_23;
  input q_reg_C_40;
  input q_reg_P_24;
  input q_reg_C_41;
  input q_reg_P_25;
  input q_reg_C_42;
  input q_reg_P_26;
  input q_reg_C_43;
  input q_reg_P_27;
  input q_reg_C_44;
  input q_reg_P_28;
  input q_reg_C_45;
  input q_reg_P_29;
  input q_reg_C_46;
  input q_reg_P_30;
  input q_reg_C_47;
  input q_reg_P_31;
  input q_reg_C_48;
  input q_reg_P_32;
  input q_reg_C_49;
  input q_reg_P_33;
  input q_reg_C_50;
  input q_reg_P_34;
  input q_reg_C_51;
  input q_reg_P_35;
  input q_reg_C_52;
  input q_reg_P_36;
  input q_reg_C_53;
  input q_reg_P_37;
  input q_reg_C_54;
  input q_reg_P_38;
  input q_reg_C_55;
  input q_reg_P_39;
  input q_reg_C_56;
  input q_reg_P_40;
  input q_reg_C_57;
  input q_reg_P_41;
  input q_reg_C_58;
  input q_reg_P_42;
  input q_reg_C_59;
  input q_reg_P_43;
  input q_reg_C_60;
  input q_reg_P_44;
  input q_reg_C_61;
  input q_reg_P_45;
  input q_reg_C_62;
  input q_reg_P_46;
  input q_reg_P_47;
  input q_reg_C_63;
  input q_reg_2;
  input [1:0]q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [1:0]ALUop;

  wire [1:0]ALUop;
  wire CLK;
  wire [31:0]XAby;
  wire [31:0]alu_inB;
  wire ctrl_div;
  wire d0;
  wire div_pulsed;
  wire [10:0]md_result;
  wire operation;
  wire q_reg;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [1:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_59;
  wire q_reg_C_6;
  wire q_reg_C_60;
  wire q_reg_C_61;
  wire q_reg_C_62;
  wire q_reg_C_63;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_P;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_10;
  wire q_reg_P_11;
  wire q_reg_P_12;
  wire q_reg_P_13;
  wire q_reg_P_14;
  wire q_reg_P_15;
  wire q_reg_P_16;
  wire q_reg_P_17;
  wire q_reg_P_18;
  wire q_reg_P_19;
  wire q_reg_P_2;
  wire q_reg_P_20;
  wire q_reg_P_21;
  wire q_reg_P_22;
  wire q_reg_P_23;
  wire q_reg_P_24;
  wire q_reg_P_25;
  wire q_reg_P_26;
  wire q_reg_P_27;
  wire q_reg_P_28;
  wire q_reg_P_29;
  wire q_reg_P_3;
  wire q_reg_P_30;
  wire q_reg_P_31;
  wire q_reg_P_32;
  wire q_reg_P_33;
  wire q_reg_P_34;
  wire q_reg_P_35;
  wire q_reg_P_36;
  wire q_reg_P_37;
  wire q_reg_P_38;
  wire q_reg_P_39;
  wire q_reg_P_4;
  wire q_reg_P_40;
  wire q_reg_P_41;
  wire q_reg_P_42;
  wire q_reg_P_43;
  wire q_reg_P_44;
  wire q_reg_P_45;
  wire q_reg_P_46;
  wire q_reg_P_47;
  wire q_reg_P_5;
  wire q_reg_P_6;
  wire q_reg_P_7;
  wire q_reg_P_8;
  wire q_reg_P_9;

  dffe_ref_262 div_pulse_latch
       (.CLK(CLK),
        .d0(d0),
        .div_pulsed(div_pulsed));
  multdiv multdiv
       (.ALUop(ALUop),
        .CLK(CLK),
        .XAby(XAby),
        .alu_inB(alu_inB),
        .ctrl_div(ctrl_div),
        .d0(d0),
        .md_result(md_result),
        .q_reg(q_reg),
        .q_reg_0(operation),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_2),
        .q_reg_4(q_reg_3),
        .q_reg_5(q_reg_4),
        .q_reg_6(q_reg_5),
        .q_reg_C(q_reg_C),
        .q_reg_C_0(q_reg_C_0),
        .q_reg_C_1(q_reg_C_1),
        .q_reg_C_10(q_reg_C_10),
        .q_reg_C_11(q_reg_C_11),
        .q_reg_C_12(q_reg_C_12),
        .q_reg_C_13(q_reg_C_13),
        .q_reg_C_14(q_reg_C_14),
        .q_reg_C_15(q_reg_C_15),
        .q_reg_C_16(q_reg_C_16),
        .q_reg_C_17(q_reg_C_17),
        .q_reg_C_18(q_reg_C_18),
        .q_reg_C_19(q_reg_C_19),
        .q_reg_C_2(q_reg_C_2),
        .q_reg_C_20(q_reg_C_20),
        .q_reg_C_21(q_reg_C_21),
        .q_reg_C_22(q_reg_C_22),
        .q_reg_C_23(q_reg_C_23),
        .q_reg_C_24(q_reg_C_24),
        .q_reg_C_25(q_reg_C_25),
        .q_reg_C_26(q_reg_C_26),
        .q_reg_C_27(q_reg_C_27),
        .q_reg_C_28(q_reg_C_28),
        .q_reg_C_29(q_reg_C_29),
        .q_reg_C_3(q_reg_C_3),
        .q_reg_C_30(q_reg_C_30),
        .q_reg_C_31(q_reg_C_31),
        .q_reg_C_32(q_reg_C_32),
        .q_reg_C_33(q_reg_C_33),
        .q_reg_C_34(q_reg_C_34),
        .q_reg_C_35(q_reg_C_35),
        .q_reg_C_36(q_reg_C_36),
        .q_reg_C_37(q_reg_C_37),
        .q_reg_C_38(q_reg_C_38),
        .q_reg_C_39(q_reg_C_39),
        .q_reg_C_4(q_reg_C_4),
        .q_reg_C_40(q_reg_C_40),
        .q_reg_C_41(q_reg_C_41),
        .q_reg_C_42(q_reg_C_42),
        .q_reg_C_43(q_reg_C_43),
        .q_reg_C_44(q_reg_C_44),
        .q_reg_C_45(q_reg_C_45),
        .q_reg_C_46(q_reg_C_46),
        .q_reg_C_47(q_reg_C_47),
        .q_reg_C_48(q_reg_C_48),
        .q_reg_C_49(q_reg_C_49),
        .q_reg_C_5(q_reg_C_5),
        .q_reg_C_50(q_reg_C_50),
        .q_reg_C_51(q_reg_C_51),
        .q_reg_C_52(q_reg_C_52),
        .q_reg_C_53(q_reg_C_53),
        .q_reg_C_54(q_reg_C_54),
        .q_reg_C_55(q_reg_C_55),
        .q_reg_C_56(q_reg_C_56),
        .q_reg_C_57(q_reg_C_57),
        .q_reg_C_58(q_reg_C_58),
        .q_reg_C_59(q_reg_C_59),
        .q_reg_C_6(q_reg_C_6),
        .q_reg_C_60(q_reg_C_60),
        .q_reg_C_61(q_reg_C_61),
        .q_reg_C_62(q_reg_C_62),
        .q_reg_C_63(q_reg_C_63),
        .q_reg_C_7(q_reg_C_7),
        .q_reg_C_8(q_reg_C_8),
        .q_reg_C_9(q_reg_C_9),
        .q_reg_P(q_reg_P),
        .q_reg_P_0(q_reg_P_0),
        .q_reg_P_1(q_reg_P_1),
        .q_reg_P_10(q_reg_P_10),
        .q_reg_P_11(q_reg_P_11),
        .q_reg_P_12(q_reg_P_12),
        .q_reg_P_13(q_reg_P_13),
        .q_reg_P_14(q_reg_P_14),
        .q_reg_P_15(q_reg_P_15),
        .q_reg_P_16(q_reg_P_16),
        .q_reg_P_17(q_reg_P_17),
        .q_reg_P_18(q_reg_P_18),
        .q_reg_P_19(q_reg_P_19),
        .q_reg_P_2(q_reg_P_2),
        .q_reg_P_20(q_reg_P_20),
        .q_reg_P_21(q_reg_P_21),
        .q_reg_P_22(q_reg_P_22),
        .q_reg_P_23(q_reg_P_23),
        .q_reg_P_24(q_reg_P_24),
        .q_reg_P_25(q_reg_P_25),
        .q_reg_P_26(q_reg_P_26),
        .q_reg_P_27(q_reg_P_27),
        .q_reg_P_28(q_reg_P_28),
        .q_reg_P_29(q_reg_P_29),
        .q_reg_P_3(q_reg_P_3),
        .q_reg_P_30(q_reg_P_30),
        .q_reg_P_31(q_reg_P_31),
        .q_reg_P_32(q_reg_P_32),
        .q_reg_P_33(q_reg_P_33),
        .q_reg_P_34(q_reg_P_34),
        .q_reg_P_35(q_reg_P_35),
        .q_reg_P_36(q_reg_P_36),
        .q_reg_P_37(q_reg_P_37),
        .q_reg_P_38(q_reg_P_38),
        .q_reg_P_39(q_reg_P_39),
        .q_reg_P_4(q_reg_P_4),
        .q_reg_P_40(q_reg_P_40),
        .q_reg_P_41(q_reg_P_41),
        .q_reg_P_42(q_reg_P_42),
        .q_reg_P_43(q_reg_P_43),
        .q_reg_P_44(q_reg_P_44),
        .q_reg_P_45(q_reg_P_45),
        .q_reg_P_46(q_reg_P_46),
        .q_reg_P_47(q_reg_P_47),
        .q_reg_P_5(q_reg_P_5),
        .q_reg_P_6(q_reg_P_6),
        .q_reg_P_7(q_reg_P_7),
        .q_reg_P_8(q_reg_P_8),
        .q_reg_P_9(q_reg_P_9));
endmodule

module counter
   (mult_ready,
    CLK);
  output mult_ready;
  input CLK;

  wire CLK;
  wire \genblk2[0].tff_n_1 ;
  wire \genblk2[0].tff_n_2 ;
  wire \genblk2[1].tff_n_1 ;
  wire \genblk2[2].tff_n_0 ;
  wire mult_ready;
  wire [1:0]p_0_in;

  dffe_ref_264 \genblk2[0].tff 
       (.CLK(CLK),
        .p_0_in(p_0_in[0]),
        .q_reg_0(\genblk2[0].tff_n_1 ),
        .q_reg_1(\genblk2[0].tff_n_2 ),
        .q_reg_2(p_0_in[1]),
        .q_reg_3(\genblk2[2].tff_n_0 ));
  dffe_ref_265 \genblk2[1].tff 
       (.CLK(CLK),
        .mult_ready(mult_ready),
        .p_0_in(p_0_in[0]),
        .q_reg_0(p_0_in[1]),
        .q_reg_1(\genblk2[1].tff_n_1 ),
        .q_reg_2(\genblk2[0].tff_n_2 ),
        .q_reg_3(\genblk2[2].tff_n_0 ));
  dffe_ref_266 \genblk2[2].tff 
       (.CLK(CLK),
        .q_reg_0(\genblk2[2].tff_n_0 ),
        .q_reg_1(\genblk2[0].tff_n_1 ));
  dffe_ref_267 \genblk2[3].tff 
       (.CLK(CLK),
        .mult_ready(mult_ready),
        .q_reg_0(\genblk2[1].tff_n_1 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module counter_268
   (writeEnable0,
    CLK,
    ctrl_div);
  output writeEnable0;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire \genblk2[0].tff_n_1 ;
  wire \genblk2[1].tff_n_1 ;
  wire \genblk2[1].tff_n_2 ;
  wire \genblk2[2].tff_n_0 ;
  wire \genblk2[2].tff_n_1 ;
  wire \genblk2[2].tff_n_2 ;
  wire \genblk2[3].tff_n_0 ;
  wire \genblk2[4].tff_n_0 ;
  wire [1:0]p_0_in__0;
  wire writeEnable0;

  dffe_ref_303 \genblk2[0].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .p_0_in__0(p_0_in__0[0]),
        .q_reg_0(\genblk2[0].tff_n_1 ),
        .q_reg_1(p_0_in__0[1]));
  dffe_ref_304 \genblk2[1].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .p_0_in__0(p_0_in__0[0]),
        .q_reg_0(p_0_in__0[1]),
        .q_reg_1(\genblk2[1].tff_n_1 ),
        .q_reg_2(\genblk2[1].tff_n_2 ),
        .q_reg_3(\genblk2[0].tff_n_1 ),
        .q_reg_4(\genblk2[2].tff_n_0 ),
        .q_reg_5(\genblk2[3].tff_n_0 ));
  dffe_ref_305 \genblk2[2].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .p_0_in__0(p_0_in__0),
        .q_reg_0(\genblk2[2].tff_n_0 ),
        .q_reg_1(\genblk2[2].tff_n_1 ),
        .q_reg_2(\genblk2[2].tff_n_2 ),
        .q_reg_3(\genblk2[1].tff_n_1 ),
        .q_reg_4(\genblk2[3].tff_n_0 ),
        .q_reg_5(\genblk2[4].tff_n_0 ),
        .writeEnable0(writeEnable0));
  dffe_ref_306 \genblk2[3].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(\genblk2[3].tff_n_0 ),
        .q_reg_1(\genblk2[1].tff_n_2 ));
  dffe_ref_307 \genblk2[4].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(\genblk2[4].tff_n_0 ),
        .q_reg_1(\genblk2[2].tff_n_1 ));
  dffe_ref_308 \genblk2[5].tff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_inv_0(\genblk2[2].tff_n_2 ),
        .writeEnable0(writeEnable0));
endmodule

module debouncer
   (dblatch_reg_0,
    clock,
    manual_clock_IBUF,
    clock50mhz,
    SW_IBUF);
  output dblatch_reg_0;
  output clock;
  input manual_clock_IBUF;
  input clock50mhz;
  input [1:0]SW_IBUF;

  wire [1:0]SW_IBUF;
  wire clock;
  wire clock50mhz;
  wire dblatch;
  wire dblatch_i_2_n_0;
  wire dblatch_i_3_n_0;
  wire dblatch_i_4_n_0;
  wire dblatch_reg_0;
  wire \debounce_timer[0]_i_1_n_0 ;
  wire \debounce_timer[0]_i_2_n_0 ;
  wire \debounce_timer[0]_i_4_n_0 ;
  wire \debounce_timer[0]_i_5_n_0 ;
  wire [16:0]debounce_timer_reg;
  wire \debounce_timer_reg[0]_i_3_n_0 ;
  wire \debounce_timer_reg[0]_i_3_n_4 ;
  wire \debounce_timer_reg[0]_i_3_n_5 ;
  wire \debounce_timer_reg[0]_i_3_n_6 ;
  wire \debounce_timer_reg[0]_i_3_n_7 ;
  wire \debounce_timer_reg[12]_i_1_n_0 ;
  wire \debounce_timer_reg[12]_i_1_n_4 ;
  wire \debounce_timer_reg[12]_i_1_n_5 ;
  wire \debounce_timer_reg[12]_i_1_n_6 ;
  wire \debounce_timer_reg[12]_i_1_n_7 ;
  wire \debounce_timer_reg[16]_i_1_n_7 ;
  wire \debounce_timer_reg[4]_i_1_n_0 ;
  wire \debounce_timer_reg[4]_i_1_n_4 ;
  wire \debounce_timer_reg[4]_i_1_n_5 ;
  wire \debounce_timer_reg[4]_i_1_n_6 ;
  wire \debounce_timer_reg[4]_i_1_n_7 ;
  wire \debounce_timer_reg[8]_i_1_n_0 ;
  wire \debounce_timer_reg[8]_i_1_n_4 ;
  wire \debounce_timer_reg[8]_i_1_n_5 ;
  wire \debounce_timer_reg[8]_i_1_n_6 ;
  wire \debounce_timer_reg[8]_i_1_n_7 ;
  wire debounced_man_clock;
  wire manual_clock_IBUF;
  wire [2:0]\NLW_debounce_timer_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_timer_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_timer_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_debounce_timer_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_timer_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_timer_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hABA8)) 
    clock_BUFG_inst_i_1
       (.I0(debounced_man_clock),
        .I1(SW_IBUF[0]),
        .I2(SW_IBUF[1]),
        .I3(clock50mhz),
        .O(clock));
  LUT5 #(
    .INIT(32'h80000000)) 
    dblatch_i_1
       (.I0(dblatch_i_2_n_0),
        .I1(dblatch_i_3_n_0),
        .I2(debounce_timer_reg[15]),
        .I3(debounce_timer_reg[16]),
        .I4(dblatch_i_4_n_0),
        .O(dblatch));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    dblatch_i_2
       (.I0(debounce_timer_reg[5]),
        .I1(debounce_timer_reg[6]),
        .I2(debounce_timer_reg[3]),
        .I3(debounce_timer_reg[4]),
        .I4(debounce_timer_reg[8]),
        .I5(debounce_timer_reg[7]),
        .O(dblatch_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    dblatch_i_3
       (.I0(debounce_timer_reg[9]),
        .I1(debounce_timer_reg[10]),
        .I2(\debounce_timer[0]_i_1_n_0 ),
        .I3(debounce_timer_reg[0]),
        .I4(debounce_timer_reg[1]),
        .I5(debounce_timer_reg[2]),
        .O(dblatch_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    dblatch_i_4
       (.I0(debounce_timer_reg[12]),
        .I1(debounce_timer_reg[11]),
        .I2(debounce_timer_reg[14]),
        .I3(debounce_timer_reg[13]),
        .O(dblatch_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dblatch_reg
       (.C(clock50mhz),
        .CE(dblatch),
        .D(manual_clock_IBUF),
        .Q(debounced_man_clock),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_timer[0]_i_1 
       (.I0(debounced_man_clock),
        .I1(manual_clock_IBUF),
        .O(\debounce_timer[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \debounce_timer[0]_i_2 
       (.I0(debounce_timer_reg[16]),
        .I1(dblatch_i_4_n_0),
        .I2(\debounce_timer[0]_i_4_n_0 ),
        .I3(debounce_timer_reg[15]),
        .O(\debounce_timer[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0155FFFFFFFFFFFF)) 
    \debounce_timer[0]_i_4 
       (.I0(debounce_timer_reg[8]),
        .I1(debounce_timer_reg[6]),
        .I2(debounce_timer_reg[5]),
        .I3(debounce_timer_reg[7]),
        .I4(debounce_timer_reg[10]),
        .I5(debounce_timer_reg[9]),
        .O(\debounce_timer[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \debounce_timer[0]_i_5 
       (.I0(debounce_timer_reg[0]),
        .O(\debounce_timer[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[0] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[0]_i_3_n_7 ),
        .Q(debounce_timer_reg[0]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \debounce_timer_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\debounce_timer_reg[0]_i_3_n_0 ,\NLW_debounce_timer_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\debounce_timer_reg[0]_i_3_n_4 ,\debounce_timer_reg[0]_i_3_n_5 ,\debounce_timer_reg[0]_i_3_n_6 ,\debounce_timer_reg[0]_i_3_n_7 }),
        .S({debounce_timer_reg[3:1],\debounce_timer[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[10] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[8]_i_1_n_5 ),
        .Q(debounce_timer_reg[10]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[11] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[8]_i_1_n_4 ),
        .Q(debounce_timer_reg[11]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[12] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[12]_i_1_n_7 ),
        .Q(debounce_timer_reg[12]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \debounce_timer_reg[12]_i_1 
       (.CI(\debounce_timer_reg[8]_i_1_n_0 ),
        .CO({\debounce_timer_reg[12]_i_1_n_0 ,\NLW_debounce_timer_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_timer_reg[12]_i_1_n_4 ,\debounce_timer_reg[12]_i_1_n_5 ,\debounce_timer_reg[12]_i_1_n_6 ,\debounce_timer_reg[12]_i_1_n_7 }),
        .S(debounce_timer_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[13] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[12]_i_1_n_6 ),
        .Q(debounce_timer_reg[13]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[14] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[12]_i_1_n_5 ),
        .Q(debounce_timer_reg[14]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[15] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[12]_i_1_n_4 ),
        .Q(debounce_timer_reg[15]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[16] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[16]_i_1_n_7 ),
        .Q(debounce_timer_reg[16]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \debounce_timer_reg[16]_i_1 
       (.CI(\debounce_timer_reg[12]_i_1_n_0 ),
        .CO(\NLW_debounce_timer_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_timer_reg[16]_i_1_O_UNCONNECTED [3:1],\debounce_timer_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,debounce_timer_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[1] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[0]_i_3_n_6 ),
        .Q(debounce_timer_reg[1]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[2] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[0]_i_3_n_5 ),
        .Q(debounce_timer_reg[2]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[3] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[0]_i_3_n_4 ),
        .Q(debounce_timer_reg[3]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[4] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[4]_i_1_n_7 ),
        .Q(debounce_timer_reg[4]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \debounce_timer_reg[4]_i_1 
       (.CI(\debounce_timer_reg[0]_i_3_n_0 ),
        .CO({\debounce_timer_reg[4]_i_1_n_0 ,\NLW_debounce_timer_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_timer_reg[4]_i_1_n_4 ,\debounce_timer_reg[4]_i_1_n_5 ,\debounce_timer_reg[4]_i_1_n_6 ,\debounce_timer_reg[4]_i_1_n_7 }),
        .S(debounce_timer_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[5] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[4]_i_1_n_6 ),
        .Q(debounce_timer_reg[5]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[6] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[4]_i_1_n_5 ),
        .Q(debounce_timer_reg[6]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[7] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[4]_i_1_n_4 ),
        .Q(debounce_timer_reg[7]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[8] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[8]_i_1_n_7 ),
        .Q(debounce_timer_reg[8]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \debounce_timer_reg[8]_i_1 
       (.CI(\debounce_timer_reg[4]_i_1_n_0 ),
        .CO({\debounce_timer_reg[8]_i_1_n_0 ,\NLW_debounce_timer_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_timer_reg[8]_i_1_n_4 ,\debounce_timer_reg[8]_i_1_n_5 ,\debounce_timer_reg[8]_i_1_n_6 ,\debounce_timer_reg[8]_i_1_n_7 }),
        .S(debounce_timer_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \debounce_timer_reg[9] 
       (.C(clock50mhz),
        .CE(\debounce_timer[0]_i_2_n_0 ),
        .D(\debounce_timer_reg[8]_i_1_n_6 ),
        .Q(debounce_timer_reg[9]),
        .R(\debounce_timer[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    q_i_4__42
       (.I0(debounced_man_clock),
        .I1(SW_IBUF[0]),
        .I2(SW_IBUF[1]),
        .I3(clock50mhz),
        .O(dblatch_reg_0));
endmodule

module dffe_init
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    rqIn,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_3,
    q_i_3__83,
    q_i_3__83_0,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_P_0;
  output [0:0]rqIn;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_2;
  input writeEnable0;
  input q_reg_P_2;
  input CLK;
  input q_reg_C_3;
  input q_i_3__83;
  input q_i_3__83_0;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire [0:0]p_0_in;
  wire q_i_3__83;
  wire q_i_3__83_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__29
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_4),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__8
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__29
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__18
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__83),
        .I4(q_reg_P_0),
        .I5(q_i_3__83_0),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__2
       (.I0(XAby[0]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_309
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_i_3__30,
    q_i_3__30_0,
    q_i_3__30_1,
    q_reg_LDC_i_8,
    ctrl_div,
    XAby,
    q_reg_C_5);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_i_3__30;
  input q_i_3__30_0;
  input q_i_3__30_1;
  input q_reg_LDC_i_8;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_5;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__30;
  wire q_i_3__30_0;
  wire q_i_3__30_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_LDC_i_8;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__8
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_5),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__8
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__17
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__30),
        .I4(q_i_3__30_0),
        .I5(q_i_3__30_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hF7F7F7D5D5D5F7D5)) 
    q_reg_LDC_i_11
       (.I0(q_reg_LDC_i_8),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_2));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__1
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_310
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    rqIn,
    q_reg_P_0,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_4,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_5,
    q_reg_C_6,
    ctrl_div,
    XAby,
    q_i_3__35,
    q_i_3__35_0,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output [0:0]rqIn;
  output q_reg_P_0;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_4;
  input writeEnable0;
  input [0:0]q_reg_P_2;
  input CLK;
  input q_reg_C_5;
  input q_reg_C_6;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_3__35;
  input q_i_3__35_0;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__35;
  wire q_i_3__35_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__9
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__9
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__16
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__35),
        .I4(q_reg_C_3),
        .I5(q_i_3__35_0),
        .O(q_reg_C_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_4),
        .D(q_reg_C_5),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_4),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__17
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_3));
  LUT6 #(
    .INIT(64'h0808082A2A2A082A)) 
    q_reg_LDC_i_5__4
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_7
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_311
   (q_reg_C_0,
    q_reg,
    q_reg_P_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_4,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_5,
    q_reg_C_6,
    ctrl_div,
    XAby,
    p_0_in,
    q_reg_C_7,
    q_i_3__37,
    q_i_3__37_0,
    q_reg_LDC_i_6__2,
    q_reg_LDC_i_6__2_0,
    q_reg_LDC_i_6__2_1,
    q_reg_C_8);
  output q_reg_C_0;
  output q_reg;
  output q_reg_P_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output [0:0]q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_4;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_5;
  input q_reg_C_6;
  input ctrl_div;
  input [2:0]XAby;
  input [0:0]p_0_in;
  input q_reg_C_7;
  input q_i_3__37;
  input q_i_3__37_0;
  input q_reg_LDC_i_6__2;
  input q_reg_LDC_i_6__2_0;
  input q_reg_LDC_i_6__2_1;
  input q_reg_C_8;

  wire CLK;
  wire [2:0]XAby;
  wire ctrl_div;
  wire [0:0]p_0_in;
  wire q_i_3__37;
  wire q_i_3__37_0;
  wire q_reg;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_LDC_i_6__2;
  wire q_reg_LDC_i_6__2_0;
  wire q_reg_LDC_i_6__2_1;
  wire q_reg_LDC_i_6__3_n_0;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire [0:0]q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__10
       (.I0(q_reg_P_1),
        .I1(writeEnable0),
        .I2(q_reg_C_8),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__10
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__15
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__37),
        .I4(q_reg_C_3),
        .I5(q_i_3__37_0),
        .O(q_reg_C_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_4),
        .D(q_reg_C_5),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_4),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h44B44BBB)) 
    q_reg_LDC_i_3__13
       (.I0(q_reg_P_0),
        .I1(q_reg_C_6),
        .I2(ctrl_div),
        .I3(XAby[2]),
        .I4(p_0_in),
        .O(q_reg));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__16
       (.I0(q_reg_C_7),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    q_reg_LDC_i_5__15
       (.I0(q_reg_LDC_i_6__3_n_0),
        .I1(q_reg_LDC_i_6__2),
        .I2(q_reg_LDC_i_6__2_0),
        .I3(q_reg_LDC_i_6__2_1),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h0808082A2A2A082A)) 
    q_reg_LDC_i_5__3
       (.I0(q_reg_C_7),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__3
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_LDC_i_6__3_n_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_312
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_1,
    q_reg_C_2,
    rqIn,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_3,
    writeEnable0,
    q_reg_P_3,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_i_3__39,
    q_i_3__39_0,
    ctrl_div,
    XAby,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]rqIn;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]q_reg_P_3;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_reg_C_6;
  input q_i_3__39;
  input q_i_3__39_0;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__39;
  wire q_i_3__39_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__11
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__11
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__14
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__39),
        .I4(q_reg_C_2),
        .I5(q_i_3__39_0),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    q_reg_LDC_i_3__14
       (.I0(q_reg_P_1),
        .I1(q_reg_C_5),
        .I2(q_reg_C_6),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__15
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_2));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__16
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_3),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_313
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_2,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_3,
    q_i_3__29,
    q_i_3__29_0,
    q_i_3__29_1,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_3;
  input q_i_3__29;
  input q_i_3__29_0;
  input q_i_3__29_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__29;
  wire q_i_3__29_0;
  wire q_i_3__29_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__12
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_4),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__12
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__13
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__29),
        .I4(q_i_3__29_0),
        .I5(q_i_3__29_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__4
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_314
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    rqIn,
    q_reg_inv,
    p_0_in,
    q_reg_P_1,
    q_reg_C_3,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_4,
    q_i_3__34,
    q_i_3__34_0,
    q_i_3__34_1,
    q_reg_LDC_i_5__2,
    ctrl_div,
    XAby,
    q_reg_C_5);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P_0;
  output [0:0]rqIn;
  output q_reg_inv;
  output [0:0]p_0_in;
  input q_reg_P_1;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]q_reg_P_2;
  input CLK;
  input q_reg_C_4;
  input q_i_3__34;
  input q_i_3__34_0;
  input q_i_3__34_1;
  input q_reg_LDC_i_5__2;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_5;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire [0:0]p_0_in;
  wire q_i_3__34;
  wire q_i_3__34_0;
  wire q_i_3__34_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_LDC_i_5__2;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__13
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_5),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__1
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__13
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__12
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__34),
        .I4(q_i_3__34_0),
        .I5(q_i_3__34_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__17
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'hFBFBFBEAEAEAFBEA)) 
    q_reg_LDC_i_6__2
       (.I0(q_reg_LDC_i_5__2),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_2));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_315
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg,
    q_reg_P_3,
    q_reg_inv,
    p_0_in,
    q_reg_P_4,
    q_reg_C_1,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_i_3__81_0,
    dvdSign,
    dvs,
    XAby,
    ctrl_div,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output [0:0]q_reg;
  output [0:0]q_reg_P_3;
  output q_reg_inv;
  output [0:0]p_0_in;
  input q_reg_P_4;
  input q_reg_C_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_2;
  input q_reg_C_3;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_reg_C_6;
  input q_reg_0;
  input q_reg_1;
  input [1:0]q_reg_2;
  input q_reg_3;
  input q_i_3__81_0;
  input dvdSign;
  input [0:0]dvs;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]p_0_in;
  wire q_i_3__81_0;
  wire q_i_4__11_n_0;
  wire [0:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire [1:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_4;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__14
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_7),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__2
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__14
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_3));
  LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
    q_i_3__81
       (.I0(q_reg_0),
        .I1(q_i_4__11_n_0),
        .I2(q_reg_1),
        .I3(q_reg_2[0]),
        .I4(q_reg_2[1]),
        .I5(q_reg_3),
        .O(q_reg));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_4__11
       (.I0(q_i_3__81_0),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_4__11_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_1),
        .D(q_reg_C_2),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_1),
        .D(1'b1),
        .G(q_reg_P_4),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    q_reg_LDC_i_3__29
       (.I0(q_reg_P_1),
        .I1(q_reg_C_3),
        .I2(q_reg_C_4),
        .I3(q_reg_C_5),
        .I4(q_reg_C_6),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_5__18
       (.I0(XAby[0]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_1));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    q_reg_LDC_i_5__25
       (.I0(q_reg_P_1),
        .I1(q_reg_C_3),
        .I2(q_reg_C_4),
        .I3(q_reg_C_5),
        .I4(q_reg_C_6),
        .O(q_reg_P_2));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_4),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_316
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg,
    rqIn,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_1,
    writeEnable0,
    q_reg_P_3,
    CLK,
    q_reg_C_2,
    q_reg_LDC_i_3__0,
    q_reg_LDC_i_3__0_0,
    q_reg_LDC_i_3__0_1,
    q_reg_LDC_i_3__0_2,
    q_reg_LDC_i_3__0_3,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_i_3__82_0,
    dvdSign,
    dvs,
    XAby,
    ctrl_div,
    q_reg_C_3);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output [0:0]q_reg;
  output [0:0]rqIn;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_1;
  input writeEnable0;
  input [0:0]q_reg_P_3;
  input CLK;
  input q_reg_C_2;
  input q_reg_LDC_i_3__0;
  input q_reg_LDC_i_3__0_0;
  input q_reg_LDC_i_3__0_1;
  input q_reg_LDC_i_3__0_2;
  input q_reg_LDC_i_3__0_3;
  input q_reg_0;
  input q_reg_1;
  input [1:0]q_reg_2;
  input q_reg_3;
  input q_i_3__82_0;
  input dvdSign;
  input [0:0]dvs;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_3;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire q_i_3__82_0;
  wire q_i_4__1_n_0;
  wire [0:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire [1:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_LDC_i_3__0;
  wire q_reg_LDC_i_3__0_0;
  wire q_reg_LDC_i_3__0_1;
  wire q_reg_LDC_i_3__0_2;
  wire q_reg_LDC_i_3__0_3;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__15
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_3),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__15
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
    q_i_3__82
       (.I0(q_reg_0),
        .I1(q_i_4__1_n_0),
        .I2(q_reg_1),
        .I3(q_reg_2[0]),
        .I4(q_reg_2[1]),
        .I5(q_reg_3),
        .O(q_reg));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_4__1
       (.I0(q_i_3__82_0),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_4__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_1),
        .D(q_reg_C_2),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_1),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    q_reg_LDC_i_5__24
       (.I0(q_reg_P_1),
        .I1(q_reg_LDC_i_3__0),
        .I2(q_reg_LDC_i_3__0_0),
        .I3(q_reg_LDC_i_3__0_1),
        .I4(q_reg_LDC_i_3__0_2),
        .I5(q_reg_LDC_i_3__0_3),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__5
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_3),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_317
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_inv,
    q_reg_P_3,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    ctrl_div,
    XAby,
    q_i_3__28,
    q_i_3__28_0,
    q_reg_LDC_i_3__11,
    q_reg_LDC_i_3__11_0,
    q_reg_LDC_i_3__11_1,
    q_reg_LDC_i_3__11_2,
    q_reg_LDC_i_3__11_3,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P_0;
  output q_reg_P_1;
  output [0:0]q_reg_P_2;
  output q_reg_inv;
  input q_reg_P_3;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_3__28;
  input q_i_3__28_0;
  input q_reg_LDC_i_3__11;
  input q_reg_LDC_i_3__11_0;
  input q_reg_LDC_i_3__11_1;
  input q_reg_LDC_i_3__11_2;
  input q_reg_LDC_i_3__11_3;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire [18:18]p_0_in;
  wire q_i_3__28;
  wire q_i_3__28_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_i_3__11;
  wire q_reg_LDC_i_3__11_0;
  wire q_reg_LDC_i_3__11_1;
  wire q_reg_LDC_i_3__11_2;
  wire q_reg_LDC_i_3__11_3;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__16
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_6),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__3
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__16
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_2));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__2
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__28),
        .I4(q_reg_C_1),
        .I5(q_i_3__28_0),
        .O(q_reg_C_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_3),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h5959596A6A6A596A)) 
    q_reg_LDC_i_3__30
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    q_reg_LDC_i_5__2
       (.I0(q_reg_P_1),
        .I1(q_reg_LDC_i_3__11),
        .I2(q_reg_LDC_i_3__11_0),
        .I3(q_reg_LDC_i_3__11_1),
        .I4(q_reg_LDC_i_3__11_2),
        .I5(q_reg_LDC_i_3__11_3),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__6
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_3),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_318
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    rqIn,
    md_result,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_3,
    dvdSign,
    dvs,
    q_reg_C_4,
    ctrl_div,
    XAby,
    q_i_3__50,
    q_i_3__50_0,
    q_reg_C_5);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_P_0;
  output [0:0]rqIn;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_2;
  input CLK;
  input q_reg_C_3;
  input dvdSign;
  input [0:0]dvs;
  input q_reg_C_4;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_3__50;
  input q_i_3__50_0;
  input q_reg_C_5;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire [19:19]p_0_in;
  wire q_i_3__50;
  wire q_i_3__50_0;
  wire q_i_7__1_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__17
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_5),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__4
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__17
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_5__13
       (.I0(q_i_3__50),
        .I1(q_i_7__1_n_0),
        .I2(q_i_3__50_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_7__1
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_7__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    q_reg_LDC_i_3__0
       (.I0(q_reg_C_4),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_7__0
       (.I0(XAby[0]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_319
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_i_3__40,
    q_i_3__40_0,
    q_i_4_0,
    ctrl_div,
    XAby,
    q_reg_C_5);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]q_reg_P_0;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_i_3__40;
  input q_i_3__40_0;
  input q_i_4_0;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_5;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire [1:1]p_0_in;
  wire q_i_3__40;
  wire q_i_3__40_0;
  wire q_i_4_0;
  wire q_i_6__2_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_5),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__40),
        .I4(q_i_6__2_n_0),
        .I5(q_i_3__40_0),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    q_i_6__2
       (.I0(q_i_4_0),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_i_6__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    q_reg_LDC_i_5__12
       (.I0(q_i_4_0),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_2));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_320
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    q_reg_P_1,
    md_result,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    ctrl_div,
    XAby,
    dvdSign,
    dvs,
    q_i_3__51,
    q_i_3__51_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P_0;
  output [0:0]q_reg_P_1;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input ctrl_div;
  input [1:0]XAby;
  input dvdSign;
  input [0:0]dvs;
  input q_i_3__51;
  input q_i_3__51_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire [20:20]p_0_in;
  wire q_i_3__51;
  wire q_i_3__51_0;
  wire q_i_6__0_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire [0:0]q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__18
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_6),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__5
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__18
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_1));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_5__15
       (.I0(q_i_3__51),
        .I1(q_i_6__0_n_0),
        .I2(q_i_3__51_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_6__0
       (.I0(q_reg_C_2),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_6__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    q_reg_LDC_i_3__11
       (.I0(q_reg_C_5),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_2));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    q_reg_LDC_i_5__1
       (.I0(q_reg_C_5),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_7__2
       (.I0(XAby[0]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_321
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_1,
    q_reg_C_2,
    rqIn,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_3,
    writeEnable0,
    q_reg_P_3,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_i_3__38,
    q_i_3__38_0,
    ctrl_div,
    XAby,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]rqIn;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]q_reg_P_3;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_reg_C_6;
  input q_i_3__38;
  input q_i_3__38_0;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__38;
  wire q_i_3__38_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__19
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__19
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__10
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__38),
        .I4(q_reg_C_2),
        .I5(q_i_3__38_0),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__10
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_2));
  LUT3 #(
    .INIT(8'h78)) 
    q_reg_LDC_i_3__9
       (.I0(q_reg_P_1),
        .I1(q_reg_C_5),
        .I2(q_reg_C_6),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__19
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_3),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_322
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_C_1,
    q_reg_P_3,
    q_reg_inv,
    q_reg_P_4,
    q_reg_C_2,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_3,
    q_reg_LDC_i_7__1,
    q_reg_LDC_i_7__1_0,
    q_reg_C_4,
    q_reg_C_5,
    q_i_3__27,
    q_i_3__27_0,
    q_i_3__27_1,
    XAby,
    ctrl_div,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output q_reg_C_1;
  output [0:0]q_reg_P_3;
  output q_reg_inv;
  input q_reg_P_4;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_3;
  input q_reg_LDC_i_7__1;
  input q_reg_LDC_i_7__1_0;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_i_3__27;
  input q_i_3__27_0;
  input q_i_3__27_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__27;
  wire q_i_3__27_0;
  wire q_i_3__27_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_i_7__1;
  wire q_reg_LDC_i_7__1_0;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_4;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__20
       (.I0(q_reg_P_3),
        .I1(writeEnable0),
        .I2(q_reg_C_6),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__20
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_3));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__9
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__27),
        .I4(q_i_3__27_0),
        .I5(q_i_3__27_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_4),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    q_reg_LDC_i_3__8
       (.I0(q_reg_P_0),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .O(q_reg_P_2));
  LUT3 #(
    .INIT(8'hDF)) 
    q_reg_LDC_i_5__26
       (.I0(q_reg_P_1),
        .I1(q_reg_LDC_i_7__1),
        .I2(q_reg_LDC_i_7__1_0),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__7
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_4),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_323
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_C_1,
    q_reg_P_1,
    q_reg_P_2,
    rqIn,
    q_reg_P_3,
    md_result,
    q_reg_inv,
    q_reg_P_4,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_5,
    CLK,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_LDC_i_3__2,
    q_reg_LDC_i_3__5,
    q_reg_LDC_i_3__5_0,
    q_reg_LDC_i_3__5_1,
    q_reg_LDC_i_3__5_2,
    q_reg_LDC_i_3__5_3,
    q_i_3__19_0,
    dvdSign,
    dvs,
    q_reg_LDC_i_5__0_0,
    ctrl_div,
    XAby,
    q_i_2__55,
    q_i_2__55_0,
    q_reg_C_9);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_C_1;
  output q_reg_P_1;
  output q_reg_P_2;
  output [0:0]rqIn;
  output q_reg_P_3;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_4;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_5;
  input CLK;
  input q_reg_C_3;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_reg_C_6;
  input q_reg_C_7;
  input q_reg_C_8;
  input q_reg_LDC_i_3__2;
  input q_reg_LDC_i_3__5;
  input q_reg_LDC_i_3__5_0;
  input q_reg_LDC_i_3__5_1;
  input q_reg_LDC_i_3__5_2;
  input q_reg_LDC_i_3__5_3;
  input q_i_3__19_0;
  input dvdSign;
  input [0:0]dvs;
  input q_reg_LDC_i_5__0_0;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_2__55;
  input q_i_2__55_0;
  input q_reg_C_9;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_2__55;
  wire q_i_2__55_0;
  wire q_i_3__19_0;
  wire q_i_5__1_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_LDC_i_3__2;
  wire q_reg_LDC_i_3__5;
  wire q_reg_LDC_i_3__5_0;
  wire q_reg_LDC_i_3__5_1;
  wire q_reg_LDC_i_3__5_2;
  wire q_reg_LDC_i_3__5_3;
  wire q_reg_LDC_i_5__0_0;
  wire q_reg_LDC_i_7__1_n_0;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_4;
  wire [0:0]q_reg_P_5;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__21
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_9),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__21
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_3__19
       (.I0(q_i_2__55),
        .I1(q_i_5__1_n_0),
        .I2(q_i_2__55_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_5__1
       (.I0(q_i_3__19_0),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_5__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_4),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    q_reg_LDC_i_3__1
       (.I0(q_reg_C_1),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .I3(q_reg_C_6),
        .I4(q_reg_C_7),
        .I5(q_reg_C_8),
        .O(q_reg_P_0));
  LUT2 #(
    .INIT(4'h6)) 
    q_reg_LDC_i_3__6
       (.I0(q_reg_C_1),
        .I1(q_reg_C_8),
        .O(q_reg_P_2));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    q_reg_LDC_i_5
       (.I0(q_reg_C_1),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .I3(q_reg_LDC_i_3__2),
        .I4(q_reg_C_7),
        .I5(q_reg_C_8),
        .O(q_reg_P_1));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    q_reg_LDC_i_5__0
       (.I0(q_reg_LDC_i_7__1_n_0),
        .I1(q_reg_LDC_i_3__5),
        .I2(q_reg_LDC_i_3__5_0),
        .I3(q_reg_LDC_i_3__5_1),
        .I4(q_reg_LDC_i_3__5_2),
        .I5(q_reg_LDC_i_3__5_3),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__8
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_3));
  LUT6 #(
    .INIT(64'hFBFBFBEAEAEAFBEA)) 
    q_reg_LDC_i_7__1
       (.I0(q_reg_LDC_i_5__0_0),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_LDC_i_7__1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_5),
        .PRE(q_reg_P_4),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_324
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    md_result,
    q_reg_inv,
    q_reg_P_3,
    q_reg_C_1,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_2,
    dvdSign,
    dvs,
    XAby,
    ctrl_div,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_i_2__54,
    q_i_2__54_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output [0:0]q_reg_P_2;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_3;
  input q_reg_C_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_2;
  input dvdSign;
  input [0:0]dvs;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_3;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_i_2__54;
  input q_i_2__54_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire [24:24]p_0_in;
  wire q_i_2__54;
  wire q_i_2__54_0;
  wire q_i_5__0_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__22
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_6),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__6
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__22
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_2));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_3__20
       (.I0(q_i_2__54),
        .I1(q_i_5__0_n_0),
        .I2(q_i_2__54_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_5__0
       (.I0(q_reg_P_0),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_5__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_1),
        .D(q_reg_C_2),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_1),
        .D(1'b1),
        .G(q_reg_P_3),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h3535353535CA3535)) 
    q_reg_LDC_i_3__7
       (.I0(p_0_in),
        .I1(XAby[0]),
        .I2(ctrl_div),
        .I3(q_reg_C_3),
        .I4(q_reg_C_4),
        .I5(q_reg_C_5),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_9
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_3),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_325
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_P_3,
    q_reg_P_4,
    q_reg_P_5,
    rqIn,
    md_result,
    q_reg_inv,
    q_reg_P_6,
    q_reg_C_1,
    writeEnable0,
    q_reg_P_7,
    CLK,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_i_3__21_0,
    dvdSign,
    dvs,
    q_i_4__3,
    XAby,
    ctrl_div,
    q_i_2__53,
    q_i_2__53_0,
    q_reg_C_8);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output q_reg_P_3;
  output q_reg_P_4;
  output q_reg_P_5;
  output [0:0]rqIn;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_6;
  input q_reg_C_1;
  input writeEnable0;
  input [0:0]q_reg_P_7;
  input CLK;
  input q_reg_C_2;
  input q_reg_C_3;
  input q_reg_C_4;
  input q_reg_C_5;
  input q_reg_C_6;
  input q_reg_C_7;
  input q_i_3__21_0;
  input dvdSign;
  input [0:0]dvs;
  input q_i_4__3;
  input [1:0]XAby;
  input ctrl_div;
  input q_i_2__53;
  input q_i_2__53_0;
  input q_reg_C_8;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire [25:25]p_0_in;
  wire q_i_2__53;
  wire q_i_2__53_0;
  wire q_i_3__21_0;
  wire q_i_4__3;
  wire q_i_5_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_4;
  wire q_reg_P_5;
  wire q_reg_P_6;
  wire [0:0]q_reg_P_7;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__23
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_8),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__7
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__23
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_3__21
       (.I0(q_i_2__53),
        .I1(q_i_5_n_0),
        .I2(q_i_2__53_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_5
       (.I0(q_i_3__21_0),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_5_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    q_i_6__3
       (.I0(q_reg_P_1),
        .I1(q_reg_C_3),
        .I2(q_reg_C_7),
        .I3(q_i_4__3),
        .I4(q_reg_C_5),
        .I5(q_reg_C_4),
        .O(q_reg_P_5));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_1),
        .D(q_reg_C_2),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_1),
        .D(1'b1),
        .G(q_reg_P_6),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    q_reg_LDC_i_3__3
       (.I0(q_reg_P_1),
        .I1(q_reg_C_4),
        .I2(q_reg_C_3),
        .I3(q_reg_C_6),
        .I4(q_reg_C_5),
        .O(q_reg_P_2));
  LUT4 #(
    .INIT(16'hFB04)) 
    q_reg_LDC_i_3__4
       (.I0(q_reg_P_1),
        .I1(q_reg_C_3),
        .I2(q_reg_C_6),
        .I3(q_reg_C_4),
        .O(q_reg_P_3));
  LUT3 #(
    .INIT(8'hE1)) 
    q_reg_LDC_i_3__5
       (.I0(q_reg_P_1),
        .I1(q_reg_C_6),
        .I2(q_reg_C_3),
        .O(q_reg_P_4));
  LUT6 #(
    .INIT(64'h00004000FFFFBFFF)) 
    q_reg_LDC_i_4
       (.I0(q_reg_P_1),
        .I1(q_reg_C_3),
        .I2(q_reg_C_4),
        .I3(q_reg_C_5),
        .I4(q_reg_C_6),
        .I5(q_reg_C_7),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_6__9
       (.I0(XAby[0]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_7),
        .PRE(q_reg_P_6),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_326
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_2,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_3,
    q_i_3__26,
    q_i_3__26_0,
    q_i_3__26_1,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_3;
  input q_i_3__26;
  input q_i_3__26_0;
  input q_i_3__26_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__26;
  wire q_i_3__26_0;
  wire q_i_3__26_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__24
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_4),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__24
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    q_i_4__8
       (.I0(q_i_3__26),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_3__26_0),
        .I5(q_i_3__26_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__20
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_327
   (q_reg_C_0,
    q_reg_C_1,
    rqIn,
    q_reg_P_0,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_3,
    q_i_3__33,
    q_i_3__33_0,
    q_i_3__33_1,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output [0:0]rqIn;
  output q_reg_P_0;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_2;
  input CLK;
  input q_reg_C_3;
  input q_i_3__33;
  input q_i_3__33_0;
  input q_i_3__33_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__33;
  wire q_i_3__33_0;
  wire q_i_3__33_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__25
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_4),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__25
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    q_i_4__7
       (.I0(q_i_3__33),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_3__33_0),
        .I5(q_i_3__33_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__21
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_328
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_2,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_3,
    q_i_3__36,
    q_i_3__36_0,
    q_i_3__36_1,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_3;
  input q_i_3__36;
  input q_i_3__36_0;
  input q_i_3__36_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__36;
  wire q_i_3__36_0;
  wire q_i_3__36_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__26
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_4),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__26
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    q_i_4__6
       (.I0(q_i_3__36),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_3__36_0),
        .I5(q_i_3__36_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__22
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_329
   (q_reg_C_0,
    q_reg_C_1,
    rqIn,
    q_reg_P_0,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_2,
    CLK,
    q_reg_C_3,
    q_i_3__66,
    q_i_3__66_0,
    q_i_3__66_1,
    XAby,
    ctrl_div,
    q_reg_C_4);
  output q_reg_C_0;
  output q_reg_C_1;
  output [0:0]rqIn;
  output q_reg_P_0;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_2;
  input CLK;
  input q_reg_C_3;
  input q_i_3__66;
  input q_i_3__66_0;
  input q_i_3__66_1;
  input [1:0]XAby;
  input ctrl_div;
  input q_reg_C_4;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__66;
  wire q_i_3__66_0;
  wire q_i_3__66_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__27
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_4),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__27
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h000000005555FC0C)) 
    q_i_4__5
       (.I0(q_i_3__66),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_3__66_0),
        .I5(q_i_3__66_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__23
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_2),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_330
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    rqIn,
    q_reg_inv,
    q_reg_P_0,
    q_reg_C_4,
    writeEnable0,
    q_reg_P_1,
    CLK,
    q_reg_C_5,
    q_reg_C_6,
    ctrl_div,
    XAby,
    q_i_3__31,
    q_i_3__31_0,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output [0:0]rqIn;
  output q_reg_inv;
  input q_reg_P_0;
  input q_reg_C_4;
  input writeEnable0;
  input [0:0]q_reg_P_1;
  input CLK;
  input q_reg_C_5;
  input q_reg_C_6;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_3__31;
  input q_i_3__31_0;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire [2:2]p_0_in;
  wire q_i_3__31;
  wire q_i_3__31_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire [0:0]q_reg_P_1;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_C_i_1__0
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(p_0_in),
        .I3(writeEnable0),
        .I4(q_reg_C_7),
        .O(q_reg_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_2__0
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_P_i_1__0
       (.I0(XAby[1]),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q_i_4__0
       (.I0(q_reg_C_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_P_n_0),
        .I3(q_i_3__31),
        .I4(q_reg_C_1),
        .I5(q_i_3__31_0),
        .O(q_reg_C_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_4),
        .D(q_reg_C_5),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_4),
        .D(1'b1),
        .G(q_reg_P_0),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hAAAAA9595555A959)) 
    q_reg_LDC_i_3__25
       (.I0(q_reg_C_6),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    q_reg_LDC_i_5__11
       (.I0(q_reg_C_6),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(ctrl_div),
        .I5(XAby[0]),
        .O(q_reg_C_3));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_1),
        .PRE(q_reg_P_0),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_331
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_4,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_5,
    q_i_3__25,
    q_i_3__25_0,
    q_reg_C_6,
    ctrl_div,
    XAby,
    q_reg_LDC_i_3__1,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_4;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_5;
  input q_i_3__25;
  input q_i_3__25_0;
  input q_reg_C_6;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_LDC_i_3__1;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_3__25;
  wire q_i_3__25_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_i_3__1;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__28
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    q_P_i_1__28
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[1]),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    q_i_4__4
       (.I0(q_reg_C_2),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_3__25),
        .I5(q_i_3__25_0),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_i_8
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_4),
        .D(q_reg_C_5),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_4),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__2
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_2));
  LUT6 #(
    .INIT(64'h0808082A2A2A082A)) 
    q_reg_LDC_i_4__1
       (.I0(q_reg_LDC_i_3__1),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_3));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_332
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    rqIn,
    q_reg,
    q_reg_P_2,
    q_reg_C_1,
    writeEnable0,
    q_reg_P_3,
    CLK,
    q_reg_C_2,
    q_i_5__68,
    q_i_5__68_0,
    q_i_5__68_1,
    q_i_5__68_2,
    XAby,
    ctrl_div,
    dvs__0,
    dvs,
    q_i_2__22);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output [0:0]rqIn;
  output q_reg;
  input q_reg_P_2;
  input q_reg_C_1;
  input writeEnable0;
  input [0:0]q_reg_P_3;
  input CLK;
  input q_reg_C_2;
  input q_i_5__68;
  input q_i_5__68_0;
  input q_i_5__68_1;
  input q_i_5__68_2;
  input [0:0]XAby;
  input ctrl_div;
  input [0:0]dvs__0;
  input [0:0]dvs;
  input q_i_2__22;

  wire CLK;
  wire [0:0]XAby;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire q_i_2__22;
  wire q_i_5__68;
  wire q_i_5__68_0;
  wire q_i_5__68_1;
  wire q_i_5__68_2;
  wire q_i_7__3_n_0;
  wire q_reg;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire [0:0]q_reg_P_3;
  wire q_reg_P_n_0;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'h0000656A)) 
    q_i_1
       (.I0(dvs__0),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_2__30
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .O(q_reg_P_1));
  LUT6 #(
    .INIT(64'hF0FFF00099999999)) 
    q_i_3__5
       (.I0(dvs),
        .I1(q_i_2__22),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .I5(dvs__0),
        .O(q_reg));
  LUT6 #(
    .INIT(64'h00000000E1E1FF00)) 
    q_i_4__3
       (.I0(q_i_5__68),
        .I1(q_i_5__68_0),
        .I2(q_i_7__3_n_0),
        .I3(q_reg_P_1),
        .I4(q_i_5__68_1),
        .I5(q_i_5__68_2),
        .O(q_reg_P_0));
  LUT5 #(
    .INIT(32'h47444777)) 
    q_i_7__3
       (.I0(XAby),
        .I1(ctrl_div),
        .I2(q_reg_P_n_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_C_0),
        .O(q_i_7__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_1),
        .D(q_reg_C_2),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_1),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_3),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_333
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    dvs,
    q_reg_2,
    dvs__0,
    q_reg_3);
  output [0:0]q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input [0:0]dvs;
  input q_reg_2;
  input [1:0]dvs__0;
  input q_reg_3;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4114D77D553C553C)) 
    q_i_2__1
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_2),
        .I3(dvs__0[1]),
        .I4(q_reg_3),
        .I5(dvs__0[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_334
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    writeEnable0,
    q_reg_5,
    CLK,
    ctrl_div,
    q_reg_6,
    dvs__0,
    q_reg_7,
    dvs,
    q_reg_8,
    q_reg_9,
    q_i_2__21,
    q_reg_10,
    q_reg_11);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input writeEnable0;
  input [0:0]q_reg_5;
  input CLK;
  input ctrl_div;
  input q_reg_6;
  input [4:0]dvs__0;
  input q_reg_7;
  input [0:0]dvs;
  input q_reg_8;
  input q_reg_9;
  input [2:0]q_i_2__21;
  input q_reg_10;
  input q_reg_11;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [4:0]dvs__0;
  wire [2:0]q_i_2__21;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4114144114414114)) 
    q_i_1__338
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_6),
        .I3(dvs__0[1]),
        .I4(q_reg_7),
        .I5(dvs),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h70F7F770F77070F7)) 
    q_i_2__2
       (.I0(q_reg_3),
        .I1(q_reg_8),
        .I2(q_reg_9),
        .I3(dvs__0[4]),
        .I4(q_reg_7),
        .I5(dvs),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h1435145C357D5C7D)) 
    q_i_2__22
       (.I0(q_reg_0),
        .I1(q_reg_10),
        .I2(dvs__0[1]),
        .I3(q_reg_11),
        .I4(dvs__0[0]),
        .I5(q_i_2__21[0]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hABBAABBAAFBFFBFA)) 
    q_i_3__4
       (.I0(q_reg_4),
        .I1(q_i_2__21[2]),
        .I2(q_reg_10),
        .I3(dvs__0[3]),
        .I4(dvs__0[2]),
        .I5(q_i_2__21[1]),
        .O(q_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_5),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_335
   (q_reg_0,
    rqIn,
    writeEnable0,
    q_reg_1,
    CLK,
    ctrl_div,
    q_reg_2,
    dvs__0,
    q_reg_3,
    dvs);
  output [0:0]q_reg_0;
  output [0:0]rqIn;
  input writeEnable0;
  input q_reg_1;
  input CLK;
  input ctrl_div;
  input q_reg_2;
  input [0:0]dvs__0;
  input q_reg_3;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__2
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(dvs__0),
        .I3(q_reg_3),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_336
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input q_reg_2;
  input [0:0]q_reg_3;
  input q_reg_4;
  input q_reg_5;

  wire CLK;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h1411441441441141)) 
    q_i_1__340
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_2),
        .I3(q_reg_3),
        .I4(q_reg_4),
        .I5(q_reg_5),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_337
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    writeEnable0,
    q_reg_6,
    CLK,
    ctrl_div,
    dvs,
    q_reg_7,
    dvs__0,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  input writeEnable0;
  input q_reg_6;
  input CLK;
  input ctrl_div;
  input [0:0]dvs;
  input q_reg_7;
  input [4:0]dvs__0;
  input q_reg_8;
  input [3:0]q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [4:0]dvs__0;
  wire q_i_4__20_n_0;
  wire q_i_5__3_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire [3:0]q_reg_9;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h000000000000FF8E)) 
    q_i_2__20
       (.I0(q_reg_4),
        .I1(q_reg_11),
        .I2(q_reg_9[2]),
        .I3(q_reg_12),
        .I4(q_reg_13),
        .I5(q_reg_14),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hF0FF80F800F000F0)) 
    q_i_2__21
       (.I0(q_reg_15),
        .I1(q_reg_16),
        .I2(q_reg_17),
        .I3(q_reg_9[1]),
        .I4(q_i_4__20_n_0),
        .I5(q_i_5__3_n_0),
        .O(q_reg_4));
  LUT5 #(
    .INIT(32'h8228EBBE)) 
    q_i_2__6
       (.I0(q_reg_2),
        .I1(dvs),
        .I2(q_reg_7),
        .I3(dvs__0[4]),
        .I4(q_reg_8),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h032B2B2BB2B230B2)) 
    q_i_2__7
       (.I0(q_reg_3),
        .I1(q_reg_9[3]),
        .I2(dvs__0[3]),
        .I3(q_reg_9[2]),
        .I4(dvs__0[2]),
        .I5(q_reg_10),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'hBAABABBA)) 
    q_i_3__0
       (.I0(q_reg_4),
        .I1(q_reg_9[2]),
        .I2(dvs__0[2]),
        .I3(q_reg_7),
        .I4(dvs),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h44111144F41F1FF4)) 
    q_i_4__20
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(dvs__0[1]),
        .I3(q_reg_7),
        .I4(dvs),
        .I5(q_reg_9[0]),
        .O(q_i_4__20_n_0));
  LUT6 #(
    .INIT(64'hC341D7FF143CFF7D)) 
    q_i_5__3
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_7),
        .I3(dvs__0[0]),
        .I4(q_reg_9[0]),
        .I5(dvs__0[1]),
        .O(q_i_5__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_6),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_338
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    q_reg_2,
    CLK,
    ctrl_div,
    q_reg_3,
    dvs__0,
    q_reg_4,
    dvs);
  output [0:0]q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]q_reg_2;
  input CLK;
  input ctrl_div;
  input q_reg_3;
  input [0:0]dvs__0;
  input q_reg_4;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__341
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_3),
        .I3(dvs__0),
        .I4(q_reg_4),
        .I5(dvs),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_339
   (q_reg_0,
    writeEnable0,
    q_reg_1,
    CLK,
    ctrl_div);
  output [0:0]q_reg_0;
  input writeEnable0;
  input q_reg_1;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire writeEnable0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_340
   (q_reg_0,
    rqIn,
    writeEnable0,
    q_reg_1,
    CLK,
    ctrl_div,
    q_reg_2,
    dvs__0,
    q_reg_3,
    dvs);
  output [0:0]q_reg_0;
  output [0:0]rqIn;
  input writeEnable0;
  input q_reg_1;
  input CLK;
  input ctrl_div;
  input q_reg_2;
  input [0:0]dvs__0;
  input q_reg_3;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__3
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(dvs__0),
        .I3(q_reg_3),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_341
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    md_result,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    ctrl_div,
    XAby,
    dvdSign,
    dvs,
    q_i_2__58,
    q_i_2__58_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]q_reg_P_0;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input ctrl_div;
  input [1:0]XAby;
  input dvdSign;
  input [0:0]dvs;
  input q_i_2__58;
  input q_i_2__58_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_2__58;
  wire q_i_2__58_0;
  wire q_i_7_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__1
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_6),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__1
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_5__14
       (.I0(q_i_2__58),
        .I1(q_i_7_n_0),
        .I2(q_i_2__58_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_7
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hAAA999A966655565)) 
    q_reg_LDC_i_3__26
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'h00022202888AAA8A)) 
    q_reg_LDC_i_5__10
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_2));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_342
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    dvs,
    q_i_5__4,
    dvs__0,
    q_i_5__4_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input [0:0]dvs;
  input q_i_5__4;
  input [1:0]dvs__0;
  input q_i_5__4_0;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_5__4;
  wire q_i_5__4_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'hC341143CD7FFFF7D)) 
    q_i_8__1
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_i_5__4),
        .I3(dvs__0[0]),
        .I4(dvs__0[1]),
        .I5(q_i_5__4_0),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_343
   (q_reg_0,
    rqIn,
    writeEnable0,
    q_reg_1,
    CLK,
    ctrl_div,
    q_reg_2,
    dvs__0,
    q_reg_3,
    dvs);
  output q_reg_0;
  output [0:0]rqIn;
  input writeEnable0;
  input q_reg_1;
  input CLK;
  input ctrl_div;
  input q_reg_2;
  input [0:0]dvs__0;
  input q_reg_3;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__4
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(dvs__0),
        .I3(q_reg_3),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_344
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    q_reg_5,
    dvs__0,
    q_reg_6,
    dvs,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input q_reg_5;
  input [3:0]dvs__0;
  input q_reg_6;
  input [0:0]dvs;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [3:0]dvs__0;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__5
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .I2(dvs__0[0]),
        .I3(q_reg_6),
        .I4(dvs),
        .I5(ctrl_div),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h002BB2002BFFFFB2)) 
    q_i_2__4
       (.I0(q_reg_3),
        .I1(q_reg_7),
        .I2(dvs__0[2]),
        .I3(dvs__0[3]),
        .I4(q_reg_8),
        .I5(q_reg_9),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h07D07FFD01401FF4)) 
    q_i_2__5
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(dvs__0[1]),
        .I3(q_reg_8),
        .I4(q_reg_10),
        .I5(q_reg_5),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h44111144F41F1FF4)) 
    q_i_4__23
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(dvs__0[1]),
        .I3(q_reg_6),
        .I4(dvs),
        .I5(q_reg_10),
        .O(q_reg_4));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_345
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    q_reg_2,
    CLK,
    ctrl_div,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6);
  output q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]q_reg_2;
  input CLK;
  input ctrl_div;
  input [0:0]q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;

  wire CLK;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h1141414444141411)) 
    q_i_1__343
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(q_reg_5),
        .I5(q_reg_6),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_346
   (q_reg_0,
    rqIn,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    dvs__0,
    q_reg_5,
    dvs,
    q_i_2__20,
    q_i_2__20_0,
    q_i_2__20_1,
    q_i_2__20_2,
    q_i_5__4_0);
  output q_reg_0;
  output [0:0]rqIn;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input [1:0]dvs__0;
  input q_reg_5;
  input [0:0]dvs;
  input q_i_2__20;
  input q_i_2__20_0;
  input q_i_2__20_1;
  input q_i_2__20_2;
  input q_i_5__4_0;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_10_n_0;
  wire q_i_2__20;
  wire q_i_2__20_0;
  wire q_i_2__20_1;
  wire q_i_2__20_2;
  wire q_i_5__4_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'hC341D7FF143CFF7D)) 
    q_i_10
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_5),
        .I3(dvs__0[0]),
        .I4(q_i_5__4_0),
        .I5(dvs__0[1]),
        .O(q_i_10_n_0));
  LUT6 #(
    .INIT(64'h44111144F41F1FF4)) 
    q_i_11
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(dvs__0[1]),
        .I3(q_reg_5),
        .I4(dvs),
        .I5(q_i_5__4_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__6
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(dvs__0[0]),
        .I3(q_reg_5),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h00F010F000F0F0F0)) 
    q_i_5__4
       (.I0(q_i_2__20),
        .I1(q_i_2__20_0),
        .I2(q_i_2__20_1),
        .I3(q_i_10_n_0),
        .I4(q_reg_2),
        .I5(q_i_2__20_2),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_347
   (q_reg_0,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div);
  output [0:0]q_reg_0;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire [0:0]rqIn;
  wire writeEnable0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_348
   (R,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    dvs__0,
    q_reg_5,
    dvs);
  output [0:0]R;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input [0:0]dvs__0;
  input q_reg_5;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4114144114414114)) 
    q_i_1__345
       (.I0(ctrl_div),
        .I1(R),
        .I2(q_reg_4),
        .I3(dvs__0),
        .I4(q_reg_5),
        .I5(dvs),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'h2882)) 
    q_i_6__4
       (.I0(R),
        .I1(dvs),
        .I2(q_reg_5),
        .I3(dvs__0),
        .O(q_reg_2));
  LUT4 #(
    .INIT(16'hBEEB)) 
    q_i_9__0
       (.I0(R),
        .I1(dvs),
        .I2(q_reg_5),
        .I3(dvs__0),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_349
   (q_reg_0,
    rqIn,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    writeEnable0,
    q_reg_6,
    CLK,
    ctrl_div,
    q_reg_7,
    dvs__0,
    q_reg_8,
    dvs,
    q_reg_9,
    q_reg_10,
    R,
    q_reg_11,
    q_reg_12,
    q_i_2__13,
    q_i_2__13_0);
  output q_reg_0;
  output [0:0]rqIn;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  input writeEnable0;
  input q_reg_6;
  input CLK;
  input ctrl_div;
  input q_reg_7;
  input [4:0]dvs__0;
  input q_reg_8;
  input [0:0]dvs;
  input q_reg_9;
  input q_reg_10;
  input [0:0]R;
  input q_reg_11;
  input q_reg_12;
  input q_i_2__13;
  input q_i_2__13_0;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [4:0]dvs__0;
  wire q_i_2__13;
  wire q_i_2__13_0;
  wire q_i_3__1_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__7
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(dvs__0[0]),
        .I3(q_reg_8),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h03174D0C17174D4D)) 
    q_i_2__10
       (.I0(q_i_3__1_n_0),
        .I1(dvs__0[1]),
        .I2(q_reg_12),
        .I3(dvs__0[0]),
        .I4(q_reg_10),
        .I5(q_reg_0),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'h000096FF)) 
    q_i_2__12
       (.I0(dvs__0[0]),
        .I1(q_reg_8),
        .I2(dvs),
        .I3(q_reg_0),
        .I4(q_i_3__1_n_0),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hFCD471F3D4C03071)) 
    q_i_2__8
       (.I0(q_reg_2),
        .I1(dvs__0[4]),
        .I2(q_reg_9),
        .I3(dvs__0[3]),
        .I4(q_reg_10),
        .I5(R),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'h8228EBBE)) 
    q_i_2__9
       (.I0(q_reg_3),
        .I1(dvs__0[2]),
        .I2(q_reg_8),
        .I3(dvs),
        .I4(q_reg_11),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h0000BEEB)) 
    q_i_3__1
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(q_reg_8),
        .I3(dvs),
        .I4(q_reg_7),
        .O(q_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0202020202000002)) 
    q_i_8__0
       (.I0(q_i_3__1_n_0),
        .I1(q_i_2__13),
        .I2(q_i_2__13_0),
        .I3(q_reg_10),
        .I4(dvs__0[1]),
        .I5(q_reg_12),
        .O(q_reg_5));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_6),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_350
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    dvs,
    q_reg_3,
    dvs__0,
    q_i_5__6,
    q_reg_4);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input [0:0]dvs;
  input q_reg_3;
  input [1:0]dvs__0;
  input q_i_5__6;
  input q_reg_4;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_5__6;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__10
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(dvs__0[0]),
        .I3(q_reg_3),
        .I4(dvs),
        .I5(ctrl_div),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h3CBE2800EBC30082)) 
    q_i_7__35
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_3),
        .I3(dvs__0[0]),
        .I4(q_i_5__6),
        .I5(dvs__0[1]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_351
   (q_reg_0,
    rqIn,
    q_reg_1,
    writeEnable0,
    q_reg_2,
    CLK,
    ctrl_div,
    q_reg_3,
    dvs__0,
    q_reg_4,
    dvs,
    q_i_2__11);
  output q_reg_0;
  output [0:0]rqIn;
  output q_reg_1;
  input writeEnable0;
  input [0:0]q_reg_2;
  input CLK;
  input ctrl_div;
  input q_reg_3;
  input [1:0]dvs__0;
  input q_reg_4;
  input [0:0]dvs;
  input [0:0]q_i_2__11;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire [0:0]q_i_2__11;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__8
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(dvs__0[1]),
        .I3(q_reg_4),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'h4F44111F111F4F44)) 
    q_i_3__14
       (.I0(q_reg_0),
        .I1(dvs__0[1]),
        .I2(q_i_2__11),
        .I3(dvs__0[0]),
        .I4(q_reg_4),
        .I5(dvs),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_352
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    rqIn,
    md_result,
    q_reg_inv,
    q_reg_P_0,
    q_reg_C_3,
    writeEnable0,
    q_reg_P_1,
    CLK,
    q_reg_C_4,
    q_reg_C_5,
    ctrl_div,
    XAby,
    dvdSign,
    dvs,
    q_i_3__53,
    q_i_3__53_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]rqIn;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_0;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]q_reg_P_1;
  input CLK;
  input q_reg_C_4;
  input q_reg_C_5;
  input ctrl_div;
  input [1:0]XAby;
  input dvdSign;
  input [0:0]dvs;
  input q_i_3__53;
  input q_i_3__53_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_3__53;
  wire q_i_3__53_0;
  wire q_i_6_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire [0:0]q_reg_P_1;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__2
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_6),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__2
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_5__16
       (.I0(q_i_3__53),
        .I1(q_i_6_n_0),
        .I2(q_i_3__53_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_6
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_0),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hAAA999A966655565)) 
    q_reg_LDC_i_3__27
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'h00022202888AAA8A)) 
    q_reg_LDC_i_5__9
       (.I0(q_reg_C_5),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_2));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_1),
        .PRE(q_reg_P_0),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_353
   (R,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    q_reg_3,
    dvs__0,
    q_reg_4,
    dvs,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_i_8__0,
    q_i_8__0_0);
  output [0:0]R;
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input q_reg_3;
  input [2:0]dvs__0;
  input q_reg_4;
  input [0:0]dvs;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_i_8__0;
  input q_i_8__0_0;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [2:0]dvs__0;
  wire q_i_8__0;
  wire q_i_8__0_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'hFFFFFFFF14141FF4)) 
    q_i_13
       (.I0(R),
        .I1(dvs__0[1]),
        .I2(q_reg_5),
        .I3(dvs__0[2]),
        .I4(q_i_8__0),
        .I5(q_i_8__0_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__9
       (.I0(R),
        .I1(q_reg_3),
        .I2(dvs__0[1]),
        .I3(q_reg_4),
        .I4(dvs),
        .I5(ctrl_div),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'h00E20082008B0082)) 
    q_i_4__27
       (.I0(R),
        .I1(dvs__0[1]),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .I5(dvs__0[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_354
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    writeEnable0,
    q_reg_5,
    CLK,
    ctrl_div,
    R,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    dvs__0,
    q_i_3__7,
    q_i_3__7_0,
    q_i_2__13,
    dvs);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input writeEnable0;
  input [0:0]q_reg_5;
  input CLK;
  input ctrl_div;
  input [0:0]R;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input [1:0]dvs__0;
  input q_i_3__7;
  input q_i_3__7_0;
  input q_i_2__13;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_2__13;
  wire q_i_3__7;
  wire q_i_3__7_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4414141111414144)) 
    q_i_1__346
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(R),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .I5(q_reg_8),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFF100000FFFFFF10)) 
    q_i_2__11
       (.I0(q_reg_9),
        .I1(q_reg_10),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(q_reg_11),
        .I5(q_reg_12),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hB0BBEEE0EEE0B0BB)) 
    q_i_4__28
       (.I0(q_reg_0),
        .I1(dvs__0[1]),
        .I2(R),
        .I3(dvs__0[0]),
        .I4(q_i_2__13),
        .I5(dvs),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hEEE8B2BBE88822B2)) 
    q_i_5__6
       (.I0(q_reg_0),
        .I1(dvs__0[1]),
        .I2(R),
        .I3(dvs__0[0]),
        .I4(q_i_3__7),
        .I5(q_i_3__7_0),
        .O(q_reg_4));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_5),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_355
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    dvs__0,
    q_reg_5,
    dvs,
    q_i_3__7);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input [1:0]dvs__0;
  input q_reg_5;
  input [0:0]dvs;
  input q_i_3__7;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_3__7;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__347
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_4),
        .I3(dvs__0[0]),
        .I4(q_reg_5),
        .I5(dvs),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hC341D7FF143CFF7D)) 
    q_i_5__5
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_5),
        .I3(dvs__0[0]),
        .I4(q_i_3__7),
        .I5(dvs__0[1]),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_356
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    writeEnable0,
    q_reg_5,
    CLK,
    ctrl_div,
    q_reg_6,
    dvs__0,
    q_reg_7,
    dvs,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_i_4__27,
    q_i_13);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input writeEnable0;
  input q_reg_5;
  input CLK;
  input ctrl_div;
  input q_reg_6;
  input [2:0]dvs__0;
  input q_reg_7;
  input [0:0]dvs;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_i_4__27;
  input [0:0]q_i_13;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [2:0]dvs__0;
  wire [0:0]q_i_13;
  wire q_i_4__27;
  wire q_i_9__1_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'hBAABABBA)) 
    q_i_11__0
       (.I0(q_reg_3),
        .I1(q_i_4__27),
        .I2(dvs__0[0]),
        .I3(q_reg_7),
        .I4(dvs),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__348
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_6),
        .I3(dvs__0[2]),
        .I4(q_reg_7),
        .I5(dvs),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
    q_i_2__13
       (.I0(q_reg_3),
        .I1(q_reg_8),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .I4(q_reg_11),
        .I5(q_i_9__1_n_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h4F44111F111F4F44)) 
    q_i_6__6
       (.I0(q_reg_0),
        .I1(dvs__0[2]),
        .I2(q_i_13),
        .I3(dvs__0[1]),
        .I4(q_reg_7),
        .I5(dvs),
        .O(q_reg_3));
  LUT4 #(
    .INIT(16'h2882)) 
    q_i_9__1
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_7),
        .I3(dvs__0[2]),
        .O(q_i_9__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_5),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_357
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    q_reg_2,
    CLK,
    ctrl_div,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    dvs__0,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_i_2__19_0,
    q_i_2__19_1,
    q_i_2__19_2,
    q_i_2__19_3,
    q_i_2__19_4);
  output q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input q_reg_2;
  input CLK;
  input ctrl_div;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [1:0]dvs__0;
  input q_reg_7;
  input [0:0]q_reg_8;
  input q_reg_9;
  input q_i_2__19_0;
  input q_i_2__19_1;
  input q_i_2__19_2;
  input q_i_2__19_3;
  input q_i_2__19_4;

  wire CLK;
  wire [22:22]R;
  wire ctrl_div;
  wire [1:0]dvs__0;
  wire q_i_2__19_0;
  wire q_i_2__19_1;
  wire q_i_2__19_2;
  wire q_i_2__19_3;
  wire q_i_2__19_4;
  wire q_i_3__7_n_0;
  wire q_i_4__24_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [0:0]q_reg_8;
  wire q_reg_9;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4444414411111411)) 
    q_i_1__349
       (.I0(ctrl_div),
        .I1(R),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(q_reg_5),
        .I5(q_reg_6),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAAAA28AAAAAA0028)) 
    q_i_2__19
       (.I0(q_i_3__7_n_0),
        .I1(dvs__0[0]),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_i_4__24_n_0),
        .I5(q_reg_9),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h6F0606066F066F06)) 
    q_i_3__7
       (.I0(dvs__0[1]),
        .I1(q_reg_7),
        .I2(R),
        .I3(q_i_2__19_0),
        .I4(q_i_2__19_1),
        .I5(q_i_2__19_2),
        .O(q_i_3__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF06FF)) 
    q_i_4__24
       (.I0(dvs__0[1]),
        .I1(q_reg_7),
        .I2(R),
        .I3(q_i_2__19_3),
        .I4(q_i_2__19_1),
        .I5(q_i_2__19_4),
        .O(q_i_4__24_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_2),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_358
   (rqIn,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    writeEnable0,
    q_reg_4,
    CLK,
    ctrl_div,
    q_reg_5,
    dvs__0,
    q_reg_6,
    dvs,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_i_2__17,
    q_i_2__16_0);
  output [0:0]rqIn;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input writeEnable0;
  input q_reg_4;
  input CLK;
  input ctrl_div;
  input q_reg_5;
  input [1:0]dvs__0;
  input q_reg_6;
  input [0:0]dvs;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_i_2__17;
  input q_i_2__16_0;

  wire CLK;
  wire [23:23]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_i_2__16_0;
  wire q_i_2__17;
  wire q_i_3__2_n_0;
  wire q_i_3__3_n_0;
  wire q_i_5__7_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__11
       (.I0(R),
        .I1(q_reg_5),
        .I2(dvs__0[0]),
        .I3(q_reg_6),
        .I4(dvs),
        .I5(ctrl_div),
        .O(rqIn));
  LUT5 #(
    .INIT(32'h8228AAAA)) 
    q_i_2__14
       (.I0(q_i_3__3_n_0),
        .I1(dvs__0[0]),
        .I2(q_reg_6),
        .I3(dvs),
        .I4(R),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAEAEFFAEAEAEFFFF)) 
    q_i_2__15
       (.I0(q_reg_7),
        .I1(q_reg_8),
        .I2(q_reg_9),
        .I3(q_i_5__7_n_0),
        .I4(q_reg_10),
        .I5(q_i_3__3_n_0),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hBAABABBA)) 
    q_i_2__16
       (.I0(q_i_3__2_n_0),
        .I1(q_reg_11),
        .I2(dvs__0[1]),
        .I3(q_reg_6),
        .I4(dvs),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0A022AA220A02AA2)) 
    q_i_3__2
       (.I0(q_i_3__3_n_0),
        .I1(R),
        .I2(q_i_2__16_0),
        .I3(dvs__0[0]),
        .I4(q_reg_11),
        .I5(dvs__0[1]),
        .O(q_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hFFFF4114)) 
    q_i_3__3
       (.I0(R),
        .I1(dvs__0[0]),
        .I2(q_reg_6),
        .I3(dvs),
        .I4(q_reg_5),
        .O(q_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBFBBFBFFB)) 
    q_i_4__19
       (.I0(q_i_3__2_n_0),
        .I1(q_i_2__17),
        .I2(dvs),
        .I3(q_reg_6),
        .I4(dvs__0[1]),
        .I5(q_reg_11),
        .O(q_reg_3));
  LUT4 #(
    .INIT(16'h2882)) 
    q_i_5__7
       (.I0(R),
        .I1(dvs),
        .I2(q_reg_6),
        .I3(dvs__0[0]),
        .O(q_i_5__7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_4),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_359
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    q_reg_3,
    dvs__0,
    q_reg_4,
    dvs);
  output q_reg_0;
  output [0:0]q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input q_reg_3;
  input [0:0]dvs__0;
  input q_reg_4;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__12
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(dvs__0),
        .I3(q_reg_4),
        .I4(dvs),
        .I5(ctrl_div),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h2882)) 
    q_i_6__8
       (.I0(q_reg_0),
        .I1(dvs),
        .I2(q_reg_4),
        .I3(dvs__0),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_360
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    dvs,
    q_reg_4,
    dvs__0,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input [0:0]q_reg_3;
  input CLK;
  input ctrl_div;
  input [0:0]dvs;
  input q_reg_4;
  input [1:0]dvs__0;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4114144114414114)) 
    q_i_1__351
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(dvs),
        .I3(q_reg_4),
        .I4(dvs__0[0]),
        .I5(q_reg_5),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h040D1F7F1070F4FD)) 
    q_i_3__15
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(q_reg_6),
        .I3(q_reg_7),
        .I4(q_reg_8),
        .I5(dvs__0[1]),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_361
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    q_i_4__19,
    q_reg_5,
    q_reg_6,
    dvs__0,
    dvs);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input [1:0]q_i_4__19;
  input q_reg_5;
  input q_reg_6;
  input [1:0]dvs__0;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire [1:0]q_i_4__19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h4144114114114414)) 
    q_i_1__352
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(q_reg_4),
        .I3(q_i_4__19[0]),
        .I4(q_reg_5),
        .I5(q_reg_6),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hB0BBEEE0EEE0B0BB)) 
    q_i_5__8
       (.I0(q_reg_0),
        .I1(dvs__0[1]),
        .I2(q_i_4__19[0]),
        .I3(dvs__0[0]),
        .I4(q_i_4__19[1]),
        .I5(dvs),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_362
   (q_reg_0,
    rqIn,
    q_reg_1,
    q_reg_2,
    writeEnable0,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    R,
    q_reg_11,
    dvs__0,
    q_i_2__15,
    dvs);
  output q_reg_0;
  output [0:0]rqIn;
  output q_reg_1;
  output q_reg_2;
  input writeEnable0;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input [0:0]R;
  input q_reg_11;
  input [1:0]dvs__0;
  input [1:0]q_i_2__15;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire [1:0]q_i_2__15;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h00000000A95556AA)) 
    q_i_1__13
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .I5(ctrl_div),
        .O(rqIn));
  LUT6 #(
    .INIT(64'hEFCC0000FFFFEFCC)) 
    q_i_2__18
       (.I0(q_reg_8),
        .I1(q_reg_2),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .I4(R),
        .I5(q_reg_11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h20F2F880F88020F2)) 
    q_i_3__8
       (.I0(q_reg_0),
        .I1(dvs__0[0]),
        .I2(q_i_2__15[0]),
        .I3(dvs__0[1]),
        .I4(q_i_2__15[1]),
        .I5(dvs),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_363
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_P_0,
    md_result,
    q_reg_inv,
    q_reg_P_1,
    q_reg_C_4,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_5,
    dvdSign,
    dvs,
    q_reg_C_6,
    ctrl_div,
    XAby,
    q_reg_LDC_i_3__20,
    q_reg_LDC_i_3__20_0,
    q_i_2__56,
    q_i_2__56_0,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output [0:0]q_reg_P_0;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_1;
  input q_reg_C_4;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_5;
  input dvdSign;
  input [0:0]dvs;
  input q_reg_C_6;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_LDC_i_3__20;
  input q_reg_LDC_i_3__20_0;
  input q_i_2__56;
  input q_i_2__56_0;
  input q_reg_C_7;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_2__56;
  wire q_i_2__56_0;
  wire q_i_7__0_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_i_3__20;
  wire q_reg_LDC_i_3__20_0;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__3
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__3
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_4__31
       (.I0(q_i_2__56),
        .I1(q_i_7__0_n_0),
        .I2(q_i_2__56_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_7__0
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_7__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_4),
        .D(q_reg_C_5),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_4),
        .D(1'b1),
        .G(q_reg_P_1),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hAAA999A966655565)) 
    q_reg_LDC_i_3
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT3 #(
    .INIT(8'h02)) 
    q_reg_LDC_i_5__7
       (.I0(q_reg_C_3),
        .I1(q_reg_LDC_i_3__20),
        .I2(q_reg_LDC_i_3__20_0),
        .O(q_reg_C_2));
  LUT6 #(
    .INIT(64'h00022202888AAA8A)) 
    q_reg_LDC_i_5__8
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_3));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_1),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_364
   (q_reg_0,
    q_reg_1,
    writeEnable0,
    rqIn,
    CLK,
    ctrl_div,
    dvs__0,
    q_i_6__5,
    dvs);
  output [0:0]q_reg_0;
  output q_reg_1;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input ctrl_div;
  input [1:0]dvs__0;
  input [1:0]q_i_6__5;
  input [0:0]dvs;

  wire CLK;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [1:0]dvs__0;
  wire [1:0]q_i_6__5;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'hB0BBEEE0EEE0B0BB)) 
    q_i_4__25
       (.I0(q_reg_0),
        .I1(dvs__0[1]),
        .I2(q_i_6__5[0]),
        .I3(dvs__0[0]),
        .I4(q_i_6__5[1]),
        .I5(dvs),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(rqIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_365
   (R,
    q_reg_0,
    writeEnable0,
    q_reg_1,
    CLK,
    ctrl_div,
    q_reg_2,
    dvs__0,
    q_reg_3,
    dvs);
  output [0:0]R;
  output q_reg_0;
  input writeEnable0;
  input q_reg_1;
  input CLK;
  input ctrl_div;
  input q_reg_2;
  input [0:0]dvs__0;
  input [0:0]q_reg_3;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [0:0]dvs__0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__350
       (.I0(ctrl_div),
        .I1(R),
        .I2(q_reg_2),
        .I3(dvs__0),
        .I4(q_reg_3),
        .I5(dvs),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_366
   (R,
    writeEnable0,
    q_reg_0,
    CLK,
    ctrl_div);
  output [0:0]R;
  input writeEnable0;
  input q_reg_0;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire [0:0]R;
  wire ctrl_div;
  wire q_reg_0;
  wire writeEnable0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_0),
        .Q(R));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_367
   (q_reg_0,
    q_reg_1,
    q_reg_inv,
    q_reg_2,
    writeEnable0,
    CLK,
    ctrl_div,
    R,
    q_reg_3,
    XAby,
    q_reg_C,
    q_i_4__22,
    q_i_4__22_0,
    dvs__0,
    dvs,
    q_i_7__4_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_inv;
  output q_reg_2;
  input writeEnable0;
  input CLK;
  input ctrl_div;
  input [1:0]R;
  input q_reg_3;
  input [0:0]XAby;
  input q_reg_C;
  input [1:0]q_i_4__22;
  input q_i_4__22_0;
  input [2:0]dvs__0;
  input [0:0]dvs;
  input q_i_7__4_0;

  wire CLK;
  wire [1:0]R;
  wire [0:0]XAby;
  wire ctrl_div;
  wire [0:0]dvs;
  wire [2:0]dvs__0;
  wire q_i_12_n_0;
  wire [1:0]q_i_4__22;
  wire q_i_4__22_0;
  wire q_i_7__4_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_C;
  wire q_reg_inv;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    q_C_i_1__30
       (.I0(XAby),
        .I1(ctrl_div),
        .I2(q_reg_1),
        .I3(writeEnable0),
        .I4(q_reg_C),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'h0000FF69)) 
    q_i_12
       (.I0(dvs__0[2]),
        .I1(q_reg_0),
        .I2(dvs),
        .I3(R[0]),
        .I4(q_i_7__4_0),
        .O(q_i_12_n_0));
  LUT4 #(
    .INIT(16'h1441)) 
    q_i_1__354
       (.I0(ctrl_div),
        .I1(q_reg_0),
        .I2(R[1]),
        .I3(q_reg_3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hA88AA88AA080080A)) 
    q_i_7__4
       (.I0(q_i_12_n_0),
        .I1(q_i_4__22[1]),
        .I2(q_i_4__22_0),
        .I3(dvs__0[1]),
        .I4(dvs__0[0]),
        .I5(q_i_4__22[0]),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(writeEnable0),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_368
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    rqIn,
    md_result,
    q_reg_inv,
    q_reg_P_3,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_4,
    CLK,
    q_reg_C_3,
    q_reg_C_4,
    ctrl_div,
    XAby,
    dvdSign,
    dvs,
    q_reg_C_5,
    q_reg_LDC_i_3__19,
    q_i_3__52,
    q_i_3__52_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output [0:0]rqIn;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_3;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_4;
  input CLK;
  input q_reg_C_3;
  input q_reg_C_4;
  input ctrl_div;
  input [1:0]XAby;
  input dvdSign;
  input [0:0]dvs;
  input q_reg_C_5;
  input q_reg_LDC_i_3__19;
  input q_i_3__52;
  input q_i_3__52_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_3__52;
  wire q_i_3__52_0;
  wire q_i_9_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_i_3__19;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_3;
  wire [0:0]q_reg_P_4;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__4
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_6),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__4
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_5__12
       (.I0(q_i_3__52),
        .I1(q_i_9_n_0),
        .I2(q_i_3__52_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_9
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_3),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hAAA999A966655565)) 
    q_reg_LDC_i_3__28
       (.I0(q_reg_C_4),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_1));
  LUT3 #(
    .INIT(8'hB4)) 
    q_reg_LDC_i_4__0
       (.I0(q_reg_P_1),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .O(q_reg_P_2));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_reg_LDC_i_5__13
       (.I0(XAby[0]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  LUT4 #(
    .INIT(16'h1000)) 
    q_reg_LDC_i_5__6
       (.I0(q_reg_P_1),
        .I1(q_reg_C_5),
        .I2(q_reg_C_4),
        .I3(q_reg_LDC_i_3__19),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_4),
        .PRE(q_reg_P_3),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_369
   (q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_inv,
    q_reg_P_2,
    q_reg_C_3,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_4,
    q_i_2__109,
    q_i_2__109_0,
    q_i_2__109_1,
    q_reg_LDC_i_8,
    ctrl_div,
    XAby,
    q_reg_C_5);
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output [0:0]q_reg_P_0;
  output q_reg_P_1;
  output q_reg_inv;
  input q_reg_P_2;
  input q_reg_C_3;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_4;
  input q_i_2__109;
  input q_i_2__109_0;
  input q_i_2__109_1;
  input q_reg_LDC_i_8;
  input ctrl_div;
  input [1:0]XAby;
  input q_reg_C_5;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire q_i_2__109;
  wire q_i_2__109_0;
  wire q_i_2__109_1;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_LDC_i_8;
  wire q_reg_LDC_n_0;
  wire [0:0]q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__5
       (.I0(q_reg_P_0),
        .I1(writeEnable0),
        .I2(q_reg_C_5),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__5
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'h000000005555FC0C)) 
    q_i_5__2
       (.I0(q_i_2__109),
        .I1(q_reg_C_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_P_n_0),
        .I4(q_i_2__109_0),
        .I5(q_i_2__109_1),
        .O(q_reg_C_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_3),
        .D(q_reg_C_4),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_3),
        .D(1'b1),
        .G(q_reg_P_2),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    q_reg_LDC_i_10
       (.I0(q_reg_LDC_i_8),
        .I1(ctrl_div),
        .I2(q_reg_C_0),
        .I3(q_reg_LDC_n_0),
        .I4(q_reg_P_n_0),
        .I5(XAby[0]),
        .O(q_reg_C_2));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_reg_LDC_i_6
       (.I0(XAby[0]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_2),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_370
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_P_3,
    q_reg_C_1,
    rqIn,
    md_result,
    q_reg_inv,
    q_reg_P_4,
    q_reg_C_2,
    writeEnable0,
    q_reg_P_5,
    CLK,
    q_reg_C_3,
    q_reg_LDC_i_3__17,
    q_reg_LDC_i_5__0,
    q_reg_LDC_i_5__0_0,
    q_reg_LDC_i_5__0_1,
    q_reg_LDC_i_5__0_2,
    q_reg_C_4,
    q_reg_C_5,
    p_0_in,
    ctrl_div,
    XAby,
    q_reg_LDC_i_3__17_0,
    q_reg_LDC_i_3__17_1,
    q_reg_LDC_i_3__17_2,
    q_reg_LDC_i_3__17_3,
    dvdSign,
    dvs,
    q_reg_C_6,
    q_i_2__57,
    q_i_2__57_0,
    q_reg_C_7);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output q_reg_P_3;
  output q_reg_C_1;
  output [0:0]rqIn;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_4;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]q_reg_P_5;
  input CLK;
  input q_reg_C_3;
  input q_reg_LDC_i_3__17;
  input q_reg_LDC_i_5__0;
  input q_reg_LDC_i_5__0_0;
  input q_reg_LDC_i_5__0_1;
  input q_reg_LDC_i_5__0_2;
  input q_reg_C_4;
  input q_reg_C_5;
  input [0:0]p_0_in;
  input ctrl_div;
  input [2:0]XAby;
  input q_reg_LDC_i_3__17_0;
  input q_reg_LDC_i_3__17_1;
  input q_reg_LDC_i_3__17_2;
  input q_reg_LDC_i_3__17_3;
  input dvdSign;
  input [0:0]dvs;
  input q_reg_C_6;
  input q_i_2__57;
  input q_i_2__57_0;
  input q_reg_C_7;

  wire CLK;
  wire [2:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire [0:0]p_0_in;
  wire q_i_2__57;
  wire q_i_2__57_0;
  wire q_i_6__1_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_LDC_i_3__17;
  wire q_reg_LDC_i_3__17_0;
  wire q_reg_LDC_i_3__17_1;
  wire q_reg_LDC_i_3__17_2;
  wire q_reg_LDC_i_3__17_3;
  wire q_reg_LDC_i_5__0;
  wire q_reg_LDC_i_5__0_0;
  wire q_reg_LDC_i_5__0_1;
  wire q_reg_LDC_i_5__0_2;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_4;
  wire [0:0]q_reg_P_5;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__6
       (.I0(rqIn),
        .I1(writeEnable0),
        .I2(q_reg_C_7),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__6
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(rqIn));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_4__29
       (.I0(q_i_2__57),
        .I1(q_i_6__1_n_0),
        .I2(q_i_2__57_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_6__1
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_6__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_4),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT6 #(
    .INIT(64'h202020DFDFDF20DF)) 
    q_reg_LDC_i_3__12
       (.I0(q_reg_P_3),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .I3(p_0_in),
        .I4(ctrl_div),
        .I5(XAby[2]),
        .O(q_reg_P_2));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__20
       (.I0(q_reg_C_6),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_1));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    q_reg_LDC_i_5__5
       (.I0(q_reg_P_1),
        .I1(q_reg_LDC_i_3__17),
        .I2(q_reg_LDC_i_3__17_0),
        .I3(q_reg_LDC_i_3__17_1),
        .I4(q_reg_LDC_i_3__17_2),
        .I5(q_reg_LDC_i_3__17_3),
        .O(q_reg_P_3));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_6__0
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    q_reg_LDC_i_8
       (.I0(q_reg_P_1),
        .I1(q_reg_LDC_i_3__17),
        .I2(q_reg_LDC_i_5__0),
        .I3(q_reg_LDC_i_5__0_0),
        .I4(q_reg_LDC_i_5__0_1),
        .I5(q_reg_LDC_i_5__0_2),
        .O(q_reg_P_0));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(q_reg_P_5),
        .PRE(q_reg_P_4),
        .Q(q_reg_P_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_init" *) 
module dffe_init_371
   (q_reg_C_0,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_1,
    q_reg_P_2,
    md_result,
    q_reg_inv,
    q_reg_P_3,
    q_reg_C_2,
    writeEnable0,
    rqIn,
    CLK,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    dvdSign,
    dvs,
    ctrl_div,
    XAby,
    q_i_3__22,
    q_i_3__22_0,
    q_reg_C_6);
  output q_reg_C_0;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_1;
  output [0:0]q_reg_P_2;
  output [0:0]md_result;
  output q_reg_inv;
  input q_reg_P_3;
  input q_reg_C_2;
  input writeEnable0;
  input [0:0]rqIn;
  input CLK;
  input q_reg_C_3;
  input q_reg_C_4;
  input q_reg_C_5;
  input dvdSign;
  input [0:0]dvs;
  input ctrl_div;
  input [1:0]XAby;
  input q_i_3__22;
  input q_i_3__22_0;
  input q_reg_C_6;

  wire CLK;
  wire [1:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [0:0]md_result;
  wire q_i_3__22;
  wire q_i_3__22_0;
  wire q_i_7__2_n_0;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_2;
  wire q_reg_C_3;
  wire q_reg_C_4;
  wire q_reg_C_5;
  wire q_reg_C_6;
  wire q_reg_LDC_n_0;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire [0:0]q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_n_0;
  wire q_reg_inv;
  wire [0:0]rqIn;
  wire writeEnable0;

  LUT3 #(
    .INIT(8'hB8)) 
    q_C_i_1__7
       (.I0(q_reg_P_2),
        .I1(writeEnable0),
        .I2(q_reg_C_6),
        .O(q_reg_inv));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    q_P_i_1__7
       (.I0(XAby[1]),
        .I1(q_reg_P_n_0),
        .I2(q_reg_LDC_n_0),
        .I3(q_reg_C_0),
        .I4(ctrl_div),
        .O(q_reg_P_2));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_4__30
       (.I0(q_i_3__22),
        .I1(q_i_7__2_n_0),
        .I2(q_i_3__22_0),
        .O(md_result));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    q_i_7__2
       (.I0(q_reg_C_1),
        .I1(dvdSign),
        .I2(dvs),
        .I3(q_reg_P_n_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_C_0),
        .O(q_i_7__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg_C
       (.C(CLK),
        .CE(1'b1),
        .CLR(q_reg_C_2),
        .D(q_reg_C_3),
        .Q(q_reg_C_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    q_reg_LDC
       (.CLR(q_reg_C_2),
        .D(1'b1),
        .G(q_reg_P_3),
        .GE(1'b1),
        .Q(q_reg_LDC_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    q_reg_LDC_i_3__18
       (.I0(q_reg_P_1),
        .I1(q_reg_C_4),
        .I2(q_reg_C_5),
        .O(q_reg_P_0));
  LUT6 #(
    .INIT(64'hA6A6A6959595A695)) 
    q_reg_LDC_i_3__19
       (.I0(q_reg_C_4),
        .I1(ctrl_div),
        .I2(XAby[0]),
        .I3(q_reg_C_0),
        .I4(q_reg_LDC_n_0),
        .I5(q_reg_P_n_0),
        .O(q_reg_C_1));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    q_reg_LDC_i_5__14
       (.I0(q_reg_P_n_0),
        .I1(q_reg_LDC_n_0),
        .I2(q_reg_C_0),
        .I3(XAby[0]),
        .I4(ctrl_div),
        .O(q_reg_P_1));
  FDPE #(
    .INIT(1'b1)) 
    q_reg_P
       (.C(CLK),
        .CE(writeEnable0),
        .D(rqIn),
        .PRE(q_reg_P_3),
        .Q(q_reg_P_n_0));
endmodule

module dffe_ref
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__131_0,
    q_i_2__131_1,
    q_i_3__122_0,
    q_i_3__122_1,
    q_i_2__163_0,
    q_i_2__163_1,
    q_i_2__163_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__131_0;
  input q_i_2__131_1;
  input q_i_3__122_0;
  input q_i_3__122_1;
  input q_i_2__163_0;
  input q_i_2__163_1;
  input q_i_2__163_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [0:0]\genblk1[31].regout ;
  wire q_i_2__131_0;
  wire q_i_2__131_1;
  wire q_i_2__163_0;
  wire q_i_2__163_1;
  wire q_i_2__163_2;
  wire q_i_3__122_0;
  wire q_i_3__122_1;
  wire q_i_3__122_n_0;
  wire q_i_3__90_n_0;
  wire q_i_5__101_n_0;
  wire q_i_5__69_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [0:0]regA;
  wire [0:0]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__64
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__96
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__131
       (.I0(q_i_3__90_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__163
       (.I0(q_i_3__122_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__122
       (.I0(q_i_5__101_n_0),
        .I1(q_i_2__163_0),
        .I2(q_i_2__163_1),
        .I3(q_i_2__163_2),
        .O(q_i_3__122_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__90
       (.I0(q_i_5__69_n_0),
        .I1(q_i_2__131_0),
        .I2(q_i_2__131_1),
        .O(q_i_3__90_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__101
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__122_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__122_1),
        .O(q_i_5__101_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__69
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__69_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_10
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__145_0,
    q_i_2__145_1,
    q_i_3__136_0,
    q_i_3__136_1,
    q_i_2__177_0,
    q_i_2__177_1,
    q_i_2__177_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__145_0;
  input q_i_2__145_1;
  input q_i_3__136_0;
  input q_i_3__136_1;
  input q_i_2__177_0;
  input q_i_2__177_1;
  input q_i_2__177_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [14:14]\genblk1[31].regout ;
  wire q_i_2__145_0;
  wire q_i_2__145_1;
  wire q_i_2__177_0;
  wire q_i_2__177_1;
  wire q_i_2__177_2;
  wire q_i_3__104_n_0;
  wire q_i_3__136_0;
  wire q_i_3__136_1;
  wire q_i_3__136_n_0;
  wire q_i_5__115_n_0;
  wire q_i_5__83_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [14:14]regA;
  wire [14:14]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__110
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__78
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__145
       (.I0(q_i_3__104_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__177
       (.I0(q_i_3__136_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__104
       (.I0(q_i_5__83_n_0),
        .I1(q_i_2__145_0),
        .I2(q_i_2__145_1),
        .O(q_i_3__104_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__136
       (.I0(q_i_5__115_n_0),
        .I1(q_i_2__177_0),
        .I2(q_i_2__177_1),
        .I3(q_i_2__177_2),
        .O(q_i_3__136_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__115
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__136_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__136_1),
        .O(q_i_5__115_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__83
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__83_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_100
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__131);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__131;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__131;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__67
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__131),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_101
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__90,
    \genblk1[15].regout ,
    q_i_3__122);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__90;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__122;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [0:0]\genblk1[17].regout ;
  wire [1:0]q_i_3__122;
  wire q_i_3__90;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__50
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__90),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__82
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__122[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__122[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_102
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__100,
    \genblk1[15].regout ,
    q_i_3__132);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__100;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__132;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [10:10]\genblk1[17].regout ;
  wire q_i_3__100;
  wire [1:0]q_i_3__132;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__60
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__100),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__92
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__132[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__132[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_103
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__101,
    \genblk1[15].regout ,
    q_i_3__133);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__101;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__133;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [11:11]\genblk1[17].regout ;
  wire q_i_3__101;
  wire [1:0]q_i_3__133;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__61
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__101),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__93
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__133[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__133[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_104
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__102,
    \genblk1[15].regout ,
    q_i_3__134);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__102;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__134;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [12:12]\genblk1[17].regout ;
  wire q_i_3__102;
  wire [1:0]q_i_3__134;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__62
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__102),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__94
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__134[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__134[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_105
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__103,
    \genblk1[15].regout ,
    q_i_3__135);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__103;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__135;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [13:13]\genblk1[17].regout ;
  wire q_i_3__103;
  wire [1:0]q_i_3__135;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__63
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__103),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__95
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__135[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__135[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_106
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__104,
    \genblk1[15].regout ,
    q_i_3__136);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__104;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__136;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [14:14]\genblk1[17].regout ;
  wire q_i_3__104;
  wire [1:0]q_i_3__136;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__64
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__104),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__96
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__136[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__136[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_107
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__105,
    \genblk1[15].regout ,
    q_i_3__137);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__105;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__137;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [15:15]\genblk1[17].regout ;
  wire q_i_3__105;
  wire [1:0]q_i_3__137;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__65
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__105),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__97
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__137[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__137[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_108
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__106,
    \genblk1[15].regout ,
    q_i_3__138);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__106;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__138;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [16:16]\genblk1[17].regout ;
  wire q_i_3__106;
  wire [1:0]q_i_3__138;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__66
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__106),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__98
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__138[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__138[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_109
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__107,
    \genblk1[15].regout ,
    q_i_3__139);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__107;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__139;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [17:17]\genblk1[17].regout ;
  wire q_i_3__107;
  wire [1:0]q_i_3__139;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__67
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__107),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__99
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__139[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__139[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_11
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__146_0,
    q_i_2__146_1,
    q_i_3__137_0,
    q_i_3__137_1,
    q_i_2__178_0,
    q_i_2__178_1,
    q_i_2__178_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__146_0;
  input q_i_2__146_1;
  input q_i_3__137_0;
  input q_i_3__137_1;
  input q_i_2__178_0;
  input q_i_2__178_1;
  input q_i_2__178_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [15:15]\genblk1[31].regout ;
  wire q_i_2__146_0;
  wire q_i_2__146_1;
  wire q_i_2__178_0;
  wire q_i_2__178_1;
  wire q_i_2__178_2;
  wire q_i_3__105_n_0;
  wire q_i_3__137_0;
  wire q_i_3__137_1;
  wire q_i_3__137_n_0;
  wire q_i_5__116_n_0;
  wire q_i_5__84_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [15:15]regA;
  wire [15:15]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__111
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__79
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__146
       (.I0(q_i_3__105_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__178
       (.I0(q_i_3__137_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__105
       (.I0(q_i_5__84_n_0),
        .I1(q_i_2__146_0),
        .I2(q_i_2__146_1),
        .O(q_i_3__105_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__137
       (.I0(q_i_5__116_n_0),
        .I1(q_i_2__178_0),
        .I2(q_i_2__178_1),
        .I3(q_i_2__178_2),
        .O(q_i_3__137_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__116
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__137_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__137_1),
        .O(q_i_5__116_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__84
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__84_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_110
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__108,
    \genblk1[15].regout ,
    q_i_3__140);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__108;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__140;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [18:18]\genblk1[17].regout ;
  wire q_i_3__108;
  wire [1:0]q_i_3__140;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__100
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__140[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__140[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__68
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__108),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_111
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__109,
    \genblk1[15].regout ,
    q_i_3__141);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__109;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__141;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [19:19]\genblk1[17].regout ;
  wire q_i_3__109;
  wire [1:0]q_i_3__141;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__101
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__141[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__141[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__69
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__109),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_112
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__91,
    \genblk1[15].regout ,
    q_i_3__123);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__91;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__123;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [1:1]\genblk1[17].regout ;
  wire [1:0]q_i_3__123;
  wire q_i_3__91;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__51
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__91),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__83
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__123[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__123[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_113
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__110,
    \genblk1[15].regout ,
    q_i_3__142);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__110;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__142;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [20:20]\genblk1[17].regout ;
  wire q_i_3__110;
  wire [1:0]q_i_3__142;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__102
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__142[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__142[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__70
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__110),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_114
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__111,
    \genblk1[15].regout ,
    q_i_3__143);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__111;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__143;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [21:21]\genblk1[17].regout ;
  wire q_i_3__111;
  wire [1:0]q_i_3__143;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__103
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__143[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__143[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__71
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__111),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_115
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__112,
    \genblk1[15].regout ,
    q_i_3__144);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__112;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__144;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [22:22]\genblk1[17].regout ;
  wire q_i_3__112;
  wire [1:0]q_i_3__144;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__104
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__144[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__144[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__72
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__112),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_116
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__113,
    \genblk1[15].regout ,
    q_i_3__145);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__113;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__145;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [23:23]\genblk1[17].regout ;
  wire q_i_3__113;
  wire [1:0]q_i_3__145;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__105
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__145[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__145[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__73
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__113),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_117
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__114,
    \genblk1[15].regout ,
    q_i_3__146);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__114;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__146;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [24:24]\genblk1[17].regout ;
  wire q_i_3__114;
  wire [1:0]q_i_3__146;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__106
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__146[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__146[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__74
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__114),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_118
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__115,
    \genblk1[15].regout ,
    q_i_3__147);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__115;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__147;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [25:25]\genblk1[17].regout ;
  wire q_i_3__115;
  wire [1:0]q_i_3__147;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__107
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__147[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__147[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__75
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__115),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_119
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__116,
    \genblk1[15].regout ,
    q_i_3__148);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__116;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__148;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [26:26]\genblk1[17].regout ;
  wire q_i_3__116;
  wire [1:0]q_i_3__148;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__108
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__148[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__148[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__76
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__116),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_12
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__147_0,
    q_i_2__147_1,
    q_i_3__138_0,
    q_i_3__138_1,
    q_i_2__179_0,
    q_i_2__179_1,
    q_i_2__179_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__147_0;
  input q_i_2__147_1;
  input q_i_3__138_0;
  input q_i_3__138_1;
  input q_i_2__179_0;
  input q_i_2__179_1;
  input q_i_2__179_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [16:16]\genblk1[31].regout ;
  wire q_i_2__147_0;
  wire q_i_2__147_1;
  wire q_i_2__179_0;
  wire q_i_2__179_1;
  wire q_i_2__179_2;
  wire q_i_3__106_n_0;
  wire q_i_3__138_0;
  wire q_i_3__138_1;
  wire q_i_3__138_n_0;
  wire q_i_5__117_n_0;
  wire q_i_5__85_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [16:16]regA;
  wire [16:16]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__112
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__80
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__147
       (.I0(q_i_3__106_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__179
       (.I0(q_i_3__138_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__106
       (.I0(q_i_5__85_n_0),
        .I1(q_i_2__147_0),
        .I2(q_i_2__147_1),
        .O(q_i_3__106_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__138
       (.I0(q_i_5__117_n_0),
        .I1(q_i_2__179_0),
        .I2(q_i_2__179_1),
        .I3(q_i_2__179_2),
        .O(q_i_3__138_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__117
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__138_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__138_1),
        .O(q_i_5__117_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__85
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__85_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_120
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__117,
    \genblk1[15].regout ,
    q_i_3__149);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__117;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__149;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [27:27]\genblk1[17].regout ;
  wire q_i_3__117;
  wire [1:0]q_i_3__149;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__109
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__149[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__149[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__77
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__117),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_121
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__118,
    \genblk1[15].regout ,
    q_i_3__150);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__118;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__150;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [28:28]\genblk1[17].regout ;
  wire q_i_3__118;
  wire [1:0]q_i_3__150;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__110
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__150[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__150[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__78
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__118),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_122
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__119,
    \genblk1[15].regout ,
    q_i_3__151);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__119;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__151;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [29:29]\genblk1[17].regout ;
  wire q_i_3__119;
  wire [1:0]q_i_3__151;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__111
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__151[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__151[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__79
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__119),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_123
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__92,
    \genblk1[15].regout ,
    q_i_3__124);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__92;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__124;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [2:2]\genblk1[17].regout ;
  wire [1:0]q_i_3__124;
  wire q_i_3__92;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__52
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__92),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__84
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__124[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__124[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_124
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__120,
    \genblk1[15].regout ,
    q_i_3__152);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__120;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__152;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [30:30]\genblk1[17].regout ;
  wire q_i_3__120;
  wire [1:0]q_i_3__152;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__112
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__152[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__152[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__80
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__120),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_125
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__121,
    \genblk1[15].regout ,
    q_i_3__153);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__121;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__153;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [31:31]\genblk1[17].regout ;
  wire q_i_3__121;
  wire [1:0]q_i_3__153;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__113
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__153[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__153[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__81
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__121),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_126
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__93,
    \genblk1[15].regout ,
    q_i_3__125);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__93;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__125;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [3:3]\genblk1[17].regout ;
  wire [1:0]q_i_3__125;
  wire q_i_3__93;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__53
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__93),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__85
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__125[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__125[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_127
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__94,
    \genblk1[15].regout ,
    q_i_3__126);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__94;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__126;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [4:4]\genblk1[17].regout ;
  wire [1:0]q_i_3__126;
  wire q_i_3__94;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__54
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__94),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__86
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__126[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__126[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_128
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__95,
    \genblk1[15].regout ,
    q_i_3__127);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__95;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__127;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [5:5]\genblk1[17].regout ;
  wire [1:0]q_i_3__127;
  wire q_i_3__95;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__55
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__95),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__87
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__127[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__127[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_129
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__96,
    \genblk1[15].regout ,
    q_i_3__128);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__96;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__128;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [6:6]\genblk1[17].regout ;
  wire [1:0]q_i_3__128;
  wire q_i_3__96;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__56
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__96),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__88
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__128[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__128[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_13
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__148_0,
    q_i_2__148_1,
    q_i_3__139_0,
    q_i_3__139_1,
    q_i_2__180_0,
    q_i_2__180_1,
    q_i_2__180_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__148_0;
  input q_i_2__148_1;
  input q_i_3__139_0;
  input q_i_3__139_1;
  input q_i_2__180_0;
  input q_i_2__180_1;
  input q_i_2__180_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [17:17]\genblk1[31].regout ;
  wire q_i_2__148_0;
  wire q_i_2__148_1;
  wire q_i_2__180_0;
  wire q_i_2__180_1;
  wire q_i_2__180_2;
  wire q_i_3__107_n_0;
  wire q_i_3__139_0;
  wire q_i_3__139_1;
  wire q_i_3__139_n_0;
  wire q_i_5__118_n_0;
  wire q_i_5__86_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [17:17]regA;
  wire [17:17]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__113
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__81
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__148
       (.I0(q_i_3__107_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__180
       (.I0(q_i_3__139_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__107
       (.I0(q_i_5__86_n_0),
        .I1(q_i_2__148_0),
        .I2(q_i_2__148_1),
        .O(q_i_3__107_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__139
       (.I0(q_i_5__118_n_0),
        .I1(q_i_2__180_0),
        .I2(q_i_2__180_1),
        .I3(q_i_2__180_2),
        .O(q_i_3__139_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__118
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__139_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__139_1),
        .O(q_i_5__118_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__86
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__86_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_130
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__97,
    \genblk1[15].regout ,
    q_i_3__129);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__97;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__129;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [7:7]\genblk1[17].regout ;
  wire [1:0]q_i_3__129;
  wire q_i_3__97;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__57
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__97),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__89
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__129[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__129[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_131
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__98,
    \genblk1[15].regout ,
    q_i_3__130);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__98;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__130;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [8:8]\genblk1[17].regout ;
  wire [1:0]q_i_3__130;
  wire q_i_3__98;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__58
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__98),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__90
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__130[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__130[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_132
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__99,
    \genblk1[15].regout ,
    q_i_3__131);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[16].regout ;
  input q_i_3__99;
  input [0:0]\genblk1[15].regout ;
  input [1:0]q_i_3__131;

  wire CLK;
  wire [0:0]\genblk1[15].regout ;
  wire [0:0]\genblk1[16].regout ;
  wire [9:9]\genblk1[17].regout ;
  wire [1:0]q_i_3__131;
  wire q_i_3__99;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_6__59
       (.I0(\genblk1[17].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__99),
        .I4(\genblk1[15].regout ),
        .I5(readRegAOneHot[0]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_6__91
       (.I0(\genblk1[17].regout ),
        .I1(q_i_3__131[1]),
        .I2(\genblk1[16].regout ),
        .I3(q_i_3__131[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[17].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_133
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_134
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_135
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_136
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_137
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_138
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_139
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_14
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__149_0,
    q_i_2__149_1,
    q_i_3__140_0,
    q_i_3__140_1,
    q_i_2__181_0,
    q_i_2__181_1,
    q_i_2__181_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__149_0;
  input q_i_2__149_1;
  input q_i_3__140_0;
  input q_i_3__140_1;
  input q_i_2__181_0;
  input q_i_2__181_1;
  input q_i_2__181_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [18:18]\genblk1[31].regout ;
  wire q_i_2__149_0;
  wire q_i_2__149_1;
  wire q_i_2__181_0;
  wire q_i_2__181_1;
  wire q_i_2__181_2;
  wire q_i_3__108_n_0;
  wire q_i_3__140_0;
  wire q_i_3__140_1;
  wire q_i_3__140_n_0;
  wire q_i_5__119_n_0;
  wire q_i_5__87_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [18:18]regA;
  wire [18:18]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__114
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__82
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__149
       (.I0(q_i_3__108_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__181
       (.I0(q_i_3__140_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__108
       (.I0(q_i_5__87_n_0),
        .I1(q_i_2__149_0),
        .I2(q_i_2__149_1),
        .O(q_i_3__108_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__140
       (.I0(q_i_5__119_n_0),
        .I1(q_i_2__181_0),
        .I2(q_i_2__181_1),
        .I3(q_i_2__181_2),
        .O(q_i_3__140_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__119
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__140_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__140_1),
        .O(q_i_5__119_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__87
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__87_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_140
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_141
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_142
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_143
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_144
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_145
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_146
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_147
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_148
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_149
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_15
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__150_0,
    q_i_2__150_1,
    q_i_3__141_0,
    q_i_3__141_1,
    q_i_2__182_0,
    q_i_2__182_1,
    q_i_2__182_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__150_0;
  input q_i_2__150_1;
  input q_i_3__141_0;
  input q_i_3__141_1;
  input q_i_2__182_0;
  input q_i_2__182_1;
  input q_i_2__182_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [19:19]\genblk1[31].regout ;
  wire q_i_2__150_0;
  wire q_i_2__150_1;
  wire q_i_2__182_0;
  wire q_i_2__182_1;
  wire q_i_2__182_2;
  wire q_i_3__109_n_0;
  wire q_i_3__141_0;
  wire q_i_3__141_1;
  wire q_i_3__141_n_0;
  wire q_i_5__120_n_0;
  wire q_i_5__88_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [19:19]regA;
  wire [19:19]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__115
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__83
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__150
       (.I0(q_i_3__109_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__182
       (.I0(q_i_3__141_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__109
       (.I0(q_i_5__88_n_0),
        .I1(q_i_2__150_0),
        .I2(q_i_2__150_1),
        .O(q_i_3__109_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__141
       (.I0(q_i_5__120_n_0),
        .I1(q_i_2__182_0),
        .I2(q_i_2__182_1),
        .I3(q_i_2__182_2),
        .O(q_i_3__141_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__120
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__141_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__141_1),
        .O(q_i_5__120_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__88
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__88_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_150
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_151
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_152
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_153
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_154
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_155
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_156
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_157
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_158
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_159
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_16
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__132_0,
    q_i_2__132_1,
    q_i_3__123_0,
    q_i_3__123_1,
    q_i_2__164_0,
    q_i_2__164_1,
    q_i_2__164_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__132_0;
  input q_i_2__132_1;
  input q_i_3__123_0;
  input q_i_3__123_1;
  input q_i_2__164_0;
  input q_i_2__164_1;
  input q_i_2__164_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [1:1]\genblk1[31].regout ;
  wire q_i_2__132_0;
  wire q_i_2__132_1;
  wire q_i_2__164_0;
  wire q_i_2__164_1;
  wire q_i_2__164_2;
  wire q_i_3__123_0;
  wire q_i_3__123_1;
  wire q_i_3__123_n_0;
  wire q_i_3__91_n_0;
  wire q_i_5__102_n_0;
  wire q_i_5__70_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [1:1]regA;
  wire [1:1]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__65
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__97
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__132
       (.I0(q_i_3__91_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__164
       (.I0(q_i_3__123_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__123
       (.I0(q_i_5__102_n_0),
        .I1(q_i_2__164_0),
        .I2(q_i_2__164_1),
        .I3(q_i_2__164_2),
        .O(q_i_3__123_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__91
       (.I0(q_i_5__70_n_0),
        .I1(q_i_2__132_0),
        .I2(q_i_2__132_1),
        .O(q_i_3__91_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__102
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__123_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__123_1),
        .O(q_i_5__102_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__70
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__70_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_160
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_161
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_162
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_163
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_164
   (\genblk1[16].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[16].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[16].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[16].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_165
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__122,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__122;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__122;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__72
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__122[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__122[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_166
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__132,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__132;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__132;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__82
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__132[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__132[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_167
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__133,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__133;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__133;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__83
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__133[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__133[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_168
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__134,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__134;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__134;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__84
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__134[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__134[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_169
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__135,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__135;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__135;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__85
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__135[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__135[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_17
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__151_0,
    q_i_2__151_1,
    q_i_3__142_0,
    q_i_3__142_1,
    q_i_2__183_0,
    q_i_2__183_1,
    q_i_2__183_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__151_0;
  input q_i_2__151_1;
  input q_i_3__142_0;
  input q_i_3__142_1;
  input q_i_2__183_0;
  input q_i_2__183_1;
  input q_i_2__183_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [20:20]\genblk1[31].regout ;
  wire q_i_2__151_0;
  wire q_i_2__151_1;
  wire q_i_2__183_0;
  wire q_i_2__183_1;
  wire q_i_2__183_2;
  wire q_i_3__110_n_0;
  wire q_i_3__142_0;
  wire q_i_3__142_1;
  wire q_i_3__142_n_0;
  wire q_i_5__121_n_0;
  wire q_i_5__89_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [20:20]regA;
  wire [20:20]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__116
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__84
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__151
       (.I0(q_i_3__110_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__183
       (.I0(q_i_3__142_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__110
       (.I0(q_i_5__89_n_0),
        .I1(q_i_2__151_0),
        .I2(q_i_2__151_1),
        .O(q_i_3__110_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__142
       (.I0(q_i_5__121_n_0),
        .I1(q_i_2__183_0),
        .I2(q_i_2__183_1),
        .I3(q_i_2__183_2),
        .O(q_i_3__142_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__121
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__142_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__142_1),
        .O(q_i_5__121_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__89
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__89_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_170
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__136,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__136;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__136;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__86
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__136[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__136[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_171
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__137,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__137;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__137;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__87
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__137[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__137[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_172
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__138,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__138;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__138;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__88
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__138[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__138[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_173
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__139,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__139;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__139;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__89
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__139[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__139[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_174
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__140,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__140;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__140;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__90
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__140[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__140[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_175
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__141,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__141;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__141;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__91
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__141[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__141[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_176
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__123,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__123;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__123;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__73
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__123[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__123[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_177
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__142,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__142;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__142;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__92
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__142[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__142[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_178
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__143,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__143;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__143;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__93
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__143[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__143[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_179
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__144,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__144;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__144;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__94
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__144[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__144[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_18
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__152_0,
    q_i_2__152_1,
    q_i_3__143_0,
    q_i_3__143_1,
    q_i_2__184_0,
    q_i_2__184_1,
    q_i_2__184_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__152_0;
  input q_i_2__152_1;
  input q_i_3__143_0;
  input q_i_3__143_1;
  input q_i_2__184_0;
  input q_i_2__184_1;
  input q_i_2__184_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [21:21]\genblk1[31].regout ;
  wire q_i_2__152_0;
  wire q_i_2__152_1;
  wire q_i_2__184_0;
  wire q_i_2__184_1;
  wire q_i_2__184_2;
  wire q_i_3__111_n_0;
  wire q_i_3__143_0;
  wire q_i_3__143_1;
  wire q_i_3__143_n_0;
  wire q_i_5__122_n_0;
  wire q_i_5__90_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [21:21]regA;
  wire [21:21]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__117
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__85
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__152
       (.I0(q_i_3__111_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__184
       (.I0(q_i_3__143_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__111
       (.I0(q_i_5__90_n_0),
        .I1(q_i_2__152_0),
        .I2(q_i_2__152_1),
        .O(q_i_3__111_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__143
       (.I0(q_i_5__122_n_0),
        .I1(q_i_2__184_0),
        .I2(q_i_2__184_1),
        .I3(q_i_2__184_2),
        .O(q_i_3__143_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__122
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__143_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__143_1),
        .O(q_i_5__122_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__90
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__90_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_180
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__145,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__145;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__145;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__95
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__145[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__145[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_181
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__146,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__146;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__146;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__96
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__146[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__146[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_182
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__147,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__147;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__147;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__97
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__147[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__147[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_183
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__148,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__148;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__148;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__98
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__148[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__148[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_184
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__149,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__149;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__149;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__99
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__149[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__149[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_185
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__150,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__150;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__150;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__100
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__150[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__150[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_186
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__151,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__151;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__151;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__101
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__151[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__151[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_187
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__124,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__124;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__124;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__74
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__124[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__124[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_188
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__152,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__152;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__152;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__102
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__152[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__152[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_189
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__153,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__153;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__153;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__103
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__153[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__153[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_19
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__153_0,
    q_i_2__153_1,
    q_i_3__144_0,
    q_i_3__144_1,
    q_i_2__185_0,
    q_i_2__185_1,
    q_i_2__185_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__153_0;
  input q_i_2__153_1;
  input q_i_3__144_0;
  input q_i_3__144_1;
  input q_i_2__185_0;
  input q_i_2__185_1;
  input q_i_2__185_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [22:22]\genblk1[31].regout ;
  wire q_i_2__153_0;
  wire q_i_2__153_1;
  wire q_i_2__185_0;
  wire q_i_2__185_1;
  wire q_i_2__185_2;
  wire q_i_3__112_n_0;
  wire q_i_3__144_0;
  wire q_i_3__144_1;
  wire q_i_3__144_n_0;
  wire q_i_5__123_n_0;
  wire q_i_5__91_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [22:22]regA;
  wire [22:22]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__118
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__86
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__153
       (.I0(q_i_3__112_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__185
       (.I0(q_i_3__144_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__112
       (.I0(q_i_5__91_n_0),
        .I1(q_i_2__153_0),
        .I2(q_i_2__153_1),
        .O(q_i_3__112_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__144
       (.I0(q_i_5__123_n_0),
        .I1(q_i_2__185_0),
        .I2(q_i_2__185_1),
        .I3(q_i_2__185_2),
        .O(q_i_3__144_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__123
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__144_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__144_1),
        .O(q_i_5__123_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__91
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__91_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_190
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__125,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__125;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__125;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__75
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__125[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__125[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_191
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__126,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__126;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__126;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__76
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__126[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__126[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_192
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__127,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__127;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__127;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__77
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__127[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__127[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_193
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__128,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__128;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__128;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__78
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__128[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__128[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_194
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__129,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__129;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__129;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__79
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__129[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__129[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_195
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__130,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__130;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__130;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__80
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__130[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__130[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_196
   (\genblk1[15].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_i_3__131,
    \genblk1[14].regout );
  output [0:0]\genblk1[15].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__131;
  input [0:0]\genblk1[14].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__131;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__81
       (.I0(\genblk1[15].regout ),
        .I1(q_i_3__131[1]),
        .I2(\genblk1[14].regout ),
        .I3(q_i_3__131[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[15].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_197
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__40
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_198
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__50
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_199
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__51
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_20
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__154_0,
    q_i_2__154_1,
    q_i_3__145_0,
    q_i_3__145_1,
    q_i_2__186_0,
    q_i_2__186_1,
    q_i_2__186_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__154_0;
  input q_i_2__154_1;
  input q_i_3__145_0;
  input q_i_3__145_1;
  input q_i_2__186_0;
  input q_i_2__186_1;
  input q_i_2__186_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [23:23]\genblk1[31].regout ;
  wire q_i_2__154_0;
  wire q_i_2__154_1;
  wire q_i_2__186_0;
  wire q_i_2__186_1;
  wire q_i_2__186_2;
  wire q_i_3__113_n_0;
  wire q_i_3__145_0;
  wire q_i_3__145_1;
  wire q_i_3__145_n_0;
  wire q_i_5__124_n_0;
  wire q_i_5__92_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [23:23]regA;
  wire [23:23]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__119
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__87
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__154
       (.I0(q_i_3__113_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__186
       (.I0(q_i_3__145_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__113
       (.I0(q_i_5__92_n_0),
        .I1(q_i_2__154_0),
        .I2(q_i_2__154_1),
        .O(q_i_3__113_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__145
       (.I0(q_i_5__124_n_0),
        .I1(q_i_2__186_0),
        .I2(q_i_2__186_1),
        .I3(q_i_2__186_2),
        .O(q_i_3__145_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__124
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__145_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__145_1),
        .O(q_i_5__124_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__92
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__92_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_200
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__52
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_201
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__53
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_202
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__54
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_203
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__55
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_204
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__56
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_205
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__57
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_206
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__58
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_207
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__59
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_208
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__41
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_209
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__60
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_21
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__155_0,
    q_i_2__155_1,
    q_i_3__146_0,
    q_i_3__146_1,
    q_i_2__187_0,
    q_i_2__187_1,
    q_i_2__187_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__155_0;
  input q_i_2__155_1;
  input q_i_3__146_0;
  input q_i_3__146_1;
  input q_i_2__187_0;
  input q_i_2__187_1;
  input q_i_2__187_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [24:24]\genblk1[31].regout ;
  wire q_i_2__155_0;
  wire q_i_2__155_1;
  wire q_i_2__187_0;
  wire q_i_2__187_1;
  wire q_i_2__187_2;
  wire q_i_3__114_n_0;
  wire q_i_3__146_0;
  wire q_i_3__146_1;
  wire q_i_3__146_n_0;
  wire q_i_5__125_n_0;
  wire q_i_5__93_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [24:24]regA;
  wire [24:24]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__120
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__88
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__155
       (.I0(q_i_3__114_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__187
       (.I0(q_i_3__146_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__114
       (.I0(q_i_5__93_n_0),
        .I1(q_i_2__155_0),
        .I2(q_i_2__155_1),
        .O(q_i_3__114_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__146
       (.I0(q_i_5__125_n_0),
        .I1(q_i_2__187_0),
        .I2(q_i_2__187_1),
        .I3(q_i_2__187_2),
        .O(q_i_3__146_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__125
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__146_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__146_1),
        .O(q_i_5__125_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__93
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__93_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_210
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__61
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_211
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__62
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_212
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__63
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_213
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__64
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_214
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__65
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_215
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__66
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_216
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__67
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_217
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__68
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_218
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__69
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_219
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__42
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_22
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__156_0,
    q_i_2__156_1,
    q_i_3__147_0,
    q_i_3__147_1,
    q_i_2__188_0,
    q_i_2__188_1,
    q_i_2__188_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__156_0;
  input q_i_2__156_1;
  input q_i_3__147_0;
  input q_i_3__147_1;
  input q_i_2__188_0;
  input q_i_2__188_1;
  input q_i_2__188_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [25:25]\genblk1[31].regout ;
  wire q_i_2__156_0;
  wire q_i_2__156_1;
  wire q_i_2__188_0;
  wire q_i_2__188_1;
  wire q_i_2__188_2;
  wire q_i_3__115_n_0;
  wire q_i_3__147_0;
  wire q_i_3__147_1;
  wire q_i_3__147_n_0;
  wire q_i_5__126_n_0;
  wire q_i_5__94_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [25:25]regA;
  wire [25:25]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__121
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__89
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__156
       (.I0(q_i_3__115_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__188
       (.I0(q_i_3__147_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__115
       (.I0(q_i_5__94_n_0),
        .I1(q_i_2__156_0),
        .I2(q_i_2__156_1),
        .O(q_i_3__115_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__147
       (.I0(q_i_5__126_n_0),
        .I1(q_i_2__188_0),
        .I2(q_i_2__188_1),
        .I3(q_i_2__188_2),
        .O(q_i_3__147_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__126
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__147_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__147_1),
        .O(q_i_5__126_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__94
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__94_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_220
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__70
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_221
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__71
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_222
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__43
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_223
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__44
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_224
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__45
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_225
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__46
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_226
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__47
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_227
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__48
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_228
   (\genblk1[14].regout ,
    q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [0:0]\genblk1[14].regout ;
  output q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[1].regout ;

  wire CLK;
  wire [0:0]\genblk1[14].regout ;
  wire [0:0]\genblk1[1].regout ;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  LUT4 #(
    .INIT(16'hF888)) 
    q_i_7__49
       (.I0(\genblk1[14].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[1].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[14].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_23
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__157_0,
    q_i_2__157_1,
    q_i_3__148_0,
    q_i_3__148_1,
    q_i_2__189_0,
    q_i_2__189_1,
    q_i_2__189_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__157_0;
  input q_i_2__157_1;
  input q_i_3__148_0;
  input q_i_3__148_1;
  input q_i_2__189_0;
  input q_i_2__189_1;
  input q_i_2__189_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [26:26]\genblk1[31].regout ;
  wire q_i_2__157_0;
  wire q_i_2__157_1;
  wire q_i_2__189_0;
  wire q_i_2__189_1;
  wire q_i_2__189_2;
  wire q_i_3__116_n_0;
  wire q_i_3__148_0;
  wire q_i_3__148_1;
  wire q_i_3__148_n_0;
  wire q_i_5__127_n_0;
  wire q_i_5__95_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [26:26]regA;
  wire [26:26]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__122
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__90
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__157
       (.I0(q_i_3__116_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__189
       (.I0(q_i_3__148_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__116
       (.I0(q_i_5__95_n_0),
        .I1(q_i_2__157_0),
        .I2(q_i_2__157_1),
        .O(q_i_3__116_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__148
       (.I0(q_i_5__127_n_0),
        .I1(q_i_2__189_0),
        .I2(q_i_2__189_1),
        .I3(q_i_2__189_2),
        .O(q_i_3__148_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__127
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__148_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__148_1),
        .O(q_i_5__127_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__95
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__95_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_230
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_i_5__38);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_i_5__38;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_5__38;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT2 #(
    .INIT(4'h6)) 
    q_i_11__10
       (.I0(q_reg_0),
        .I1(q_i_5__38),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__157
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_231
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_i_5__46,
    q_i_5__46_0,
    q_i_5__46_1,
    q_i_5__46_2,
    q_i_5__46_3);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_i_5__46;
  input q_i_5__46_0;
  input q_i_5__46_1;
  input q_i_5__46_2;
  input q_i_5__46_3;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_5__46;
  wire q_i_5__46_0;
  wire q_i_5__46_1;
  wire q_i_5__46_2;
  wire q_i_5__46_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__167
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    q_i_3__60
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .I3(q_reg_9),
        .I4(q_reg_10),
        .I5(q_reg_11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q_i_7__26
       (.I0(q_reg_0),
        .I1(q_i_5__46),
        .I2(q_i_5__46_0),
        .I3(q_i_5__46_1),
        .I4(q_i_5__46_2),
        .I5(q_i_5__46_3),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_232
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__168
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT4 #(
    .INIT(16'h5595)) 
    q_i_2__114
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_233
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__169
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h55559555)) 
    q_i_3__74
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_234
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__170
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    q_i_3__62
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .I5(q_reg_10),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_235
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__171
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT2 #(
    .INIT(4'h9)) 
    q_i_3__80
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_236
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__172
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT3 #(
    .INIT(8'hA6)) 
    q_i_3__79
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_237
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__173
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT2 #(
    .INIT(4'h9)) 
    q_i_3__73
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_238
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__174
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    q_i_3__75
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_239
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__175
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    q_i_3__78
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .I3(q_reg_9),
        .I4(q_reg_10),
        .I5(q_reg_11),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    q_i_6__45
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .I3(q_reg_9),
        .I4(q_reg_10),
        .I5(q_reg_11),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_24
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__158_0,
    q_i_2__158_1,
    q_i_3__149_0,
    q_i_3__149_1,
    q_i_2__190_0,
    q_i_2__190_1,
    q_i_2__190_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__158_0;
  input q_i_2__158_1;
  input q_i_3__149_0;
  input q_i_3__149_1;
  input q_i_2__190_0;
  input q_i_2__190_1;
  input q_i_2__190_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [27:27]\genblk1[31].regout ;
  wire q_i_2__158_0;
  wire q_i_2__158_1;
  wire q_i_2__190_0;
  wire q_i_2__190_1;
  wire q_i_2__190_2;
  wire q_i_3__117_n_0;
  wire q_i_3__149_0;
  wire q_i_3__149_1;
  wire q_i_3__149_n_0;
  wire q_i_5__128_n_0;
  wire q_i_5__96_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [27:27]regA;
  wire [27:27]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__123
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__91
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__158
       (.I0(q_i_3__117_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__190
       (.I0(q_i_3__149_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__117
       (.I0(q_i_5__96_n_0),
        .I1(q_i_2__158_0),
        .I2(q_i_2__158_1),
        .O(q_i_3__117_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__149
       (.I0(q_i_5__128_n_0),
        .I1(q_i_2__190_0),
        .I2(q_i_2__190_1),
        .I3(q_i_2__190_2),
        .O(q_i_3__149_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__128
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__149_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__149_1),
        .O(q_i_5__128_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__96
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__96_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_240
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_i_3__89,
    q_i_3__89_0,
    q_i_3__89_1,
    q_i_3__89_2,
    q_i_3__89_3,
    q_reg_7);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_i_3__89;
  input q_i_3__89_0;
  input q_i_3__89_1;
  input q_i_3__89_2;
  input q_i_3__89_3;
  input q_reg_7;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_3__89;
  wire q_i_3__89_0;
  wire q_i_3__89_1;
  wire q_i_3__89_2;
  wire q_i_3__89_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__176
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT2 #(
    .INIT(4'h9)) 
    q_i_3__77
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q_i_6__47
       (.I0(q_reg_0),
        .I1(q_i_3__89),
        .I2(q_i_3__89_0),
        .I3(q_i_3__89_1),
        .I4(q_i_3__89_2),
        .I5(q_i_3__89_3),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_241
   (q_reg_0,
    FDIRin,
    q_reg_1,
    d,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output [0:0]FDIRin;
  input q_reg_1;
  input d;
  input CLK;
  input q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]FDIRin;
  wire d;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__158
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .O(FDIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(q_reg_2),
        .D(d),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_242
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__177
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT3 #(
    .INIT(8'h95)) 
    q_i_3__76
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_243
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__178
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q_i_2__77
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_244
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__179
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q_i_3__64
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_245
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__180
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    q_i_3__63
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .I5(q_reg_10),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_246
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    CLK,
    q_reg_3,
    q_reg_4);
  output q_reg_0;
  output [0:0]FDIRin;
  input q_reg_1;
  input q_reg_2;
  input CLK;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__181
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .O(FDIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(q_reg_3),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_247
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_i_2__36);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_i_2__36;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_2__36;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__182
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_5__45
       (.I0(q_reg_0),
        .I1(q_i_2__36),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_248
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input [0:0]q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_1__325_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__183
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    q_i_1__325
       (.I0(q_reg_9),
        .I1(q_reg_10),
        .I2(q_reg_0),
        .I3(q_reg_7),
        .I4(q_reg_8),
        .O(q_i_1__325_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q_i_2__112
       (.I0(q_reg_0),
        .I1(q_reg_11),
        .I2(q_reg_12),
        .I3(q_reg_13),
        .I4(q_reg_14),
        .I5(q_reg_7),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_4__49
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q_i_5__65
       (.I0(q_reg_0),
        .I1(q_reg_11),
        .I2(q_reg_13),
        .I3(q_reg_14),
        .I4(q_reg_7),
        .O(q_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_4),
        .CLR(q_reg_5),
        .D(q_i_1__325_n_0),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_249
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__184
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q_i_3__57
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_25
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__159_0,
    q_i_2__159_1,
    q_i_3__150_0,
    q_i_3__150_1,
    q_i_2__191_0,
    q_i_2__191_1,
    q_i_2__191_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__159_0;
  input q_i_2__159_1;
  input q_i_3__150_0;
  input q_i_3__150_1;
  input q_i_2__191_0;
  input q_i_2__191_1;
  input q_i_2__191_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [28:28]\genblk1[31].regout ;
  wire q_i_2__159_0;
  wire q_i_2__159_1;
  wire q_i_2__191_0;
  wire q_i_2__191_1;
  wire q_i_2__191_2;
  wire q_i_3__118_n_0;
  wire q_i_3__150_0;
  wire q_i_3__150_1;
  wire q_i_3__150_n_0;
  wire q_i_5__129_n_0;
  wire q_i_5__97_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [28:28]regA;
  wire [28:28]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__124
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__92
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__159
       (.I0(q_i_3__118_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__191
       (.I0(q_i_3__150_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__118
       (.I0(q_i_5__97_n_0),
        .I1(q_i_2__159_0),
        .I2(q_i_2__159_1),
        .O(q_i_3__118_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__150
       (.I0(q_i_5__129_n_0),
        .I1(q_i_2__191_0),
        .I2(q_i_2__191_1),
        .I3(q_i_2__191_2),
        .O(q_i_3__150_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__129
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__150_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__150_1),
        .O(q_i_5__129_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__97
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__97_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_250
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__185
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q_i_3__58
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_251
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__186
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    q_i_2__113
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .I5(q_reg_10),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_252
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_i_3__60,
    q_i_3__60_0,
    q_i_3__60_1,
    q_i_3__60_2,
    q_i_3__60_3,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_i_3__60;
  input q_i_3__60_0;
  input q_i_3__60_1;
  input q_i_3__60_2;
  input q_i_3__60_3;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_3__60;
  wire q_i_3__60_0;
  wire q_i_3__60_1;
  wire q_i_3__60_2;
  wire q_i_3__60_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__159
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_4__73
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    q_i_5__47
       (.I0(q_reg_0),
        .I1(q_i_3__60),
        .I2(q_i_3__60_0),
        .I3(q_i_3__60_1),
        .I4(q_i_3__60_2),
        .I5(q_i_3__60_3),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_253
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__187
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT3 #(
    .INIT(8'h9A)) 
    q_i_3__59
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_254
   (FDIRin,
    q_reg_0,
    q_reg_1,
    CLK,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    XBby,
    Xctrlbus,
    q_reg_9);
  output [0:0]FDIRin;
  output q_reg_0;
  input q_reg_1;
  input CLK;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input [0:0]q_reg_8;
  input [0:0]XBby;
  input [0:0]Xctrlbus;
  input q_reg_9;

  wire CLK;
  wire [0:0]FDIRin;
  wire [0:0]XBby;
  wire [0:0]Xctrlbus;
  wire q_i_1__359_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [0:0]q_reg_8;
  wire q_reg_9;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__188
       (.I0(q_reg_n_0),
        .I1(q_reg_3),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'hFF9A0000FF9AFF9A)) 
    q_i_1__359
       (.I0(q_reg_n_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .I5(q_reg_8),
        .O(q_i_1__359_n_0));
  LUT6 #(
    .INIT(64'hFF009A9AFF000000)) 
    q_i_2__130
       (.I0(q_reg_n_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(XBby),
        .I4(Xctrlbus),
        .I5(q_reg_9),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(q_reg_2),
        .D(q_i_1__359_n_0),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_255
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__160
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q_i_4__67
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_256
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_i_4__72);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_i_4__72;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_4__72;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__161
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q_i_4__68
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_8),
        .I3(q_reg_9),
        .I4(q_reg_10),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q_i_6__49
       (.I0(q_reg_0),
        .I1(q_reg_10),
        .I2(q_reg_9),
        .I3(q_reg_8),
        .I4(q_reg_7),
        .I5(q_i_4__72),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_257
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__162
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    q_i_2__115
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .I2(q_reg_7),
        .I3(q_reg_8),
        .I4(q_reg_9),
        .I5(q_reg_10),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_258
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CLK,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input CLK;
  input q_reg_5;
  input q_reg_6;
  input [0:0]q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [0:0]q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__163
       (.I0(q_reg_0),
        .I1(q_reg_6),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h04005155)) 
    q_i_4__69
       (.I0(q_reg_7),
        .I1(q_reg_0),
        .I2(q_reg_8),
        .I3(q_reg_9),
        .I4(q_reg_10),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    q_i_4__72
       (.I0(q_reg_0),
        .I1(q_reg_8),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_259
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CLK,
    q_reg_6,
    q_reg_7,
    q_i_3__80,
    q_i_3__80_0,
    q_i_3__80_1,
    q_i_3__80_2,
    q_i_3__80_3,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input CLK;
  input q_reg_6;
  input q_reg_7;
  input q_i_3__80;
  input q_i_3__80_0;
  input q_i_3__80_1;
  input q_i_3__80_2;
  input q_i_3__80_3;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_3__80;
  wire q_i_3__80_0;
  wire q_i_3__80_1;
  wire q_i_3__80_2;
  wire q_i_3__80_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__164
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .O(FDIRin));
  LUT4 #(
    .INIT(16'hDFFF)) 
    q_i_4__70
       (.I0(q_reg_0),
        .I1(q_reg_8),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hA6)) 
    q_i_4__71
       (.I0(q_reg_0),
        .I1(q_reg_9),
        .I2(q_reg_8),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    q_i_5__63
       (.I0(q_reg_2),
        .I1(q_i_3__80),
        .I2(q_i_3__80_0),
        .I3(q_i_3__80_1),
        .I4(q_i_3__80_2),
        .I5(q_i_3__80_3),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_4),
        .CLR(q_reg_6),
        .D(q_reg_5),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_26
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__160_0,
    q_i_2__160_1,
    q_i_3__151_0,
    q_i_3__151_1,
    q_i_2__192_0,
    q_i_2__192_1,
    q_i_2__192_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__160_0;
  input q_i_2__160_1;
  input q_i_3__151_0;
  input q_i_3__151_1;
  input q_i_2__192_0;
  input q_i_2__192_1;
  input q_i_2__192_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [29:29]\genblk1[31].regout ;
  wire q_i_2__160_0;
  wire q_i_2__160_1;
  wire q_i_2__192_0;
  wire q_i_2__192_1;
  wire q_i_2__192_2;
  wire q_i_3__119_n_0;
  wire q_i_3__151_0;
  wire q_i_3__151_1;
  wire q_i_3__151_n_0;
  wire q_i_5__130_n_0;
  wire q_i_5__98_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [29:29]regA;
  wire [29:29]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__125
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__93
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__160
       (.I0(q_i_3__119_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__192
       (.I0(q_i_3__151_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__119
       (.I0(q_i_5__98_n_0),
        .I1(q_i_2__160_0),
        .I2(q_i_2__160_1),
        .O(q_i_3__119_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__151
       (.I0(q_i_5__130_n_0),
        .I1(q_i_2__192_0),
        .I2(q_i_2__192_1),
        .I3(q_i_2__192_2),
        .O(q_i_3__151_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__130
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__151_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__151_1),
        .O(q_i_5__130_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__98
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__98_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_260
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    CLK,
    q_reg_7,
    q_reg_8,
    q_i_3__73,
    q_i_3__73_0,
    q_i_3__73_1,
    q_i_3__73_2,
    q_i_3__73_3,
    q_i_2__47,
    q_i_2__47_0,
    q_i_2__47_1,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input CLK;
  input q_reg_7;
  input q_reg_8;
  input q_i_3__73;
  input q_i_3__73_0;
  input q_i_3__73_1;
  input q_i_3__73_2;
  input q_i_3__73_3;
  input q_i_2__47;
  input q_i_2__47_0;
  input q_i_2__47_1;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_2__47;
  wire q_i_2__47_0;
  wire q_i_2__47_1;
  wire q_i_3__73;
  wire q_i_3__73_0;
  wire q_i_3__73_1;
  wire q_i_3__73_2;
  wire q_i_3__73_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__165
       (.I0(q_reg_0),
        .I1(q_reg_8),
        .O(FDIRin));
  LUT5 #(
    .INIT(32'h04000000)) 
    q_i_3__88
       (.I0(q_reg_1),
        .I1(q_reg_9),
        .I2(q_reg_10),
        .I3(q_reg_11),
        .I4(q_reg_12),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    q_i_3__89
       (.I0(q_reg_1),
        .I1(q_reg_9),
        .I2(q_reg_10),
        .I3(q_reg_11),
        .I4(q_reg_12),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    q_i_5__46
       (.I0(q_reg_0),
        .I1(q_i_3__73),
        .I2(q_i_3__73_0),
        .I3(q_i_3__73_1),
        .I4(q_i_3__73_2),
        .I5(q_i_3__73_3),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'hA6AA)) 
    q_i_6__48
       (.I0(q_reg_0),
        .I1(q_i_2__47),
        .I2(q_i_2__47_0),
        .I3(q_i_2__47_1),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_5),
        .CLR(q_reg_7),
        .D(q_reg_6),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_261
   (q_reg_0,
    FDIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    q_reg_4,
    q_reg_5,
    q_i_2__120);
  output q_reg_0;
  output [0:0]FDIRin;
  output q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input CLK;
  input q_reg_4;
  input q_reg_5;
  input q_i_2__120;

  wire CLK;
  wire [0:0]FDIRin;
  wire q_i_2__120;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__166
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(FDIRin));
  LUT2 #(
    .INIT(4'h9)) 
    q_i_5__66
       (.I0(q_reg_0),
        .I1(q_i_2__120),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_262
   (div_pulsed,
    d0,
    CLK);
  output div_pulsed;
  input d0;
  input CLK;

  wire CLK;
  wire d0;
  wire div_pulsed;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(d0),
        .Q(div_pulsed),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_263
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    CLK,
    q_i_4__8);
  output q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input CLK;
  input q_i_4__8;

  wire CLK;
  wire q_i_4__8;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  LUT2 #(
    .INIT(4'hE)) 
    q_i_7__7
       (.I0(q_reg_0),
        .I1(q_i_4__8),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_reg_2),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_264
   (p_0_in,
    q_reg_0,
    q_reg_1,
    CLK,
    q_reg_2,
    q_reg_3);
  output [0:0]p_0_in;
  output q_reg_0;
  output q_reg_1;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]p_0_in;
  wire q_i_1__14_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT1 #(
    .INIT(2'h1)) 
    q_i_1__14
       (.I0(p_0_in),
        .O(q_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q_i_1__17
       (.I0(p_0_in),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__21
       (.I0(p_0_in),
        .I1(q_reg_2),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_i_1__14_n_0),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_265
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    CLK,
    p_0_in,
    q_reg_3,
    mult_ready);
  output [0:0]q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input CLK;
  input [0:0]p_0_in;
  input q_reg_3;
  input mult_ready;

  wire CLK;
  wire mult_ready;
  wire [0:0]p_0_in;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT4 #(
    .INIT(16'h7F80)) 
    q_i_1__16
       (.I0(q_reg_0),
        .I1(p_0_in),
        .I2(q_reg_3),
        .I3(mult_ready),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_reg_2),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_266
   (q_reg_0,
    q_reg_1,
    CLK);
  output q_reg_0;
  input q_reg_1;
  input CLK;

  wire CLK;
  wire q_reg_0;
  wire q_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_reg_1),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_267
   (mult_ready,
    q_reg_0,
    CLK);
  output mult_ready;
  input q_reg_0;
  input CLK;

  wire CLK;
  wire mult_ready;
  wire q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_reg_0),
        .Q(mult_ready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_27
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__133_0,
    q_i_2__133_1,
    q_i_3__124_0,
    q_i_3__124_1,
    q_i_2__165_0,
    q_i_2__165_1,
    q_i_2__165_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__133_0;
  input q_i_2__133_1;
  input q_i_3__124_0;
  input q_i_3__124_1;
  input q_i_2__165_0;
  input q_i_2__165_1;
  input q_i_2__165_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [2:2]\genblk1[31].regout ;
  wire q_i_2__133_0;
  wire q_i_2__133_1;
  wire q_i_2__165_0;
  wire q_i_2__165_1;
  wire q_i_2__165_2;
  wire q_i_3__124_0;
  wire q_i_3__124_1;
  wire q_i_3__124_n_0;
  wire q_i_3__92_n_0;
  wire q_i_5__103_n_0;
  wire q_i_5__71_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [2:2]regA;
  wire [2:2]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__66
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__98
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__133
       (.I0(q_i_3__92_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__165
       (.I0(q_i_3__124_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__124
       (.I0(q_i_5__103_n_0),
        .I1(q_i_2__165_0),
        .I2(q_i_2__165_1),
        .I3(q_i_2__165_2),
        .O(q_i_3__124_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__92
       (.I0(q_i_5__71_n_0),
        .I1(q_i_2__133_0),
        .I2(q_i_2__133_1),
        .O(q_i_3__92_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__103
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__124_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__124_1),
        .O(q_i_5__103_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__71
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__71_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_270
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5);
  output [0:0]q_reg_0;
  output [0:0]q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]q_reg_5;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]q_reg_5;

  LUT6 #(
    .INIT(64'h0000000095596AA6)) 
    q_i_1__0
       (.I0(q_reg_2),
        .I1(q_reg_0),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(q_reg_5),
        .I5(ctrl_div),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_271
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_6__9,
    q_i_6__9_0,
    q_i_6__9_1);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input q_i_6__9;
  input q_i_6__9_0;
  input q_i_6__9_1;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_i_6__9;
  wire q_i_6__9_0;
  wire q_i_6__9_1;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__1
       (.I0(q_reg_0),
        .I1(q_i_6__9),
        .I2(q_i_6__9_0),
        .I3(q_i_6__9_1),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_272
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_2__25
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_273
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h69)) 
    q_i_3__71
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_274
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_275
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_276
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__29,
    q_i_2__29_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [2:0]q_i_2__29;
  input q_i_2__29_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [2:0]q_i_2__29;
  wire q_i_2__29_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT5 #(
    .INIT(32'h00000001)) 
    q_i_6__9
       (.I0(q_reg_0),
        .I1(q_i_2__29[0]),
        .I2(q_i_2__29[2]),
        .I3(q_i_2__29[1]),
        .I4(q_i_2__29_0),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_277
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_278
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__13,
    q_i_2__13_0,
    q_i_2__13_1);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [2:0]q_i_2__13;
  input [0:0]q_i_2__13_0;
  input q_i_2__13_1;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [2:0]q_i_2__13;
  wire [0:0]q_i_2__13_0;
  wire q_i_2__13_1;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT6 #(
    .INIT(64'hB00707B0BB7777BB)) 
    q_i_7__5
       (.I0(q_reg_0),
        .I1(q_i_2__13[1]),
        .I2(q_i_2__13_0),
        .I3(q_i_2__13[2]),
        .I4(q_i_2__13_1),
        .I5(q_i_2__13[0]),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_279
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_7__8);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [2:0]q_i_7__8;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [2:0]q_i_7__8;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_11__1
       (.I0(q_reg_0),
        .I1(q_i_7__8[2]),
        .I2(q_i_7__8[0]),
        .I3(q_i_7__8[1]),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_28
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__161_0,
    q_i_2__161_1,
    q_i_3__152_0,
    q_i_3__152_1,
    q_i_2__193_0,
    q_i_2__193_1,
    q_i_2__193_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__161_0;
  input q_i_2__161_1;
  input q_i_3__152_0;
  input q_i_3__152_1;
  input q_i_2__193_0;
  input q_i_2__193_1;
  input q_i_2__193_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [30:30]\genblk1[31].regout ;
  wire q_i_2__161_0;
  wire q_i_2__161_1;
  wire q_i_2__193_0;
  wire q_i_2__193_1;
  wire q_i_2__193_2;
  wire q_i_3__120_n_0;
  wire q_i_3__152_0;
  wire q_i_3__152_1;
  wire q_i_3__152_n_0;
  wire q_i_5__131_n_0;
  wire q_i_5__99_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [30:30]regA;
  wire [30:30]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__126
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__94
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__161
       (.I0(q_i_3__120_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__193
       (.I0(q_i_3__152_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__120
       (.I0(q_i_5__99_n_0),
        .I1(q_i_2__161_0),
        .I2(q_i_2__161_1),
        .O(q_i_3__120_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__152
       (.I0(q_i_5__131_n_0),
        .I1(q_i_2__193_0),
        .I2(q_i_2__193_1),
        .I3(q_i_2__193_2),
        .O(q_i_3__152_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__131
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__152_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__152_1),
        .O(q_i_5__131_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__99
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__99_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_280
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_2__26
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_281
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_282
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_3__13
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_283
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__11,
    q_i_2__11_0,
    q_i_2__29,
    q_i_2__29_0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_i_2__11;
  input q_i_2__11_0;
  input [2:0]q_i_2__29;
  input q_i_2__29_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_i_2__11;
  wire q_i_2__11_0;
  wire [2:0]q_i_2__29;
  wire q_i_2__29_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_6__7
       (.I0(q_reg_0),
        .I1(q_i_2__11),
        .I2(q_i_2__11_0),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q_i_7__8
       (.I0(q_reg_0),
        .I1(q_i_2__29[0]),
        .I2(q_i_2__29[2]),
        .I3(q_i_2__29[1]),
        .I4(q_i_2__29_0),
        .O(q_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_284
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_285
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h69)) 
    q_i_5__64
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_286
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_287
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_288
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_3,
    q_reg_4,
    q_i_8__2,
    q_i_8__2_0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_3;
  input q_reg_4;
  input q_i_8__2;
  input [1:0]q_i_8__2_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_i_8__2;
  wire [1:0]q_i_8__2_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_12__1
       (.I0(q_reg_0),
        .I1(q_i_8__2),
        .I2(q_i_8__2_0[0]),
        .I3(q_i_8__2_0[1]),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'h96)) 
    q_i_2__28
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_289
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_3__17
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_29
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__162_0,
    q_i_2__162_1,
    q_i_3__153_0,
    q_i_3__153_1,
    q_i_2__194_0,
    q_i_2__194_1,
    q_i_2__194_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__162_0;
  input q_i_2__162_1;
  input q_i_3__153_0;
  input q_i_3__153_1;
  input q_i_2__194_0;
  input q_i_2__194_1;
  input q_i_2__194_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [31:31]\genblk1[31].regout ;
  wire q_i_2__162_0;
  wire q_i_2__162_1;
  wire q_i_2__194_0;
  wire q_i_2__194_1;
  wire q_i_2__194_2;
  wire q_i_3__121_n_0;
  wire q_i_3__153_0;
  wire q_i_3__153_1;
  wire q_i_3__153_n_0;
  wire q_i_5__100_n_0;
  wire q_i_5__132_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [31:31]regA;
  wire [31:31]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__127
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__95
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__162
       (.I0(q_i_3__121_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__194
       (.I0(q_i_3__153_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__121
       (.I0(q_i_5__100_n_0),
        .I1(q_i_2__162_0),
        .I2(q_i_2__162_1),
        .O(q_i_3__121_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__153
       (.I0(q_i_5__132_n_0),
        .I1(q_i_2__194_0),
        .I2(q_i_2__194_1),
        .I3(q_i_2__194_2),
        .O(q_i_3__153_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__100
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__100_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__132
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__153_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__153_1),
        .O(q_i_5__132_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_290
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_4__26
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_291
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_292
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_5__10,
    q_i_5__10_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input q_i_5__10;
  input [1:0]q_i_5__10_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_i_5__10;
  wire [1:0]q_i_5__10_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_9__2
       (.I0(q_reg_0),
        .I1(q_i_5__10),
        .I2(q_i_5__10_0[0]),
        .I3(q_i_5__10_0[1]),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_293
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__18,
    q_i_2__18_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_i_2__18;
  input q_i_2__18_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_i_2__18;
  wire q_i_2__18_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_3__9
       (.I0(q_reg_0),
        .I1(q_i_2__18),
        .I2(q_i_2__18_0),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_294
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_i_2__29,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_i_2__20,
    q_i_2__15,
    q_i_2__29_0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [18:0]q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input [17:0]q_i_2__29;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_i_2__20;
  input q_i_2__15;
  input q_i_2__29_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire q_i_10__0_n_0;
  wire q_i_2__15;
  wire q_i_2__17_n_0;
  wire q_i_2__20;
  wire q_i_2__24_n_0;
  wire [17:0]q_i_2__29;
  wire q_i_2__29_0;
  wire q_i_2__3_n_0;
  wire q_i_5__9_n_0;
  wire q_i_7__6_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire [18:0]q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT4 #(
    .INIT(16'h0096)) 
    q_i_10__0
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[11]),
        .I3(q_reg_14[12]),
        .O(q_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h0096)) 
    q_i_12__0
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[8]),
        .I3(q_reg_14[9]),
        .O(q_reg_11));
  LUT6 #(
    .INIT(64'h1444411141111444)) 
    q_i_1__342
       (.I0(ctrl_div),
        .I1(q_reg_14[3]),
        .I2(q_i_2__24_n_0),
        .I3(q_reg_15),
        .I4(q_reg_16),
        .I5(q_reg_2),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__344
       (.I0(ctrl_div),
        .I1(q_reg_14[8]),
        .I2(q_i_2__3_n_0),
        .I3(q_i_2__29[7]),
        .I4(q_reg_14[18]),
        .I5(q_reg_0),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__353
       (.I0(ctrl_div),
        .I1(q_reg_14[17]),
        .I2(q_i_2__17_n_0),
        .I3(q_i_2__29[16]),
        .I4(q_reg_14[18]),
        .I5(q_reg_0),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hFF696900FF69FF69)) 
    q_i_2__17
       (.I0(q_i_2__29[15]),
        .I1(q_reg_14[18]),
        .I2(q_reg_0),
        .I3(q_reg_14[16]),
        .I4(q_reg_6),
        .I5(q_reg_19),
        .O(q_i_2__17_n_0));
  LUT4 #(
    .INIT(16'h96FF)) 
    q_i_2__24
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[2]),
        .I3(q_reg_14[2]),
        .O(q_i_2__24_n_0));
  LUT6 #(
    .INIT(64'hF1F4F1F4F1FFFFF4)) 
    q_i_2__27
       (.I0(q_reg_14[13]),
        .I1(q_i_2__29[12]),
        .I2(q_i_5__9_n_0),
        .I3(q_reg_2),
        .I4(q_i_2__29[14]),
        .I5(q_reg_14[15]),
        .O(q_reg_12));
  LUT6 #(
    .INIT(64'hFF5757005700FF57)) 
    q_i_2__3
       (.I0(q_reg_5),
        .I1(q_reg_17),
        .I2(q_reg_18),
        .I3(q_reg_14[7]),
        .I4(q_i_2__29[6]),
        .I5(q_reg_2),
        .O(q_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hABFBBFFBBFBABFFB)) 
    q_i_3__12
       (.I0(q_i_10__0_n_0),
        .I1(q_reg_14[11]),
        .I2(q_i_2__29[10]),
        .I3(q_reg_2),
        .I4(q_reg_14[10]),
        .I5(q_i_2__29[9]),
        .O(q_reg_10));
  LUT6 #(
    .INIT(64'h6F66F99960000900)) 
    q_i_3__16
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[13]),
        .I3(q_reg_14[14]),
        .I4(q_i_2__29[14]),
        .I5(q_reg_14[15]),
        .O(q_reg_6));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_3__18
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h90999FFF0666F6FF)) 
    q_i_3__6
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[4]),
        .I3(q_reg_14[5]),
        .I4(q_reg_14[6]),
        .I5(q_i_2__29[5]),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'h90999FFF0666F6FF)) 
    q_i_4__21
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[0]),
        .I3(q_reg_14[0]),
        .I4(q_reg_14[1]),
        .I5(q_i_2__29[1]),
        .O(q_reg_7));
  LUT6 #(
    .INIT(64'h060657AEFFFFFFFF)) 
    q_i_4__22
       (.I0(q_reg_2),
        .I1(q_reg_16),
        .I2(q_reg_14[3]),
        .I3(q_i_2__29[3]),
        .I4(q_reg_14[4]),
        .I5(q_i_2__20),
        .O(q_reg_8));
  LUT4 #(
    .INIT(16'h0096)) 
    q_i_5__9
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[13]),
        .I3(q_reg_14[14]),
        .O(q_i_5__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF14FFFF)) 
    q_i_6__5
       (.I0(q_reg_14[13]),
        .I1(q_i_2__29[12]),
        .I2(q_reg_2),
        .I3(q_i_7__6_n_0),
        .I4(q_i_2__15),
        .I5(q_i_5__9_n_0),
        .O(q_reg_9));
  LUT4 #(
    .INIT(16'h0096)) 
    q_i_7__6
       (.I0(q_reg_0),
        .I1(q_reg_14[18]),
        .I2(q_i_2__29[14]),
        .I3(q_reg_14[15]),
        .O(q_i_7__6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q_i_8__2
       (.I0(q_reg_0),
        .I1(q_i_2__29[17]),
        .I2(q_i_2__29[16]),
        .I3(q_i_2__29[15]),
        .I4(q_i_2__29_0),
        .O(q_reg_13));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_295
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_4,
    dvs__0,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_i_2__0_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  output q_reg_3;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [6:0]q_reg_4;
  input [0:0]dvs__0;
  input q_reg_5;
  input q_reg_6;
  input [2:0]q_reg_7;
  input q_reg_8;
  input q_i_2__0_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]dvs__0;
  wire q_i_2__0_0;
  wire q_i_2__0_n_0;
  wire q_i_2_n_0;
  wire q_i_3_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire [6:0]q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [2:0]q_reg_7;
  wire q_reg_8;

  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q_i_1__1
       (.I0(q_reg_4[3]),
        .I1(q_i_2__0_n_0),
        .I2(q_reg_6),
        .I3(q_reg_4[6]),
        .I4(q_reg_5),
        .I5(ctrl_div),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q_i_1__339
       (.I0(ctrl_div),
        .I1(q_reg_4[5]),
        .I2(q_i_2_n_0),
        .I3(dvs__0),
        .I4(q_reg_4[6]),
        .I5(q_reg_5),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFCD471F3D4C03071)) 
    q_i_2
       (.I0(q_i_2__0_n_0),
        .I1(q_reg_7[2]),
        .I2(q_reg_4[4]),
        .I3(q_reg_6),
        .I4(q_reg_8),
        .I5(q_reg_4[3]),
        .O(q_i_2_n_0));
  LUT6 #(
    .INIT(64'h01401FF40FF0FFFF)) 
    q_i_2__0
       (.I0(q_reg_4[1]),
        .I1(q_reg_0),
        .I2(q_reg_7[1]),
        .I3(q_reg_8),
        .I4(q_reg_4[2]),
        .I5(q_i_3_n_0),
        .O(q_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q_i_2__23
       (.I0(q_reg_0),
        .I1(q_reg_4[6]),
        .I2(q_reg_5),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hFF8F4F448F88FF4F)) 
    q_i_3
       (.I0(q_reg_0),
        .I1(q_reg_4[1]),
        .I2(q_i_2__0_0),
        .I3(q_reg_4[0]),
        .I4(q_reg_8),
        .I5(q_reg_7[0]),
        .O(q_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_296
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_2,
    q_reg_3);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_reg_2;
  input q_reg_3;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h69)) 
    q_i_3__70
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_297
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_298
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_299
   (dvs__0,
    q_reg_0,
    q_reg_1,
    d0,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__21,
    q_i_2__21_0,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_i_2__29_0,
    q_i_2__29_1,
    q_i_2__29_2,
    writeEnable0,
    q_reg_5,
    mult_ready,
    ALUop);
  output [0:0]dvs__0;
  output q_reg_0;
  output q_reg_1;
  output d0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_i_2__21;
  input q_i_2__21_0;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [1:0]q_i_2__29_0;
  input [0:0]q_i_2__29_1;
  input q_i_2__29_2;
  input writeEnable0;
  input q_reg_5;
  input mult_ready;
  input [1:0]ALUop;

  wire [1:0]ALUop;
  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire d0;
  wire [0:0]dvs__0;
  wire mult_ready;
  wire [0:0]q_i_2__21;
  wire q_i_2__21_0;
  wire [1:0]q_i_2__29_0;
  wire [0:0]q_i_2__29_1;
  wire q_i_2__29_2;
  wire q_i_5__10_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire writeEnable0;

  LUT6 #(
    .INIT(64'h04F4000000000000)) 
    q_i_1__23
       (.I0(q_reg_1),
        .I1(writeEnable0),
        .I2(q_reg_5),
        .I3(mult_ready),
        .I4(ALUop[1]),
        .I5(ALUop[0]),
        .O(d0));
  LUT4 #(
    .INIT(16'h0004)) 
    q_i_2__29
       (.I0(q_i_5__10_n_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .O(q_reg_1));
  LUT3 #(
    .INIT(8'h96)) 
    q_i_3__10
       (.I0(dvs__0),
        .I1(q_i_2__21),
        .I2(q_i_2__21_0),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q_i_5__10
       (.I0(dvs__0),
        .I1(q_i_2__29_0[0]),
        .I2(q_i_2__29_0[1]),
        .I3(q_i_2__29_1),
        .I4(q_i_2__29_2),
        .O(q_i_5__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(dvs__0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_30
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__134_0,
    q_i_2__134_1,
    q_i_3__125_0,
    q_i_3__125_1,
    q_i_2__166_0,
    q_i_2__166_1,
    q_i_2__166_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__134_0;
  input q_i_2__134_1;
  input q_i_3__125_0;
  input q_i_3__125_1;
  input q_i_2__166_0;
  input q_i_2__166_1;
  input q_i_2__166_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [3:3]\genblk1[31].regout ;
  wire q_i_2__134_0;
  wire q_i_2__134_1;
  wire q_i_2__166_0;
  wire q_i_2__166_1;
  wire q_i_2__166_2;
  wire q_i_3__125_0;
  wire q_i_3__125_1;
  wire q_i_3__125_n_0;
  wire q_i_3__93_n_0;
  wire q_i_5__104_n_0;
  wire q_i_5__72_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [3:3]regA;
  wire [3:3]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__67
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__99
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__134
       (.I0(q_i_3__93_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__166
       (.I0(q_i_3__125_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__125
       (.I0(q_i_5__104_n_0),
        .I1(q_i_2__166_0),
        .I2(q_i_2__166_1),
        .I3(q_i_2__166_2),
        .O(q_i_3__125_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__93
       (.I0(q_i_5__72_n_0),
        .I1(q_i_2__134_0),
        .I2(q_i_2__134_1),
        .O(q_i_3__93_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__104
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__125_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__125_1),
        .O(q_i_5__104_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__72
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__72_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_300
   (q_reg_0,
    q_reg_1,
    ctrl_div,
    alu_inB,
    CLK,
    q_i_2__20,
    q_i_2__20_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;
  input [0:0]q_i_2__20;
  input q_i_2__20_0;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_i_2__20;
  wire q_i_2__20_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  LUT3 #(
    .INIT(8'h96)) 
    q_i_3__11
       (.I0(q_reg_0),
        .I1(q_i_2__20),
        .I2(q_i_2__20_0),
        .O(q_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_301
   (q_reg_0,
    ctrl_div,
    alu_inB,
    CLK);
  output [0:0]q_reg_0;
  input ctrl_div;
  input [0:0]alu_inB;
  input CLK;

  wire CLK;
  wire [0:0]alu_inB;
  wire ctrl_div;
  wire [0:0]q_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(alu_inB),
        .Q(q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_302
   (dvdSign,
    q_reg_0,
    ctrl_div,
    XAby,
    CLK,
    dvs);
  output dvdSign;
  output q_reg_0;
  input ctrl_div;
  input [0:0]XAby;
  input CLK;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h6)) 
    q_i_5__11
       (.I0(dvdSign),
        .I1(dvs),
        .O(q_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(ctrl_div),
        .D(XAby),
        .Q(dvdSign),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_303
   (p_0_in__0,
    q_reg_0,
    CLK,
    ctrl_div,
    q_reg_1);
  output [0:0]p_0_in__0;
  output q_reg_0;
  input CLK;
  input ctrl_div;
  input [0:0]q_reg_1;

  wire CLK;
  wire ctrl_div;
  wire [0:0]p_0_in__0;
  wire q_i_1__15_n_0;
  wire q_reg_0;
  wire [0:0]q_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    q_i_1__15
       (.I0(p_0_in__0),
        .O(q_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__20
       (.I0(p_0_in__0),
        .I1(q_reg_1),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(ctrl_div),
        .D(q_i_1__15_n_0),
        .Q(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_304
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    ctrl_div,
    p_0_in__0,
    q_reg_4,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input [0:0]p_0_in__0;
  input q_reg_4;
  input q_reg_5;

  wire CLK;
  wire ctrl_div;
  wire [0:0]p_0_in__0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    q_i_1__19
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(p_0_in__0),
        .I3(q_reg_5),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q_i_1__355
       (.I0(q_reg_0),
        .I1(p_0_in__0),
        .I2(q_reg_4),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_305
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    CLK,
    ctrl_div,
    q_reg_4,
    p_0_in__0,
    q_reg_5,
    writeEnable0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input CLK;
  input ctrl_div;
  input q_reg_4;
  input [1:0]p_0_in__0;
  input q_reg_5;
  input writeEnable0;

  wire CLK;
  wire ctrl_div;
  wire [1:0]p_0_in__0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire writeEnable0;

  LUT5 #(
    .INIT(32'h7FFF8000)) 
    q_i_1__18
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(p_0_in__0[0]),
        .I3(p_0_in__0[1]),
        .I4(q_reg_5),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    q_inv_i_1
       (.I0(q_reg_0),
        .I1(p_0_in__0[1]),
        .I2(q_reg_5),
        .I3(q_reg_4),
        .I4(p_0_in__0[0]),
        .I5(writeEnable0),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(ctrl_div),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_306
   (q_reg_0,
    q_reg_1,
    CLK,
    ctrl_div);
  output q_reg_0;
  input q_reg_1;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_307
   (q_reg_0,
    q_reg_1,
    CLK,
    ctrl_div);
  output q_reg_0;
  input q_reg_1;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(ctrl_div),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_308
   (writeEnable0,
    q_reg_inv_0,
    CLK,
    ctrl_div);
  output writeEnable0;
  input q_reg_inv_0;
  input CLK;
  input ctrl_div;

  wire CLK;
  wire ctrl_div;
  wire q_reg_inv_0;
  wire writeEnable0;

  (* inverted = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    q_reg_inv
       (.C(CLK),
        .CE(1'b1),
        .D(q_reg_inv_0),
        .PRE(ctrl_div),
        .Q(writeEnable0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_31
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__135_0,
    q_i_2__135_1,
    q_i_3__126_0,
    q_i_3__126_1,
    q_i_2__167_0,
    q_i_2__167_1,
    q_i_2__167_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__135_0;
  input q_i_2__135_1;
  input q_i_3__126_0;
  input q_i_3__126_1;
  input q_i_2__167_0;
  input q_i_2__167_1;
  input q_i_2__167_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [4:4]\genblk1[31].regout ;
  wire q_i_2__135_0;
  wire q_i_2__135_1;
  wire q_i_2__167_0;
  wire q_i_2__167_1;
  wire q_i_2__167_2;
  wire q_i_3__126_0;
  wire q_i_3__126_1;
  wire q_i_3__126_n_0;
  wire q_i_3__94_n_0;
  wire q_i_5__105_n_0;
  wire q_i_5__73_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [4:4]regA;
  wire [4:4]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__100
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__68
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__135
       (.I0(q_i_3__94_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__167
       (.I0(q_i_3__126_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__126
       (.I0(q_i_5__105_n_0),
        .I1(q_i_2__167_0),
        .I2(q_i_2__167_1),
        .I3(q_i_2__167_2),
        .O(q_i_3__126_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__94
       (.I0(q_i_5__73_n_0),
        .I1(q_i_2__135_0),
        .I2(q_i_2__135_1),
        .O(q_i_3__94_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__105
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__126_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__126_1),
        .O(q_i_5__105_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__73
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__73_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_32
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__136_0,
    q_i_2__136_1,
    q_i_3__127_0,
    q_i_3__127_1,
    q_i_2__168_0,
    q_i_2__168_1,
    q_i_2__168_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__136_0;
  input q_i_2__136_1;
  input q_i_3__127_0;
  input q_i_3__127_1;
  input q_i_2__168_0;
  input q_i_2__168_1;
  input q_i_2__168_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [5:5]\genblk1[31].regout ;
  wire q_i_2__136_0;
  wire q_i_2__136_1;
  wire q_i_2__168_0;
  wire q_i_2__168_1;
  wire q_i_2__168_2;
  wire q_i_3__127_0;
  wire q_i_3__127_1;
  wire q_i_3__127_n_0;
  wire q_i_3__95_n_0;
  wire q_i_5__106_n_0;
  wire q_i_5__74_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [5:5]regA;
  wire [5:5]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__101
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__69
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__136
       (.I0(q_i_3__95_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__168
       (.I0(q_i_3__127_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__127
       (.I0(q_i_5__106_n_0),
        .I1(q_i_2__168_0),
        .I2(q_i_2__168_1),
        .I3(q_i_2__168_2),
        .O(q_i_3__127_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__95
       (.I0(q_i_5__74_n_0),
        .I1(q_i_2__136_0),
        .I2(q_i_2__136_1),
        .O(q_i_3__95_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__106
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__127_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__127_1),
        .O(q_i_5__106_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__74
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__74_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_33
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__137_0,
    q_i_2__137_1,
    q_i_3__128_0,
    q_i_3__128_1,
    q_i_2__169_0,
    q_i_2__169_1,
    q_i_2__169_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__137_0;
  input q_i_2__137_1;
  input q_i_3__128_0;
  input q_i_3__128_1;
  input q_i_2__169_0;
  input q_i_2__169_1;
  input q_i_2__169_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [6:6]\genblk1[31].regout ;
  wire q_i_2__137_0;
  wire q_i_2__137_1;
  wire q_i_2__169_0;
  wire q_i_2__169_1;
  wire q_i_2__169_2;
  wire q_i_3__128_0;
  wire q_i_3__128_1;
  wire q_i_3__128_n_0;
  wire q_i_3__96_n_0;
  wire q_i_5__107_n_0;
  wire q_i_5__75_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [6:6]regA;
  wire [6:6]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__102
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__70
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__137
       (.I0(q_i_3__96_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__169
       (.I0(q_i_3__128_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__128
       (.I0(q_i_5__107_n_0),
        .I1(q_i_2__169_0),
        .I2(q_i_2__169_1),
        .I3(q_i_2__169_2),
        .O(q_i_3__128_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__96
       (.I0(q_i_5__75_n_0),
        .I1(q_i_2__137_0),
        .I2(q_i_2__137_1),
        .O(q_i_3__96_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__107
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__128_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__128_1),
        .O(q_i_5__107_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__75
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__75_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_34
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__138_0,
    q_i_2__138_1,
    q_i_3__129_0,
    q_i_3__129_1,
    q_i_2__170_0,
    q_i_2__170_1,
    q_i_2__170_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__138_0;
  input q_i_2__138_1;
  input q_i_3__129_0;
  input q_i_3__129_1;
  input q_i_2__170_0;
  input q_i_2__170_1;
  input q_i_2__170_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [7:7]\genblk1[31].regout ;
  wire q_i_2__138_0;
  wire q_i_2__138_1;
  wire q_i_2__170_0;
  wire q_i_2__170_1;
  wire q_i_2__170_2;
  wire q_i_3__129_0;
  wire q_i_3__129_1;
  wire q_i_3__129_n_0;
  wire q_i_3__97_n_0;
  wire q_i_5__108_n_0;
  wire q_i_5__76_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [7:7]regA;
  wire [7:7]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__103
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__71
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__138
       (.I0(q_i_3__97_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__170
       (.I0(q_i_3__129_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__129
       (.I0(q_i_5__108_n_0),
        .I1(q_i_2__170_0),
        .I2(q_i_2__170_1),
        .I3(q_i_2__170_2),
        .O(q_i_3__129_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__97
       (.I0(q_i_5__76_n_0),
        .I1(q_i_2__138_0),
        .I2(q_i_2__138_1),
        .O(q_i_3__97_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__108
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__129_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__129_1),
        .O(q_i_5__108_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__76
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__76_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_35
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__139_0,
    q_i_2__139_1,
    q_i_3__130_0,
    q_i_3__130_1,
    q_i_2__171_0,
    q_i_2__171_1,
    q_i_2__171_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__139_0;
  input q_i_2__139_1;
  input q_i_3__130_0;
  input q_i_3__130_1;
  input q_i_2__171_0;
  input q_i_2__171_1;
  input q_i_2__171_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [8:8]\genblk1[31].regout ;
  wire q_i_2__139_0;
  wire q_i_2__139_1;
  wire q_i_2__171_0;
  wire q_i_2__171_1;
  wire q_i_2__171_2;
  wire q_i_3__130_0;
  wire q_i_3__130_1;
  wire q_i_3__130_n_0;
  wire q_i_3__98_n_0;
  wire q_i_5__109_n_0;
  wire q_i_5__77_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [8:8]regA;
  wire [8:8]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__104
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__72
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__139
       (.I0(q_i_3__98_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__171
       (.I0(q_i_3__130_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__130
       (.I0(q_i_5__109_n_0),
        .I1(q_i_2__171_0),
        .I2(q_i_2__171_1),
        .I3(q_i_2__171_2),
        .O(q_i_3__130_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__98
       (.I0(q_i_5__77_n_0),
        .I1(q_i_2__139_0),
        .I2(q_i_2__139_1),
        .O(q_i_3__98_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__109
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__130_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__130_1),
        .O(q_i_5__109_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__77
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__77_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_36
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__140_0,
    q_i_2__140_1,
    q_i_3__131_0,
    q_i_3__131_1,
    q_i_2__172_0,
    q_i_2__172_1,
    q_i_2__172_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__140_0;
  input q_i_2__140_1;
  input q_i_3__131_0;
  input q_i_3__131_1;
  input q_i_2__172_0;
  input q_i_2__172_1;
  input q_i_2__172_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [9:9]\genblk1[31].regout ;
  wire q_i_2__140_0;
  wire q_i_2__140_1;
  wire q_i_2__172_0;
  wire q_i_2__172_1;
  wire q_i_2__172_2;
  wire q_i_3__131_0;
  wire q_i_3__131_1;
  wire q_i_3__131_n_0;
  wire q_i_3__99_n_0;
  wire q_i_5__110_n_0;
  wire q_i_5__78_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [9:9]regA;
  wire [9:9]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__105
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__73
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__140
       (.I0(q_i_3__99_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__172
       (.I0(q_i_3__131_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__131
       (.I0(q_i_5__110_n_0),
        .I1(q_i_2__172_0),
        .I2(q_i_2__172_1),
        .I3(q_i_2__172_2),
        .O(q_i_3__131_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__99
       (.I0(q_i_5__78_n_0),
        .I1(q_i_2__140_0),
        .I2(q_i_2__140_1),
        .O(q_i_3__99_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__110
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__131_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__131_1),
        .O(q_i_5__110_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__78
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__78_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_37
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_372
   (WEA,
    dataIn,
    q_reg_0,
    clk0,
    q_reg_1,
    rData,
    XMIR,
    rwe,
    MemoryArray_reg_3,
    MemoryArray_reg_3_0);
  output [0:0]WEA;
  output [31:0]dataIn;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;
  input [31:0]rData;
  input [31:0]XMIR;
  input rwe;
  input MemoryArray_reg_3;
  input [2:0]MemoryArray_reg_3_0;

  wire MemoryArray_reg_0_i_10_n_0;
  wire MemoryArray_reg_3;
  wire [2:0]MemoryArray_reg_3_0;
  wire [0:0]WEA;
  wire [31:0]XMIR;
  wire clk0;
  wire [31:0]dataIn;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire [31:0]rData;
  wire rwe;

  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_1
       (.I0(rData[7]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[7]),
        .O(dataIn[7]));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    MemoryArray_reg_0_i_10
       (.I0(rwe),
        .I1(WEA),
        .I2(MemoryArray_reg_3),
        .I3(MemoryArray_reg_3_0[1]),
        .I4(MemoryArray_reg_3_0[2]),
        .I5(MemoryArray_reg_3_0[0]),
        .O(MemoryArray_reg_0_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_2
       (.I0(rData[6]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[6]),
        .O(dataIn[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_3
       (.I0(rData[5]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[5]),
        .O(dataIn[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_4
       (.I0(rData[4]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[4]),
        .O(dataIn[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_5
       (.I0(rData[3]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[3]),
        .O(dataIn[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_6
       (.I0(rData[2]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[2]),
        .O(dataIn[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_7
       (.I0(rData[1]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[1]),
        .O(dataIn[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_8
       (.I0(rData[0]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[0]),
        .O(dataIn[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_0_i_9
       (.I0(rData[8]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[8]),
        .O(dataIn[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_1
       (.I0(rData[16]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[16]),
        .O(dataIn[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_2
       (.I0(rData[15]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[15]),
        .O(dataIn[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_3
       (.I0(rData[14]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[14]),
        .O(dataIn[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_4
       (.I0(rData[13]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[13]),
        .O(dataIn[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_5
       (.I0(rData[12]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[12]),
        .O(dataIn[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_6
       (.I0(rData[11]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[11]),
        .O(dataIn[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_7
       (.I0(rData[10]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[10]),
        .O(dataIn[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_8
       (.I0(rData[9]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[9]),
        .O(dataIn[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_1_i_9
       (.I0(rData[17]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[17]),
        .O(dataIn[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_1
       (.I0(rData[25]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[25]),
        .O(dataIn[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_2
       (.I0(rData[24]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[24]),
        .O(dataIn[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_3
       (.I0(rData[23]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[23]),
        .O(dataIn[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_4
       (.I0(rData[22]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[22]),
        .O(dataIn[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_5
       (.I0(rData[21]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[21]),
        .O(dataIn[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_6
       (.I0(rData[20]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[20]),
        .O(dataIn[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_7
       (.I0(rData[19]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[19]),
        .O(dataIn[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_8
       (.I0(rData[18]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[18]),
        .O(dataIn[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_2_i_9
       (.I0(rData[26]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[26]),
        .O(dataIn[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_3_i_1
       (.I0(rData[31]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[31]),
        .O(dataIn[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_3_i_2
       (.I0(rData[30]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[30]),
        .O(dataIn[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_3_i_3
       (.I0(rData[29]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[29]),
        .O(dataIn[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_3_i_4
       (.I0(rData[28]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[28]),
        .O(dataIn[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    MemoryArray_reg_3_i_5
       (.I0(rData[27]),
        .I1(MemoryArray_reg_0_i_10_n_0),
        .I2(XMIR[27]),
        .O(dataIn[27]));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(WEA));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_373
   (q_reg_0,
    modified_rd,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]modified_rd;
  input clk0;
  input q_reg_1;

  wire clk0;
  wire [0:0]modified_rd;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(modified_rd),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_374
   (q_reg_0,
    modified_rd,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]modified_rd;
  input clk0;
  input q_reg_1;

  wire clk0;
  wire [0:0]modified_rd;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(modified_rd),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_375
   (q_reg_0,
    modified_rd,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]modified_rd;
  input clk0;
  input q_reg_1;

  wire clk0;
  wire [0:0]modified_rd;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(modified_rd),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_376
   (q_reg_0,
    q_reg_1,
    \state_reg[14] ,
    \midi_result_reg[13] ,
    \midi_result_reg[12] ,
    \midi_result_reg[11] ,
    \midi_result_reg[10] ,
    \midi_result_reg[9] ,
    \midi_result_reg[5] ,
    \state_reg[4] ,
    Mresult,
    XMIRin,
    clk0,
    q_reg_2,
    Q,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    Minsn,
    dataOut);
  output q_reg_0;
  output q_reg_1;
  output \state_reg[14] ;
  output \midi_result_reg[13] ;
  output \midi_result_reg[12] ;
  output \midi_result_reg[11] ;
  output \midi_result_reg[10] ;
  output \midi_result_reg[9] ;
  output \midi_result_reg[5] ;
  output \state_reg[4] ;
  output [0:0]Mresult;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_2;
  input [9:0]Q;
  input q_reg_3;
  input [8:0]q_reg_4;
  input q_reg_5;
  input [0:0]Minsn;
  input [0:0]dataOut;

  wire [0:0]Minsn;
  wire [0:0]Mresult;
  wire [9:0]Q;
  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]dataOut;
  wire \midi_result_reg[10] ;
  wire \midi_result_reg[11] ;
  wire \midi_result_reg[12] ;
  wire \midi_result_reg[13] ;
  wire \midi_result_reg[5] ;
  wire \midi_result_reg[9] ;
  wire q_i_3__65_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [8:0]q_reg_4;
  wire q_reg_5;
  wire \state_reg[14] ;
  wire \state_reg[4] ;

  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__361
       (.I0(q_reg_5),
        .I1(Minsn),
        .I2(dataOut),
        .I3(q_i_3__65_n_0),
        .I4(q_reg_0),
        .O(Mresult));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__103
       (.I0(q_reg_4[2]),
        .I1(q_reg_0),
        .I2(Q[2]),
        .I3(q_reg_3),
        .O(\midi_result_reg[5] ));
  LUT4 #(
    .INIT(16'h0CAF)) 
    q_i_2__104
       (.I0(Q[1]),
        .I1(q_reg_4[1]),
        .I2(q_reg_0),
        .I3(q_reg_3),
        .O(\state_reg[4] ));
  LUT3 #(
    .INIT(8'hA8)) 
    q_i_2__83
       (.I0(q_reg_0),
        .I1(Q[9]),
        .I2(q_reg_3),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h0CAF)) 
    q_i_2__94
       (.I0(Q[8]),
        .I1(q_reg_4[8]),
        .I2(q_reg_0),
        .I3(q_reg_3),
        .O(\state_reg[14] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__95
       (.I0(q_reg_4[7]),
        .I1(q_reg_0),
        .I2(Q[7]),
        .I3(q_reg_3),
        .O(\midi_result_reg[13] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__96
       (.I0(q_reg_4[6]),
        .I1(q_reg_0),
        .I2(Q[6]),
        .I3(q_reg_3),
        .O(\midi_result_reg[12] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__97
       (.I0(q_reg_4[5]),
        .I1(q_reg_0),
        .I2(Q[5]),
        .I3(q_reg_3),
        .O(\midi_result_reg[11] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__98
       (.I0(q_reg_4[4]),
        .I1(q_reg_0),
        .I2(Q[4]),
        .I3(q_reg_3),
        .O(\midi_result_reg[10] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_2__99
       (.I0(q_reg_4[3]),
        .I1(q_reg_0),
        .I2(Q[3]),
        .I3(q_reg_3),
        .O(\midi_result_reg[9] ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    q_i_3__65
       (.I0(q_reg_4[0]),
        .I1(q_reg_0),
        .I2(Q[0]),
        .I3(q_reg_3),
        .O(q_i_3__65_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_377
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    \midi_result_reg[23] ,
    \midi_result_reg[22] ,
    \midi_result_reg[21] ,
    \midi_result_reg[20] ,
    \midi_result_reg[19] ,
    \midi_result_reg[18] ,
    \midi_result_reg[17] ,
    \midi_result_reg[16] ,
    \midi_result_reg[15] ,
    \midi_result_reg[8] ,
    \midi_result_reg[7] ,
    \midi_result_reg[6] ,
    \midi_result_reg[3] ,
    \midi_result_reg[2] ,
    q_reg_6,
    q_reg_7,
    Mresult,
    XMIRin,
    clk0,
    q_reg_8,
    Q,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    Minsn,
    dataOut);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output \midi_result_reg[23] ;
  output \midi_result_reg[22] ;
  output \midi_result_reg[21] ;
  output \midi_result_reg[20] ;
  output \midi_result_reg[19] ;
  output \midi_result_reg[18] ;
  output \midi_result_reg[17] ;
  output \midi_result_reg[16] ;
  output \midi_result_reg[15] ;
  output \midi_result_reg[8] ;
  output \midi_result_reg[7] ;
  output \midi_result_reg[6] ;
  output \midi_result_reg[3] ;
  output \midi_result_reg[2] ;
  output q_reg_6;
  output q_reg_7;
  output [0:0]Mresult;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_8;
  input [21:0]Q;
  input q_reg_9;
  input [14:0]q_reg_10;
  input q_reg_11;
  input [0:0]Minsn;
  input [0:0]dataOut;

  wire [0:0]Minsn;
  wire [0:0]Mresult;
  wire [21:0]Q;
  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]dataOut;
  wire \midi_result_reg[15] ;
  wire \midi_result_reg[16] ;
  wire \midi_result_reg[17] ;
  wire \midi_result_reg[18] ;
  wire \midi_result_reg[19] ;
  wire \midi_result_reg[20] ;
  wire \midi_result_reg[21] ;
  wire \midi_result_reg[22] ;
  wire \midi_result_reg[23] ;
  wire \midi_result_reg[2] ;
  wire \midi_result_reg[3] ;
  wire \midi_result_reg[6] ;
  wire \midi_result_reg[7] ;
  wire \midi_result_reg[8] ;
  wire q_i_2__107_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire [14:0]q_reg_10;
  wire q_reg_11;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__362
       (.I0(q_reg_11),
        .I1(Minsn),
        .I2(dataOut),
        .I3(q_i_2__107_n_0),
        .I4(q_reg_0),
        .O(Mresult));
  LUT4 #(
    .INIT(16'h3808)) 
    q_i_2__100
       (.I0(q_reg_10[5]),
        .I1(q_reg_0),
        .I2(q_reg_9),
        .I3(Q[5]),
        .O(\midi_result_reg[8] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__101
       (.I0(q_reg_10[4]),
        .I1(q_reg_0),
        .I2(Q[4]),
        .I3(q_reg_9),
        .O(\midi_result_reg[7] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__102
       (.I0(q_reg_10[3]),
        .I1(q_reg_0),
        .I2(Q[3]),
        .I3(q_reg_9),
        .O(\midi_result_reg[6] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__105
       (.I0(q_reg_10[2]),
        .I1(q_reg_0),
        .I2(Q[2]),
        .I3(q_reg_9),
        .O(\midi_result_reg[3] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__106
       (.I0(q_reg_10[1]),
        .I1(q_reg_0),
        .I2(Q[1]),
        .I3(q_reg_9),
        .O(\midi_result_reg[2] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__107
       (.I0(q_reg_10[0]),
        .I1(q_reg_0),
        .I2(Q[0]),
        .I3(q_reg_9),
        .O(q_i_2__107_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    q_i_2__116
       (.I0(q_reg_0),
        .I1(Q[19]),
        .I2(q_reg_9),
        .O(q_reg_6));
  LUT3 #(
    .INIT(8'h45)) 
    q_i_2__117
       (.I0(q_reg_0),
        .I1(Q[15]),
        .I2(q_reg_9),
        .O(q_reg_7));
  LUT3 #(
    .INIT(8'hE5)) 
    q_i_2__79
       (.I0(q_reg_0),
        .I1(Q[21]),
        .I2(q_reg_9),
        .O(q_reg_1));
  LUT3 #(
    .INIT(8'hE5)) 
    q_i_2__80
       (.I0(q_reg_0),
        .I1(Q[20]),
        .I2(q_reg_9),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hE5)) 
    q_i_2__81
       (.I0(q_reg_0),
        .I1(Q[18]),
        .I2(q_reg_9),
        .O(q_reg_3));
  LUT3 #(
    .INIT(8'hE5)) 
    q_i_2__82
       (.I0(q_reg_0),
        .I1(Q[17]),
        .I2(q_reg_9),
        .O(q_reg_4));
  LUT3 #(
    .INIT(8'hE5)) 
    q_i_2__84
       (.I0(q_reg_0),
        .I1(Q[16]),
        .I2(q_reg_9),
        .O(q_reg_5));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__85
       (.I0(q_reg_10[14]),
        .I1(q_reg_0),
        .I2(Q[14]),
        .I3(q_reg_9),
        .O(\midi_result_reg[23] ));
  LUT4 #(
    .INIT(16'h3808)) 
    q_i_2__86
       (.I0(q_reg_10[13]),
        .I1(q_reg_0),
        .I2(q_reg_9),
        .I3(Q[13]),
        .O(\midi_result_reg[22] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__87
       (.I0(q_reg_10[12]),
        .I1(q_reg_0),
        .I2(Q[12]),
        .I3(q_reg_9),
        .O(\midi_result_reg[21] ));
  LUT4 #(
    .INIT(16'h3808)) 
    q_i_2__88
       (.I0(q_reg_10[11]),
        .I1(q_reg_0),
        .I2(q_reg_9),
        .I3(Q[11]),
        .O(\midi_result_reg[20] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__89
       (.I0(q_reg_10[10]),
        .I1(q_reg_0),
        .I2(Q[10]),
        .I3(q_reg_9),
        .O(\midi_result_reg[19] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__90
       (.I0(q_reg_10[9]),
        .I1(q_reg_0),
        .I2(Q[9]),
        .I3(q_reg_9),
        .O(\midi_result_reg[18] ));
  LUT4 #(
    .INIT(16'h3808)) 
    q_i_2__91
       (.I0(q_reg_10[8]),
        .I1(q_reg_0),
        .I2(q_reg_9),
        .I3(Q[8]),
        .O(\midi_result_reg[17] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__92
       (.I0(q_reg_10[7]),
        .I1(q_reg_0),
        .I2(Q[7]),
        .I3(q_reg_9),
        .O(\midi_result_reg[16] ));
  LUT4 #(
    .INIT(16'hFCBB)) 
    q_i_2__93
       (.I0(q_reg_10[6]),
        .I1(q_reg_0),
        .I2(Q[6]),
        .I3(q_reg_9),
        .O(\midi_result_reg[15] ));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_8),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_378
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_379
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_38
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_380
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_381
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_382
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_383
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_384
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_385
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_386
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_387
   (q_reg_0,
    q_reg_1,
    XMIRin,
    clk0,
    q_reg_2,
    \state_reg[31] ,
    \state_reg[31]_0 ,
    \state_reg[31]_1 ,
    \state_reg[31]_2 );
  output q_reg_0;
  output q_reg_1;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_2;
  input \state_reg[31] ;
  input \state_reg[31]_0 ;
  input \state_reg[31]_1 ;
  input \state_reg[31]_2 ;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire \state_reg[31] ;
  wire \state_reg[31]_0 ;
  wire \state_reg[31]_1 ;
  wire \state_reg[31]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(XMIRin),
        .Q(q_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \state[31]_i_4 
       (.I0(q_reg_0),
        .I1(\state_reg[31] ),
        .I2(\state_reg[31]_0 ),
        .I3(\state_reg[31]_1 ),
        .I4(\state_reg[31]_2 ),
        .O(q_reg_1));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_388
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_389
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_39
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_390
   (q_reg_0,
    XMIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_391
   (q_reg_0,
    q_reg_1,
    XMIRin,
    clk0,
    q_reg_2,
    \state_reg[31] ,
    \state_reg[31]_0 ,
    \state_reg[31]_1 ,
    \state_reg[31]_2 ,
    \state_reg[31]_3 );
  output q_reg_0;
  output q_reg_1;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_2;
  input \state_reg[31] ;
  input \state_reg[31]_0 ;
  input \state_reg[31]_1 ;
  input \state_reg[31]_2 ;
  input \state_reg[31]_3 ;

  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire \state_reg[31] ;
  wire \state_reg[31]_0 ;
  wire \state_reg[31]_1 ;
  wire \state_reg[31]_2 ;
  wire \state_reg[31]_3 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(XMIRin),
        .Q(q_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[31]_i_5 
       (.I0(q_reg_0),
        .I1(\state_reg[31] ),
        .I2(\state_reg[31]_0 ),
        .I3(\state_reg[31]_1 ),
        .I4(\state_reg[31]_2 ),
        .I5(\state_reg[31]_3 ),
        .O(q_reg_1));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_392
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_393
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_394
   (memAddr,
    q_reg_0,
    Mresult,
    q_reg_1,
    XMIRin,
    clk0,
    q_reg_2,
    \state_reg[31] ,
    \state_reg[31]_0 ,
    \state_reg[31]_1 ,
    \state_reg[31]_2 ,
    \state_reg[31]_3 ,
    dataOut,
    q_reg_3,
    Minsn,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    \state_reg[31]_4 ,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42);
  output [0:0]memAddr;
  output [0:0]q_reg_0;
  output [29:0]Mresult;
  output q_reg_1;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_2;
  input \state_reg[31] ;
  input \state_reg[31]_0 ;
  input \state_reg[31]_1 ;
  input \state_reg[31]_2 ;
  input \state_reg[31]_3 ;
  input [29:0]dataOut;
  input q_reg_3;
  input [0:0]Minsn;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input [17:0]q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input \state_reg[31]_4 ;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;

  wire [0:0]Minsn;
  wire [29:0]Mresult;
  wire [0:0]XMIRin;
  wire clk0;
  wire [29:0]dataOut;
  wire [0:0]memAddr;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire [17:0]q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire \state[31]_i_3_n_0 ;
  wire \state[31]_i_6_n_0 ;
  wire \state_reg[31] ;
  wire \state_reg[31]_0 ;
  wire \state_reg[31]_1 ;
  wire \state_reg[31]_2 ;
  wire \state_reg[31]_3 ;
  wire \state_reg[31]_4 ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__289
       (.I0(dataOut[2]),
        .I1(q_reg_1),
        .I2(q_reg_3),
        .I3(Minsn),
        .I4(q_reg_4),
        .O(Mresult[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__290
       (.I0(dataOut[6]),
        .I1(q_reg_1),
        .I2(q_reg_5),
        .I3(Minsn),
        .I4(q_reg_6),
        .O(Mresult[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__291
       (.I0(dataOut[9]),
        .I1(q_reg_1),
        .I2(q_reg_7),
        .I3(Minsn),
        .I4(q_reg_8),
        .O(Mresult[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__292
       (.I0(dataOut[12]),
        .I1(q_reg_1),
        .I2(q_reg_9),
        .I3(Minsn),
        .I4(q_reg_10),
        .O(Mresult[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__293
       (.I0(dataOut[15]),
        .I1(q_reg_1),
        .I2(q_reg_11),
        .I3(Minsn),
        .I4(q_reg_12[4]),
        .O(Mresult[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__294
       (.I0(dataOut[18]),
        .I1(q_reg_1),
        .I2(q_reg_13),
        .I3(Minsn),
        .I4(q_reg_12[6]),
        .O(Mresult[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__295
       (.I0(dataOut[20]),
        .I1(q_reg_1),
        .I2(q_reg_14),
        .I3(Minsn),
        .I4(q_reg_12[8]),
        .O(Mresult[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__296
       (.I0(dataOut[22]),
        .I1(q_reg_1),
        .I2(q_reg_15),
        .I3(Minsn),
        .I4(q_reg_12[10]),
        .O(Mresult[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q_i_1__297
       (.I0(dataOut[27]),
        .I1(q_reg_1),
        .I2(q_reg_16),
        .I3(Minsn),
        .I4(q_reg_12[15]),
        .O(Mresult[27]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__363
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[0]),
        .I3(q_reg_17),
        .I4(q_reg_18),
        .O(Mresult[0]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__364
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[1]),
        .I3(q_reg_19),
        .I4(\state_reg[31]_0 ),
        .O(Mresult[1]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__365
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[3]),
        .I3(q_reg_20),
        .I4(q_reg_21),
        .O(Mresult[3]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__366
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[4]),
        .I3(q_reg_22),
        .I4(q_reg_23),
        .O(Mresult[4]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__367
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[5]),
        .I3(q_reg_24),
        .I4(q_reg_25),
        .O(Mresult[5]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__368
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[7]),
        .I3(q_reg_26),
        .I4(q_reg_27),
        .O(Mresult[7]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__369
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[8]),
        .I3(q_reg_28),
        .I4(\state_reg[31]_1 ),
        .O(Mresult[8]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__370
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[10]),
        .I3(q_reg_29),
        .I4(q_reg_12[0]),
        .O(Mresult[10]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__371
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[11]),
        .I3(q_reg_30),
        .I4(q_reg_12[1]),
        .O(Mresult[11]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__372
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[13]),
        .I3(q_reg_31),
        .I4(q_reg_12[2]),
        .O(Mresult[13]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__373
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[14]),
        .I3(q_reg_32),
        .I4(q_reg_12[3]),
        .O(Mresult[14]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__374
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[16]),
        .I3(q_reg_33),
        .I4(memAddr),
        .O(Mresult[16]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__375
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[17]),
        .I3(q_reg_34),
        .I4(q_reg_12[5]),
        .O(Mresult[17]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__376
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[19]),
        .I3(q_reg_35),
        .I4(q_reg_12[7]),
        .O(Mresult[19]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__377
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[21]),
        .I3(q_reg_36),
        .I4(q_reg_12[9]),
        .O(Mresult[21]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__378
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[23]),
        .I3(q_reg_37),
        .I4(q_reg_12[11]),
        .O(Mresult[23]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__379
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[24]),
        .I3(q_reg_38),
        .I4(q_reg_12[12]),
        .O(Mresult[24]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__380
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[25]),
        .I3(q_reg_39),
        .I4(q_reg_12[13]),
        .O(Mresult[25]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__381
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[26]),
        .I3(q_reg_40),
        .I4(q_reg_12[14]),
        .O(Mresult[26]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__382
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[28]),
        .I3(q_reg_41),
        .I4(q_reg_12[16]),
        .O(Mresult[28]));
  LUT5 #(
    .INIT(32'hF7B3C480)) 
    q_i_1__383
       (.I0(q_reg_1),
        .I1(Minsn),
        .I2(dataOut[29]),
        .I3(q_reg_42),
        .I4(q_reg_12[17]),
        .O(Mresult[29]));
  LUT4 #(
    .INIT(16'h0002)) 
    q_i_2__78
       (.I0(\state[31]_i_3_n_0 ),
        .I1(q_reg_10),
        .I2(q_reg_12[2]),
        .I3(q_reg_12[1]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(XMIRin),
        .Q(memAddr));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state[31]_i_1 
       (.I0(\state[31]_i_3_n_0 ),
        .I1(\state_reg[31] ),
        .I2(\state_reg[31]_0 ),
        .I3(\state_reg[31]_1 ),
        .I4(\state_reg[31]_2 ),
        .I5(\state_reg[31]_3 ),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[31]_i_3 
       (.I0(\state[31]_i_6_n_0 ),
        .I1(q_reg_12[7]),
        .I2(q_reg_12[6]),
        .I3(q_reg_12[12]),
        .I4(q_reg_12[9]),
        .I5(\state_reg[31]_4 ),
        .O(\state[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[31]_i_6 
       (.I0(memAddr),
        .I1(q_reg_12[16]),
        .I2(q_reg_12[11]),
        .I3(q_reg_12[3]),
        .O(\state[31]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_395
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_396
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_397
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_398
   (memAddr,
    q_reg_0,
    XMIRin,
    clk0,
    q_reg_1,
    \state[31]_i_7 );
  output [0:0]memAddr;
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;
  input [2:0]\state[31]_i_7 ;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;
  wire q_reg_1;
  wire [2:0]\state[31]_i_7 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(memAddr));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[31]_i_9 
       (.I0(memAddr),
        .I1(\state[31]_i_7 [0]),
        .I2(\state[31]_i_7 [2]),
        .I3(\state[31]_i_7 [1]),
        .O(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_399
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_40
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_400
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_401
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_402
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_403
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_404
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_405
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_406
   (memAddr,
    XMIRin,
    clk0,
    q_reg_0);
  output [0:0]memAddr;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XMIRin),
        .Q(memAddr));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_407
   (memAddr,
    q_reg_0,
    XMIRin,
    clk0,
    q_reg_1,
    \state[31]_i_3 ,
    \state[31]_i_3_0 );
  output [0:0]memAddr;
  output q_reg_0;
  input [0:0]XMIRin;
  input clk0;
  input q_reg_1;
  input [2:0]\state[31]_i_3 ;
  input \state[31]_i_3_0 ;

  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;
  wire q_reg_1;
  wire [2:0]\state[31]_i_3 ;
  wire \state[31]_i_3_0 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIRin),
        .Q(memAddr));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[31]_i_7 
       (.I0(memAddr),
        .I1(\state[31]_i_3 [0]),
        .I2(\state[31]_i_3 [1]),
        .I3(\state[31]_i_3 [2]),
        .I4(\state[31]_i_3_0 ),
        .O(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_408
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_409
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_41
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_410
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_411
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_412
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_413
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_414
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_415
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_416
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_417
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_418
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_419
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_42
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_420
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_421
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_422
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_423
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_424
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_425
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_426
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_427
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_428
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_429
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_43
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_430
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_431
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_432
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_433
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_434
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_435
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_436
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_437
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_438
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_439
   (XMIR,
    XBby,
    clk0,
    q_reg_0);
  output [0:0]XMIR;
  input [0:0]XBby;
  input clk0;
  input q_reg_0;

  wire [0:0]XBby;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(XBby),
        .Q(XMIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_44
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_440
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_441
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_442
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_443
   (Minsn,
    q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2,
    memAddr,
    \state[31]_i_4 ,
    \state[31]_i_4_0 );
  output [0:0]Minsn;
  output q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;
  input [0:0]memAddr;
  input \state[31]_i_4 ;
  input \state[31]_i_4_0 ;

  wire [0:0]Minsn;
  wire clk0;
  wire [0:0]memAddr;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire \state[31]_i_4 ;
  wire \state[31]_i_4_0 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(Minsn));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \state[31]_i_8 
       (.I0(Minsn),
        .I1(memAddr),
        .I2(\state[31]_i_4 ),
        .I3(\state[31]_i_4_0 ),
        .O(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_444
   (q_reg_0,
    q_reg_1,
    XMIR,
    clk0,
    q_reg_2,
    q_reg_3,
    MWIR,
    q_reg_4,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [0:0]XMIR;
  input clk0;
  input q_reg_2;
  input q_reg_3;
  input [1:0]MWIR;
  input q_reg_4;
  input q_reg_5;

  wire [1:0]MWIR;
  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT6 #(
    .INIT(64'h0000000000000400)) 
    q_i_1__301
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(MWIR[0]),
        .I3(q_reg_4),
        .I4(MWIR[1]),
        .I5(q_reg_5),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(XMIR),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_445
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    XMIR,
    clk0,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    MWIR);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input [2:0]XMIR;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input [1:0]MWIR;

  wire [1:0]MWIR;
  wire [2:0]XMIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    MemoryArray_reg_0_i_11
       (.I0(q_reg_0),
        .I1(XMIR[1]),
        .I2(q_reg_5),
        .I3(XMIR[0]),
        .I4(XMIR[2]),
        .I5(q_reg_6),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hCCCC000000008000)) 
    q_i_1__298
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(MWIR[0]),
        .I5(MWIR[1]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    q_i_1__358
       (.I0(q_reg_0),
        .I1(q_reg_7),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(MWIR[0]),
        .I5(MWIR[1]),
        .O(q_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_4),
        .D(XMIR[1]),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_446
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    q_reg_3,
    XMIR,
    clk0,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    MWIR,
    q_reg_7);
  output q_reg_0;
  output q_reg_1;
  output en;
  output q_reg_2;
  output q_reg_3;
  input [0:0]XMIR;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [1:0]MWIR;
  input q_reg_7;

  wire [1:0]MWIR;
  wire [0:0]XMIR;
  wire clk0;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT6 #(
    .INIT(64'h0000000000000040)) 
    q_i_1__299
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .I2(q_reg_6),
        .I3(MWIR[1]),
        .I4(q_reg_7),
        .I5(MWIR[0]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    q_i_1__300
       (.I0(q_reg_0),
        .I1(MWIR[1]),
        .I2(q_reg_6),
        .I3(q_reg_5),
        .I4(q_reg_7),
        .I5(MWIR[0]),
        .O(en));
  LUT6 #(
    .INIT(64'h00000000CC00CC80)) 
    q_i_1__356
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .I2(q_reg_6),
        .I3(MWIR[1]),
        .I4(q_reg_7),
        .I5(MWIR[0]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    q_i_1__357
       (.I0(q_reg_0),
        .I1(MWIR[1]),
        .I2(q_reg_6),
        .I3(q_reg_5),
        .I4(q_reg_7),
        .I5(MWIR[0]),
        .O(q_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_4),
        .D(XMIR),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_447
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_448
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_449
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_45
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_450
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_451
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_452
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_453
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_454
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_455
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_456
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_457
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_458
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_459
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_46
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_460
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_461
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_462
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_463
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_464
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_465
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_466
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_467
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_468
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_469
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_47
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_470
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_471
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_472
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_473
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_474
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_475
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_476
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_477
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_478
   (rData,
    Mresult,
    clk0,
    q_reg_0);
  output [0:0]rData;
  input [0:0]Mresult;
  input clk0;
  input q_reg_0;

  wire [0:0]Mresult;
  wire clk0;
  wire q_reg_0;
  wire [0:0]rData;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Mresult),
        .Q(rData));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_479
   (MWIR,
    Minsn,
    clk0,
    q_reg_0);
  output [0:0]MWIR;
  input [0:0]Minsn;
  input clk0;
  input q_reg_0;

  wire [0:0]MWIR;
  wire [0:0]Minsn;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Minsn),
        .Q(MWIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_48
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_480
   (MWIR,
    Minsn,
    clk0,
    q_reg_0);
  output [0:0]MWIR;
  input [0:0]Minsn;
  input clk0;
  input q_reg_0;

  wire [0:0]MWIR;
  wire [0:0]Minsn;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(Minsn),
        .Q(MWIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_481
   (q_reg_0,
    XMIR,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]XMIR;
  input clk0;
  input q_reg_1;

  wire [0:0]XMIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(XMIR),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_482
   (DXIRin,
    q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2,
    q_reg_3);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;
  input q_reg_3;

  wire [0:0]DXIRin;
  wire clk0;
  wire q;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__25
       (.I0(q),
        .I1(q_reg_3),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_483
   (FDIR,
    DXIRin,
    readRegBOneHot,
    q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2,
    q_reg_3,
    q_i_9__80,
    q_i_10__45,
    q_i_9__80_0,
    q_i_9__80_1);
  output [0:0]FDIR;
  output [0:0]DXIRin;
  output [1:0]readRegBOneHot;
  input q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;
  input q_reg_3;
  input q_i_9__80;
  input q_i_10__45;
  input [0:0]q_i_9__80_0;
  input q_i_9__80_1;

  wire [0:0]DXIRin;
  wire [0:0]FDIR;
  wire clk0;
  wire q_i_10__45;
  wire q_i_9__80;
  wire [0:0]q_i_9__80_0;
  wire q_i_9__80_1;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [1:0]readRegBOneHot;

  LUT5 #(
    .INIT(32'h10101013)) 
    q_i_18__1
       (.I0(FDIR),
        .I1(q_i_9__80),
        .I2(q_i_10__45),
        .I3(q_i_9__80_0),
        .I4(q_i_9__80_1),
        .O(readRegBOneHot[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__27
       (.I0(FDIR),
        .I1(q_reg_3),
        .O(DXIRin));
  LUT3 #(
    .INIT(8'h20)) 
    q_i_20__0
       (.I0(FDIR),
        .I1(q_i_9__80),
        .I2(q_i_10__45),
        .O(readRegBOneHot[1]));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(FDIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_484
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    readRegBOneHot,
    q_reg_3,
    q_reg_4,
    clk0,
    q_reg_5,
    q_i_5__69,
    q_i_5__69_0,
    q_i_5__69_1,
    q_i_9__80,
    q_i_4__45,
    FDIR);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output [0:0]readRegBOneHot;
  input q_reg_3;
  input [0:0]q_reg_4;
  input clk0;
  input q_reg_5;
  input q_i_5__69;
  input q_i_5__69_0;
  input q_i_5__69_1;
  input q_i_9__80;
  input q_i_4__45;
  input [0:0]FDIR;

  wire [0:0]FDIR;
  wire clk0;
  wire q_i_4__45;
  wire q_i_5__69;
  wire q_i_5__69_0;
  wire q_i_5__69_1;
  wire q_i_9__80;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]q_reg_4;
  wire q_reg_5;
  wire [0:0]readRegBOneHot;

  LUT4 #(
    .INIT(16'hF0F8)) 
    q_i_11__8
       (.I0(q_reg_0),
        .I1(q_i_5__69),
        .I2(q_i_5__69_0),
        .I3(q_i_5__69_1),
        .O(q_reg_1));
  LUT3 #(
    .INIT(8'h08)) 
    q_i_19__0
       (.I0(q_reg_0),
        .I1(q_i_9__80),
        .I2(FDIR),
        .O(readRegBOneHot));
  LUT3 #(
    .INIT(8'h47)) 
    q_i_8__17
       (.I0(q_reg_0),
        .I1(q_i_9__80),
        .I2(q_i_4__45),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_3),
        .CLR(q_reg_5),
        .D(q_reg_4),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_485
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_i_9__17,
    q_i_9__18,
    q_i_9__19,
    q_i_9__20,
    q_i_9__21,
    q_i_9__22,
    q_i_9__23,
    q_i_9__24,
    q_i_9__25,
    q_i_9__26,
    q_i_9__27,
    q_i_9__28,
    q_i_9__29,
    q_i_9__30,
    q_i_9__31,
    q_i_9__32,
    q_i_9__33,
    q_i_9__34,
    q_i_9__35,
    q_i_9__36,
    q_i_9__37,
    q_i_9__38,
    q_i_9__39,
    q_i_9__40,
    q_i_9__41,
    q_i_9__42,
    q_i_9__43,
    q_i_9__44,
    q_i_9__45,
    q_i_9__46,
    q_i_9__47,
    q_i_9__48,
    q_reg_6,
    clk0,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_i_4__45_0,
    q_i_4__45_1,
    q_i_6__50,
    q_i_7__40,
    q_i_6__50_0,
    q_i_4__108_0,
    q_i_4__108_1,
    q_i_4__108_2,
    q_i_2__131,
    q_i_2__132,
    q_i_2__133,
    q_i_2__134,
    q_i_2__135,
    q_i_2__136,
    q_i_2__137,
    q_i_2__138,
    q_i_2__139,
    q_i_2__140,
    q_i_2__141,
    q_i_2__142,
    q_i_2__143,
    q_i_2__144,
    q_i_2__145,
    q_i_2__146,
    q_i_2__147,
    q_i_2__148,
    q_i_2__149,
    q_i_2__150,
    q_i_2__151,
    q_i_2__152,
    q_i_2__153,
    q_i_2__154,
    q_i_2__155,
    q_i_2__156,
    q_i_2__157,
    q_i_2__158,
    q_i_2__159,
    q_i_2__160,
    q_i_2__161,
    q_i_2__162);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_i_9__17;
  output q_i_9__18;
  output q_i_9__19;
  output q_i_9__20;
  output q_i_9__21;
  output q_i_9__22;
  output q_i_9__23;
  output q_i_9__24;
  output q_i_9__25;
  output q_i_9__26;
  output q_i_9__27;
  output q_i_9__28;
  output q_i_9__29;
  output q_i_9__30;
  output q_i_9__31;
  output q_i_9__32;
  output q_i_9__33;
  output q_i_9__34;
  output q_i_9__35;
  output q_i_9__36;
  output q_i_9__37;
  output q_i_9__38;
  output q_i_9__39;
  output q_i_9__40;
  output q_i_9__41;
  output q_i_9__42;
  output q_i_9__43;
  output q_i_9__44;
  output q_i_9__45;
  output q_i_9__46;
  output q_i_9__47;
  output q_i_9__48;
  input [0:0]q_reg_6;
  input clk0;
  input q_reg_7;
  input [3:0]q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_i_4__45_0;
  input q_i_4__45_1;
  input q_i_6__50;
  input q_i_7__40;
  input q_i_6__50_0;
  input q_i_4__108_0;
  input q_i_4__108_1;
  input q_i_4__108_2;
  input q_i_2__131;
  input q_i_2__132;
  input q_i_2__133;
  input q_i_2__134;
  input q_i_2__135;
  input q_i_2__136;
  input q_i_2__137;
  input q_i_2__138;
  input q_i_2__139;
  input q_i_2__140;
  input q_i_2__141;
  input q_i_2__142;
  input q_i_2__143;
  input q_i_2__144;
  input q_i_2__145;
  input q_i_2__146;
  input q_i_2__147;
  input q_i_2__148;
  input q_i_2__149;
  input q_i_2__150;
  input q_i_2__151;
  input q_i_2__152;
  input q_i_2__153;
  input q_i_2__154;
  input q_i_2__155;
  input q_i_2__156;
  input q_i_2__157;
  input q_i_2__158;
  input q_i_2__159;
  input q_i_2__160;
  input q_i_2__161;
  input q_i_2__162;

  wire clk0;
  wire q_i_17__0_n_0;
  wire q_i_2__131;
  wire q_i_2__132;
  wire q_i_2__133;
  wire q_i_2__134;
  wire q_i_2__135;
  wire q_i_2__136;
  wire q_i_2__137;
  wire q_i_2__138;
  wire q_i_2__139;
  wire q_i_2__140;
  wire q_i_2__141;
  wire q_i_2__142;
  wire q_i_2__143;
  wire q_i_2__144;
  wire q_i_2__145;
  wire q_i_2__146;
  wire q_i_2__147;
  wire q_i_2__148;
  wire q_i_2__149;
  wire q_i_2__150;
  wire q_i_2__151;
  wire q_i_2__152;
  wire q_i_2__153;
  wire q_i_2__154;
  wire q_i_2__155;
  wire q_i_2__156;
  wire q_i_2__157;
  wire q_i_2__158;
  wire q_i_2__159;
  wire q_i_2__160;
  wire q_i_2__161;
  wire q_i_2__162;
  wire q_i_4__108_0;
  wire q_i_4__108_1;
  wire q_i_4__108_2;
  wire q_i_4__45_0;
  wire q_i_4__45_1;
  wire q_i_6__30_n_0;
  wire q_i_6__50;
  wire q_i_6__50_0;
  wire q_i_7__40;
  wire q_i_8__26_n_0;
  wire q_i_8__27_n_0;
  wire q_i_8__28_n_0;
  wire q_i_8__29_n_0;
  wire q_i_8__30_n_0;
  wire q_i_8__31_n_0;
  wire q_i_8__32_n_0;
  wire q_i_8__33_n_0;
  wire q_i_8__34_n_0;
  wire q_i_8__35_n_0;
  wire q_i_8__36_n_0;
  wire q_i_8__37_n_0;
  wire q_i_8__38_n_0;
  wire q_i_8__39_n_0;
  wire q_i_8__40_n_0;
  wire q_i_8__41_n_0;
  wire q_i_8__42_n_0;
  wire q_i_8__43_n_0;
  wire q_i_8__44_n_0;
  wire q_i_8__45_n_0;
  wire q_i_8__46_n_0;
  wire q_i_8__47_n_0;
  wire q_i_8__48_n_0;
  wire q_i_8__49_n_0;
  wire q_i_8__50_n_0;
  wire q_i_8__51_n_0;
  wire q_i_8__52_n_0;
  wire q_i_8__53_n_0;
  wire q_i_8__54_n_0;
  wire q_i_8__55_n_0;
  wire q_i_8__56_n_0;
  wire q_i_8__57_n_0;
  wire q_i_9__17;
  wire q_i_9__18;
  wire q_i_9__19;
  wire q_i_9__20;
  wire q_i_9__21;
  wire q_i_9__22;
  wire q_i_9__23;
  wire q_i_9__24;
  wire q_i_9__25;
  wire q_i_9__26;
  wire q_i_9__27;
  wire q_i_9__28;
  wire q_i_9__29;
  wire q_i_9__30;
  wire q_i_9__31;
  wire q_i_9__32;
  wire q_i_9__33;
  wire q_i_9__34;
  wire q_i_9__35;
  wire q_i_9__36;
  wire q_i_9__37;
  wire q_i_9__38;
  wire q_i_9__39;
  wire q_i_9__40;
  wire q_i_9__41;
  wire q_i_9__42;
  wire q_i_9__43;
  wire q_i_9__44;
  wire q_i_9__45;
  wire q_i_9__46;
  wire q_i_9__47;
  wire q_i_9__48;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]q_reg_6;
  wire q_reg_7;
  wire [3:0]q_reg_8;
  wire q_reg_9;

  assign q_reg_2 = q_reg_1;
  LUT4 #(
    .INIT(16'h0200)) 
    q_i_12__9
       (.I0(q_reg_0),
        .I1(q_i_6__50),
        .I2(q_i_7__40),
        .I3(q_i_6__50_0),
        .O(q_reg_3));
  LUT4 #(
    .INIT(16'h0100)) 
    q_i_13__4
       (.I0(q_reg_0),
        .I1(q_i_6__50),
        .I2(q_i_7__40),
        .I3(q_i_6__50_0),
        .O(q_reg_5));
  LUT4 #(
    .INIT(16'h0002)) 
    q_i_16__0
       (.I0(q_reg_0),
        .I1(q_i_6__50_0),
        .I2(q_i_7__40),
        .I3(q_i_6__50),
        .O(q_reg_4));
  LUT4 #(
    .INIT(16'h0001)) 
    q_i_17__0
       (.I0(q_reg_0),
        .I1(q_i_6__50_0),
        .I2(q_i_7__40),
        .I3(q_i_6__50),
        .O(q_i_17__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__100
       (.I0(q_i_8__49_n_0),
        .I1(q_i_2__154),
        .O(q_i_9__40));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__101
       (.I0(q_i_8__50_n_0),
        .I1(q_i_2__155),
        .O(q_i_9__41));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__102
       (.I0(q_i_8__51_n_0),
        .I1(q_i_2__156),
        .O(q_i_9__42));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__103
       (.I0(q_i_8__52_n_0),
        .I1(q_i_2__157),
        .O(q_i_9__43));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__104
       (.I0(q_i_8__53_n_0),
        .I1(q_i_2__158),
        .O(q_i_9__44));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__105
       (.I0(q_i_8__54_n_0),
        .I1(q_i_2__159),
        .O(q_i_9__45));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__106
       (.I0(q_i_8__55_n_0),
        .I1(q_i_2__160),
        .O(q_i_9__46));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__107
       (.I0(q_i_8__56_n_0),
        .I1(q_i_2__161),
        .O(q_i_9__47));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__108
       (.I0(q_i_8__57_n_0),
        .I1(q_i_2__162),
        .O(q_i_9__48));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h7777777775777775)) 
    q_i_4__45
       (.I0(q_reg_8[3]),
        .I1(q_i_6__30_n_0),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .I4(q_reg_11),
        .I5(q_reg_12),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__77
       (.I0(q_i_8__26_n_0),
        .I1(q_i_2__131),
        .O(q_i_9__17));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__78
       (.I0(q_i_8__27_n_0),
        .I1(q_i_2__132),
        .O(q_i_9__18));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__79
       (.I0(q_i_8__28_n_0),
        .I1(q_i_2__133),
        .O(q_i_9__19));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__80
       (.I0(q_i_8__29_n_0),
        .I1(q_i_2__134),
        .O(q_i_9__20));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__81
       (.I0(q_i_8__30_n_0),
        .I1(q_i_2__135),
        .O(q_i_9__21));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__82
       (.I0(q_i_8__31_n_0),
        .I1(q_i_2__136),
        .O(q_i_9__22));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__83
       (.I0(q_i_8__32_n_0),
        .I1(q_i_2__137),
        .O(q_i_9__23));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__84
       (.I0(q_i_8__33_n_0),
        .I1(q_i_2__138),
        .O(q_i_9__24));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__85
       (.I0(q_i_8__34_n_0),
        .I1(q_i_2__139),
        .O(q_i_9__25));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__86
       (.I0(q_i_8__35_n_0),
        .I1(q_i_2__140),
        .O(q_i_9__26));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__87
       (.I0(q_i_8__36_n_0),
        .I1(q_i_2__141),
        .O(q_i_9__27));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__88
       (.I0(q_i_8__37_n_0),
        .I1(q_i_2__142),
        .O(q_i_9__28));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__89
       (.I0(q_i_8__38_n_0),
        .I1(q_i_2__143),
        .O(q_i_9__29));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__90
       (.I0(q_i_8__39_n_0),
        .I1(q_i_2__144),
        .O(q_i_9__30));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__91
       (.I0(q_i_8__40_n_0),
        .I1(q_i_2__145),
        .O(q_i_9__31));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__92
       (.I0(q_i_8__41_n_0),
        .I1(q_i_2__146),
        .O(q_i_9__32));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__93
       (.I0(q_i_8__42_n_0),
        .I1(q_i_2__147),
        .O(q_i_9__33));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__94
       (.I0(q_i_8__43_n_0),
        .I1(q_i_2__148),
        .O(q_i_9__34));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__95
       (.I0(q_i_8__44_n_0),
        .I1(q_i_2__149),
        .O(q_i_9__35));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__96
       (.I0(q_i_8__45_n_0),
        .I1(q_i_2__150),
        .O(q_i_9__36));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__97
       (.I0(q_i_8__46_n_0),
        .I1(q_i_2__151),
        .O(q_i_9__37));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__98
       (.I0(q_i_8__47_n_0),
        .I1(q_i_2__152),
        .O(q_i_9__38));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__99
       (.I0(q_i_8__48_n_0),
        .I1(q_i_2__153),
        .O(q_i_9__39));
  LUT6 #(
    .INIT(64'h00000000DD22DD2D)) 
    q_i_6__30
       (.I0(q_reg_0),
        .I1(q_i_4__45_0),
        .I2(q_reg_8[1]),
        .I3(q_reg_8[2]),
        .I4(q_reg_8[0]),
        .I5(q_i_4__45_1),
        .O(q_i_6__30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__26
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__27
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__28
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__29
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__30
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__31
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__32
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__33
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__34
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__35
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__35_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__36
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__36_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__37
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__37_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__38
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__39
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__40
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__40_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__41
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__41_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__42
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__42_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__43
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__44
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__44_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__45
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__45_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__46
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__46_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__47
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__48
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__48_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__49
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__50
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__50_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__51
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__51_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__52
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__52_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__53
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__53_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__54
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__54_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__55
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__56
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_8__57
       (.I0(q_i_17__0_n_0),
        .I1(q_i_4__108_0),
        .I2(q_i_4__108_1),
        .I3(q_reg_3),
        .I4(q_reg_5),
        .I5(q_i_4__108_2),
        .O(q_i_8__57_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_1),
        .CLR(q_reg_7),
        .D(q_reg_6),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_486
   (DXIRin,
    q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2,
    q_reg_3);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;
  input q_reg_3;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__26
       (.I0(q_reg_n_0),
        .I1(q_reg_3),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_487
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    clk0,
    q_reg_37,
    q_i_6__30,
    q_i_6__30_0,
    q_i_6__30_1,
    q_i_6__30_2,
    q_i_7__40,
    q_i_7__40_0,
    q_i_4__108);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  input q_reg_35;
  input [0:0]q_reg_36;
  input clk0;
  input q_reg_37;
  input q_i_6__30;
  input q_i_6__30_0;
  input q_i_6__30_1;
  input q_i_6__30_2;
  input q_i_7__40;
  input q_i_7__40_0;
  input q_i_4__108;

  wire clk0;
  wire q_i_4__108;
  wire q_i_6__30;
  wire q_i_6__30_0;
  wire q_i_6__30_1;
  wire q_i_6__30_2;
  wire q_i_7__40;
  wire q_i_7__40_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire [0:0]q_reg_36;
  wire q_reg_37;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT4 #(
    .INIT(16'h0004)) 
    q_i_15__1
       (.I0(q_reg_0),
        .I1(q_i_6__30_0),
        .I2(q_i_7__40),
        .I3(q_i_7__40_0),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'hFFF9CC9F)) 
    q_i_16
       (.I0(q_reg_0),
        .I1(q_i_6__30),
        .I2(q_i_6__30_0),
        .I3(q_i_6__30_1),
        .I4(q_i_6__30_2),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__17
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_3));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__18
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_4));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__19
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_5));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__20
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_6));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__21
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_7));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__22
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_8));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__23
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_9));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__24
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_10));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__25
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_11));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__26
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_12));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__27
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_13));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__28
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_14));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__29
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_15));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__30
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_16));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__31
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_17));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__32
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_18));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__33
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_19));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__34
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_20));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__35
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_21));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__36
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_22));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__37
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_23));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__38
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_24));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__39
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_25));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__40
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_26));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__41
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_27));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__42
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_28));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__43
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_29));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__44
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_30));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__45
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_31));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__46
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_32));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__47
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_33));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9__48
       (.I0(q_reg_2),
        .I1(q_i_4__108),
        .O(q_reg_34));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_35),
        .CLR(q_reg_37),
        .D(q_reg_36),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_488
   (q_reg_0,
    DXIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    clk0,
    q_reg_4,
    q_reg_5,
    q_i_4__45,
    q_i_4__45_0,
    q_i_4__45_1,
    q_i_4__45_2,
    FDIR);
  output [0:0]q_reg_0;
  output [0:0]DXIRin;
  output q_reg_1;
  input q_reg_2;
  input [0:0]q_reg_3;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input q_i_4__45;
  input q_i_4__45_0;
  input q_i_4__45_1;
  input q_i_4__45_2;
  input [0:0]FDIR;

  wire [0:0]DXIRin;
  wire [0:0]FDIR;
  wire clk0;
  wire q_i_4__45;
  wire q_i_4__45_0;
  wire q_i_4__45_1;
  wire q_i_4__45_2;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT6 #(
    .INIT(64'hFAFFF99FFF5FF99F)) 
    q_i_10__10
       (.I0(q_i_4__45),
        .I1(q_reg_0),
        .I2(q_i_4__45_0),
        .I3(q_i_4__45_1),
        .I4(q_i_4__45_2),
        .I5(FDIR),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__28
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_489
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_i_10__14_0,
    q_i_10__15_0,
    q_i_10__16_0,
    q_i_10__17_0,
    q_i_10__18_0,
    q_i_10__19_0,
    q_i_10__20_0,
    q_i_10__21_0,
    q_i_10__22_0,
    q_i_10__23_0,
    q_i_10__24_0,
    q_i_10__25_0,
    q_i_10__26_0,
    q_i_10__27_0,
    q_i_10__28_0,
    q_i_10__29_0,
    q_i_10__30_0,
    q_i_10__31_0,
    q_i_10__32_0,
    q_i_10__33_0,
    q_i_10__34_0,
    q_i_10__35_0,
    q_i_10__36_0,
    q_i_10__37_0,
    q_i_10__38_0,
    q_i_10__39_0,
    q_i_10__40_0,
    q_i_10__41_0,
    q_i_10__42_0,
    q_i_10__43_0,
    q_i_10__44_0,
    q_i_10__45_0,
    q_reg_7,
    q_reg_8,
    clk0,
    q_reg_9,
    FDIR,
    q_i_7__72,
    q_i_5__101,
    readRegBOneHot,
    q_i_4__140_0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_i_10__14_0;
  output q_i_10__15_0;
  output q_i_10__16_0;
  output q_i_10__17_0;
  output q_i_10__18_0;
  output q_i_10__19_0;
  output q_i_10__20_0;
  output q_i_10__21_0;
  output q_i_10__22_0;
  output q_i_10__23_0;
  output q_i_10__24_0;
  output q_i_10__25_0;
  output q_i_10__26_0;
  output q_i_10__27_0;
  output q_i_10__28_0;
  output q_i_10__29_0;
  output q_i_10__30_0;
  output q_i_10__31_0;
  output q_i_10__32_0;
  output q_i_10__33_0;
  output q_i_10__34_0;
  output q_i_10__35_0;
  output q_i_10__36_0;
  output q_i_10__37_0;
  output q_i_10__38_0;
  output q_i_10__39_0;
  output q_i_10__40_0;
  output q_i_10__41_0;
  output q_i_10__42_0;
  output q_i_10__43_0;
  output q_i_10__44_0;
  output q_i_10__45_0;
  input q_reg_7;
  input [0:0]q_reg_8;
  input clk0;
  input q_reg_9;
  input [1:0]FDIR;
  input q_i_7__72;
  input q_i_5__101;
  input [2:0]readRegBOneHot;
  input q_i_4__140_0;

  wire [1:0]FDIR;
  wire clk0;
  wire q_i_10__14_0;
  wire q_i_10__14_n_0;
  wire q_i_10__15_0;
  wire q_i_10__15_n_0;
  wire q_i_10__16_0;
  wire q_i_10__16_n_0;
  wire q_i_10__17_0;
  wire q_i_10__17_n_0;
  wire q_i_10__18_0;
  wire q_i_10__18_n_0;
  wire q_i_10__19_0;
  wire q_i_10__19_n_0;
  wire q_i_10__20_0;
  wire q_i_10__20_n_0;
  wire q_i_10__21_0;
  wire q_i_10__21_n_0;
  wire q_i_10__22_0;
  wire q_i_10__22_n_0;
  wire q_i_10__23_0;
  wire q_i_10__23_n_0;
  wire q_i_10__24_0;
  wire q_i_10__24_n_0;
  wire q_i_10__25_0;
  wire q_i_10__25_n_0;
  wire q_i_10__26_0;
  wire q_i_10__26_n_0;
  wire q_i_10__27_0;
  wire q_i_10__27_n_0;
  wire q_i_10__28_0;
  wire q_i_10__28_n_0;
  wire q_i_10__29_0;
  wire q_i_10__29_n_0;
  wire q_i_10__30_0;
  wire q_i_10__30_n_0;
  wire q_i_10__31_0;
  wire q_i_10__31_n_0;
  wire q_i_10__32_0;
  wire q_i_10__32_n_0;
  wire q_i_10__33_0;
  wire q_i_10__33_n_0;
  wire q_i_10__34_0;
  wire q_i_10__34_n_0;
  wire q_i_10__35_0;
  wire q_i_10__35_n_0;
  wire q_i_10__36_0;
  wire q_i_10__36_n_0;
  wire q_i_10__37_0;
  wire q_i_10__37_n_0;
  wire q_i_10__38_0;
  wire q_i_10__38_n_0;
  wire q_i_10__39_0;
  wire q_i_10__39_n_0;
  wire q_i_10__40_0;
  wire q_i_10__40_n_0;
  wire q_i_10__41_0;
  wire q_i_10__41_n_0;
  wire q_i_10__42_0;
  wire q_i_10__42_n_0;
  wire q_i_10__43_0;
  wire q_i_10__43_n_0;
  wire q_i_10__44_0;
  wire q_i_10__44_n_0;
  wire q_i_10__45_0;
  wire q_i_10__45_n_0;
  wire q_i_4__140_0;
  wire q_i_5__101;
  wire q_i_7__72;
  wire q_i_9__49_n_0;
  wire q_i_9__50_n_0;
  wire q_i_9__51_n_0;
  wire q_i_9__52_n_0;
  wire q_i_9__53_n_0;
  wire q_i_9__54_n_0;
  wire q_i_9__55_n_0;
  wire q_i_9__56_n_0;
  wire q_i_9__57_n_0;
  wire q_i_9__58_n_0;
  wire q_i_9__59_n_0;
  wire q_i_9__60_n_0;
  wire q_i_9__61_n_0;
  wire q_i_9__62_n_0;
  wire q_i_9__63_n_0;
  wire q_i_9__64_n_0;
  wire q_i_9__65_n_0;
  wire q_i_9__66_n_0;
  wire q_i_9__67_n_0;
  wire q_i_9__68_n_0;
  wire q_i_9__69_n_0;
  wire q_i_9__70_n_0;
  wire q_i_9__71_n_0;
  wire q_i_9__72_n_0;
  wire q_i_9__73_n_0;
  wire q_i_9__74_n_0;
  wire q_i_9__75_n_0;
  wire q_i_9__76_n_0;
  wire q_i_9__77_n_0;
  wire q_i_9__78_n_0;
  wire q_i_9__79_n_0;
  wire q_i_9__80_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [0:0]q_reg_8;
  wire q_reg_9;
  wire [2:0]readRegBOneHot;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__14
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__14_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__15
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__16
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__17
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__17_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__18
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__18_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__19
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__20
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__20_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__21
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__22
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__22_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__23
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__23_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__24
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__24_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__25
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__26
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__26_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__27
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__28
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__29
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__29_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__30
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__30_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__31
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__31_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__32
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__33
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__33_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__34
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__35
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__35_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__36
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__37
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__37_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__38
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__38_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__39
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__39_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__40
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__40_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__41
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__41_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__42
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__42_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__43
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__43_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__44
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__44_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_10__45
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(readRegBOneHot[1]),
        .I3(q_reg_5),
        .O(q_i_10__45_n_0));
  LUT5 #(
    .INIT(32'hCA00C000)) 
    q_i_11__11
       (.I0(q_reg_0),
        .I1(FDIR[0]),
        .I2(q_i_7__72),
        .I3(q_i_5__101),
        .I4(FDIR[1]),
        .O(q_reg_4));
  LUT4 #(
    .INIT(16'h0008)) 
    q_i_12__11
       (.I0(q_reg_0),
        .I1(q_i_5__101),
        .I2(q_i_7__72),
        .I3(FDIR[1]),
        .O(q_reg_6));
  LUT4 #(
    .INIT(16'h0008)) 
    q_i_13__3
       (.I0(q_reg_0),
        .I1(FDIR[1]),
        .I2(q_i_7__72),
        .I3(q_i_5__101),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h1000)) 
    q_i_15__2
       (.I0(q_reg_0),
        .I1(q_i_7__72),
        .I2(q_i_5__101),
        .I3(FDIR[1]),
        .O(q_reg_2));
  LUT4 #(
    .INIT(16'h0004)) 
    q_i_16__1
       (.I0(q_reg_0),
        .I1(q_i_5__101),
        .I2(q_i_7__72),
        .I3(FDIR[1]),
        .O(q_reg_3));
  LUT4 #(
    .INIT(16'h0004)) 
    q_i_17__1
       (.I0(q_reg_0),
        .I1(FDIR[1]),
        .I2(q_i_7__72),
        .I3(q_i_5__101),
        .O(q_reg_5));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__109
       (.I0(q_i_9__49_n_0),
        .I1(q_i_10__14_n_0),
        .O(q_i_10__14_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__110
       (.I0(q_i_9__50_n_0),
        .I1(q_i_10__15_n_0),
        .O(q_i_10__15_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__111
       (.I0(q_i_9__51_n_0),
        .I1(q_i_10__16_n_0),
        .O(q_i_10__16_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__112
       (.I0(q_i_9__52_n_0),
        .I1(q_i_10__17_n_0),
        .O(q_i_10__17_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__113
       (.I0(q_i_9__53_n_0),
        .I1(q_i_10__18_n_0),
        .O(q_i_10__18_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__114
       (.I0(q_i_9__54_n_0),
        .I1(q_i_10__19_n_0),
        .O(q_i_10__19_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__115
       (.I0(q_i_9__55_n_0),
        .I1(q_i_10__20_n_0),
        .O(q_i_10__20_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__116
       (.I0(q_i_9__56_n_0),
        .I1(q_i_10__21_n_0),
        .O(q_i_10__21_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__117
       (.I0(q_i_9__57_n_0),
        .I1(q_i_10__22_n_0),
        .O(q_i_10__22_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__118
       (.I0(q_i_9__58_n_0),
        .I1(q_i_10__23_n_0),
        .O(q_i_10__23_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__119
       (.I0(q_i_9__59_n_0),
        .I1(q_i_10__24_n_0),
        .O(q_i_10__24_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__120
       (.I0(q_i_9__60_n_0),
        .I1(q_i_10__25_n_0),
        .O(q_i_10__25_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__121
       (.I0(q_i_9__61_n_0),
        .I1(q_i_10__26_n_0),
        .O(q_i_10__26_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__122
       (.I0(q_i_9__62_n_0),
        .I1(q_i_10__27_n_0),
        .O(q_i_10__27_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__123
       (.I0(q_i_9__63_n_0),
        .I1(q_i_10__28_n_0),
        .O(q_i_10__28_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__124
       (.I0(q_i_9__64_n_0),
        .I1(q_i_10__29_n_0),
        .O(q_i_10__29_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__125
       (.I0(q_i_9__65_n_0),
        .I1(q_i_10__30_n_0),
        .O(q_i_10__30_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__126
       (.I0(q_i_9__66_n_0),
        .I1(q_i_10__31_n_0),
        .O(q_i_10__31_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__127
       (.I0(q_i_9__67_n_0),
        .I1(q_i_10__32_n_0),
        .O(q_i_10__32_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__128
       (.I0(q_i_9__68_n_0),
        .I1(q_i_10__33_n_0),
        .O(q_i_10__33_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__129
       (.I0(q_i_9__69_n_0),
        .I1(q_i_10__34_n_0),
        .O(q_i_10__34_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__130
       (.I0(q_i_9__70_n_0),
        .I1(q_i_10__35_n_0),
        .O(q_i_10__35_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__131
       (.I0(q_i_9__71_n_0),
        .I1(q_i_10__36_n_0),
        .O(q_i_10__36_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__132
       (.I0(q_i_9__72_n_0),
        .I1(q_i_10__37_n_0),
        .O(q_i_10__37_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__133
       (.I0(q_i_9__73_n_0),
        .I1(q_i_10__38_n_0),
        .O(q_i_10__38_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__134
       (.I0(q_i_9__74_n_0),
        .I1(q_i_10__39_n_0),
        .O(q_i_10__39_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__135
       (.I0(q_i_9__75_n_0),
        .I1(q_i_10__40_n_0),
        .O(q_i_10__40_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__136
       (.I0(q_i_9__76_n_0),
        .I1(q_i_10__41_n_0),
        .O(q_i_10__41_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__137
       (.I0(q_i_9__77_n_0),
        .I1(q_i_10__42_n_0),
        .O(q_i_10__42_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__138
       (.I0(q_i_9__78_n_0),
        .I1(q_i_10__43_n_0),
        .O(q_i_10__43_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__139
       (.I0(q_i_9__79_n_0),
        .I1(q_i_10__44_n_0),
        .O(q_i_10__44_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4__140
       (.I0(q_i_9__80_n_0),
        .I1(q_i_10__45_n_0),
        .O(q_i_10__45_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__49
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__50
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__50_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__51
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__51_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__52
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__52_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__53
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__53_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__54
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__54_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__55
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__56
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__57
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__57_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__58
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__58_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__59
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__60
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__60_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__61
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__61_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__62
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__62_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__63
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__63_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__64
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__64_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__65
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__65_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__66
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__66_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__67
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__68
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__69
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__70
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__70_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__71
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__71_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__72
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__72_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__73
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__73_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__74
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__74_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__75
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__75_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__76
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__76_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__77
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__77_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__78
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__78_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__79
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_9__80
       (.I0(readRegBOneHot[0]),
        .I1(q_reg_4),
        .I2(q_reg_6),
        .I3(readRegBOneHot[2]),
        .I4(q_reg_1),
        .I5(q_i_4__140_0),
        .O(q_i_9__80_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_7),
        .CLR(q_reg_9),
        .D(q_reg_8),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_49
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_490
   (FDIR,
    DXIRin,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    clk0,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_i_6__50,
    q_i_6__50_0,
    q_i_6__50_1,
    q_i_6__82);
  output [0:0]FDIR;
  output [1:0]DXIRin;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  input q_reg_6;
  input [0:0]q_reg_7;
  input clk0;
  input q_reg_8;
  input q_reg_9;
  input [2:0]q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_i_6__50;
  input q_i_6__50_0;
  input q_i_6__50_1;
  input q_i_6__82;

  wire [1:0]DXIRin;
  wire [0:0]FDIR;
  wire clk0;
  wire q_i_6__50;
  wire q_i_6__50_0;
  wire q_i_6__50_1;
  wire q_i_6__82;
  wire q_reg_0;
  wire q_reg_1;
  wire [2:0]q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [0:0]q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT4 #(
    .INIT(16'h4000)) 
    q_i_10__9
       (.I0(q_reg_1),
        .I1(q_i_6__50),
        .I2(q_i_6__50_1),
        .I3(q_i_6__50_0),
        .O(q_reg_2));
  LUT4 #(
    .INIT(16'h0040)) 
    q_i_14__0
       (.I0(q_reg_1),
        .I1(q_i_6__50),
        .I2(q_i_6__50_0),
        .I3(q_i_6__50_1),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'h0004)) 
    q_i_14__1
       (.I0(q_reg_4),
        .I1(q_i_6__82),
        .I2(q_reg_10[0]),
        .I3(q_i_6__50_0),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'hFFF2EFFB)) 
    q_i_17
       (.I0(FDIR),
        .I1(q_reg_10[1]),
        .I2(q_reg_11),
        .I3(q_reg_10[2]),
        .I4(q_reg_12),
        .O(q_reg_4));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_i_18
       (.I0(FDIR),
        .I1(q_reg_10[1]),
        .I2(q_reg_12),
        .I3(q_reg_10[2]),
        .I4(q_reg_11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h0202000A00020008)) 
    q_i_1__135
       (.I0(q_reg_9),
        .I1(FDIR),
        .I2(q_reg_10[2]),
        .I3(q_reg_11),
        .I4(q_reg_12),
        .I5(q_reg_10[1]),
        .O(DXIRin[1]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__29
       (.I0(FDIR),
        .I1(q_reg_9),
        .O(DXIRin[0]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    q_i_1__337
       (.I0(q_reg_9),
        .I1(FDIR),
        .I2(q_reg_10[1]),
        .I3(q_reg_11),
        .I4(q_reg_10[2]),
        .I5(q_reg_12),
        .O(q_reg_5));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_6),
        .CLR(q_reg_8),
        .D(q_reg_7),
        .Q(FDIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_491
   (q_reg_0,
    DXIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    clk0,
    q_reg_4,
    q_reg_5,
    FDIR,
    q_reg_6,
    q_reg_7);
  output [0:0]q_reg_0;
  output [4:0]DXIRin;
  output q_reg_1;
  input q_reg_2;
  input [0:0]q_reg_3;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input [1:0]FDIR;
  input q_reg_6;
  input q_reg_7;

  wire [4:0]DXIRin;
  wire [1:0]FDIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT5 #(
    .INIT(32'h00400000)) 
    q_i_15__0
       (.I0(q_reg_0),
        .I1(FDIR[0]),
        .I2(q_reg_7),
        .I3(FDIR[1]),
        .I4(q_reg_6),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h0020000000000080)) 
    q_i_1__128
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(FDIR[0]),
        .I3(FDIR[1]),
        .I4(q_reg_6),
        .I5(q_reg_7),
        .O(DXIRin[1]));
  LUT6 #(
    .INIT(64'h0000200000022082)) 
    q_i_1__129
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(FDIR[0]),
        .I3(q_reg_7),
        .I4(FDIR[1]),
        .I5(q_reg_6),
        .O(DXIRin[2]));
  LUT6 #(
    .INIT(64'h000000000002A808)) 
    q_i_1__130
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(FDIR[0]),
        .I3(q_reg_7),
        .I4(FDIR[1]),
        .I5(q_reg_6),
        .O(DXIRin[3]));
  LUT6 #(
    .INIT(64'hAAAA8AA0AAAAAA8A)) 
    q_i_1__140
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(q_reg_7),
        .I3(q_reg_6),
        .I4(FDIR[1]),
        .I5(FDIR[0]),
        .O(DXIRin[4]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__30
       (.I0(q_reg_0),
        .I1(q_reg_5),
        .O(DXIRin[0]));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_492
   (q_reg_0,
    DXIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    clk0,
    q_reg_4,
    q_reg_5,
    FDIR,
    q_reg_6);
  output q_reg_0;
  output [1:0]DXIRin;
  output q_reg_1;
  input q_reg_2;
  input [0:0]q_reg_3;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input [2:0]FDIR;
  input q_reg_6;

  wire [1:0]DXIRin;
  wire [2:0]FDIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  LUT6 #(
    .INIT(64'h00080000000A2008)) 
    q_i_1__133
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(FDIR[2]),
        .I3(q_reg_6),
        .I4(FDIR[1]),
        .I5(FDIR[0]),
        .O(DXIRin[0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    q_i_1__136
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(q_reg_6),
        .I3(FDIR[2]),
        .I4(FDIR[0]),
        .I5(FDIR[1]),
        .O(DXIRin[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    q_i_7__24
       (.I0(q_reg_0),
        .I1(FDIR[0]),
        .I2(FDIR[1]),
        .I3(q_reg_6),
        .I4(FDIR[2]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_2),
        .CLR(q_reg_4),
        .D(q_reg_3),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_493
   (FDIR,
    DXIRin,
    q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6);
  output [0:0]FDIR;
  output [5:0]DXIRin;
  input q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [1:0]q_reg_5;
  input q_reg_6;

  wire [5:0]DXIRin;
  wire [0:0]FDIR;
  wire clk0;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [1:0]q_reg_5;
  wire q_reg_6;

  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__132
       (.I0(FDIR),
        .I1(q_reg_4),
        .I2(q_reg_5[1]),
        .I3(q_reg_5[0]),
        .I4(q_reg_6),
        .I5(q_reg_3),
        .O(DXIRin[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    q_i_1__137
       (.I0(FDIR),
        .I1(q_reg_4),
        .I2(q_reg_5[1]),
        .I3(q_reg_5[0]),
        .I4(q_reg_3),
        .O(DXIRin[2]));
  LUT6 #(
    .INIT(64'h0202020200000282)) 
    q_i_1__141
       (.I0(q_reg_3),
        .I1(FDIR),
        .I2(q_reg_4),
        .I3(q_reg_5[1]),
        .I4(q_reg_5[0]),
        .I5(q_reg_6),
        .O(DXIRin[3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    q_i_1__142
       (.I0(q_reg_3),
        .I1(FDIR),
        .I2(q_reg_6),
        .I3(q_reg_5[0]),
        .I4(q_reg_5[1]),
        .I5(q_reg_4),
        .O(DXIRin[4]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    q_i_1__143
       (.I0(FDIR),
        .I1(q_reg_6),
        .I2(q_reg_5[0]),
        .I3(q_reg_5[1]),
        .I4(q_reg_4),
        .I5(q_reg_3),
        .O(DXIRin[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__31
       (.I0(FDIR),
        .I1(q_reg_3),
        .O(DXIRin[0]));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(FDIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_494
   (q_reg_0,
    DXIRin,
    q_reg_1,
    q_reg_2,
    clk0,
    q_reg_3,
    FDIR,
    q_reg_4,
    q_reg_5);
  output q_reg_0;
  output [3:0]DXIRin;
  input q_reg_1;
  input [0:0]q_reg_2;
  input clk0;
  input q_reg_3;
  input [2:0]FDIR;
  input q_reg_4;
  input q_reg_5;

  wire [3:0]DXIRin;
  wire [2:0]FDIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT6 #(
    .INIT(64'h1000100400000000)) 
    q_i_1__131
       (.I0(q_reg_0),
        .I1(FDIR[2]),
        .I2(q_reg_4),
        .I3(FDIR[0]),
        .I4(FDIR[1]),
        .I5(q_reg_5),
        .O(DXIRin[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    q_i_1__134
       (.I0(q_reg_0),
        .I1(FDIR[2]),
        .I2(q_reg_4),
        .I3(FDIR[0]),
        .I4(FDIR[1]),
        .I5(q_reg_5),
        .O(DXIRin[1]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    q_i_1__138
       (.I0(q_reg_5),
        .I1(q_reg_0),
        .I2(FDIR[2]),
        .I3(q_reg_4),
        .I4(FDIR[1]),
        .I5(FDIR[0]),
        .O(DXIRin[2]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    q_i_1__139
       (.I0(q_reg_0),
        .I1(FDIR[2]),
        .I2(q_reg_4),
        .I3(FDIR[0]),
        .I4(FDIR[1]),
        .I5(q_reg_5),
        .O(DXIRin[3]));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_1),
        .CLR(q_reg_3),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_495
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__32
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_496
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__33
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_497
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__34
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_498
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__35
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_499
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__36
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_50
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_500
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__37
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_501
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__38
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_502
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__39
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_503
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__40
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_504
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__41
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_505
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__42
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_506
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__43
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_507
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__44
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_508
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__45
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_509
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__46
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_51
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_510
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__47
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_511
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__48
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_512
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__49
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_513
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__50
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_514
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__51
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_515
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__52
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_516
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__53
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_517
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__54
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_518
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__55
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_519
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__56
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_52
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_520
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__57
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_521
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__58
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_522
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__59
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_523
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__60
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_524
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__61
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_525
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__62
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_526
   (DXIRin,
    q_reg_0,
    FDIRin,
    clk0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIRin;
  input q_reg_0;
  input [0:0]FDIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIRin;
  wire [0:0]FDIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__63
       (.I0(q_reg_n_0),
        .I1(q_reg_2),
        .O(DXIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(q_reg_0),
        .CLR(q_reg_1),
        .D(FDIRin),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_527
   (DXIR,
    D,
    DXIRin,
    clk0,
    q_reg_0,
    \sevenseg_latch_reg[0] ,
    \sevenseg_latch_reg[0]_0 ,
    \sevenseg_latch_reg[0]_1 ,
    \sevenseg_latch_reg[0]_2 );
  output [0:0]DXIR;
  output [0:0]D;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input \sevenseg_latch_reg[0] ;
  input \sevenseg_latch_reg[0]_0 ;
  input [0:0]\sevenseg_latch_reg[0]_1 ;
  input \sevenseg_latch_reg[0]_2 ;

  wire [0:0]D;
  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire \sevenseg_latch_reg[0] ;
  wire \sevenseg_latch_reg[0]_0 ;
  wire [0:0]\sevenseg_latch_reg[0]_1 ;
  wire \sevenseg_latch_reg[0]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[0]_i_1 
       (.I0(DXIR),
        .I1(\sevenseg_latch_reg[0] ),
        .I2(\sevenseg_latch_reg[0]_0 ),
        .I3(\sevenseg_latch_reg[0]_1 ),
        .I4(\sevenseg_latch_reg[0]_2 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_528
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_529
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_53
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_530
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_531
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_532
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_533
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_534
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_535
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_536
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_537
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_538
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_539
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_54
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_540
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_541
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_542
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_543
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_544
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_545
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_546
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_547
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_548
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_549
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_55
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_550
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_551
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_552
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_553
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_554
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_555
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_556
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_557
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_558
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_559
   (DXIR,
    CPU_RESETN,
    DXIRin,
    clk0,
    CPU_RESETN_IBUF);
  output [0:0]DXIR;
  output CPU_RESETN;
  input [0:0]DXIRin;
  input clk0;
  input CPU_RESETN_IBUF;

  wire CPU_RESETN;
  wire CPU_RESETN_IBUF;
  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;

  LUT1 #(
    .INIT(2'h1)) 
    q_i_3__72
       (.I0(CPU_RESETN_IBUF),
        .O(CPU_RESETN));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(CPU_RESETN),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_56
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_560
   (DXIR,
    q_reg_0,
    ALUop,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    DXIRin,
    clk0,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    md_result,
    q_reg_19,
    q_i_6__13,
    q_i_6__13_0,
    q_i_6__16,
    q_i_6__16_0,
    q_i_13__1,
    q_i_15,
    q_i_15_0,
    q_i_29,
    q_i_29_0,
    q_i_29_1,
    q_i_2__56,
    q_i_2__56_0,
    alu_inB,
    q_i_8__5,
    q_i_3__31,
    q_i_3__31_0,
    q_i_5__27_0,
    q_i_13__1_0,
    q_i_13__1_1,
    q_i_5__26,
    q_i_5__17,
    q_i_6__13_1,
    q_i_6__15);
  output [0:0]DXIR;
  output q_reg_0;
  output [0:0]ALUop;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input [0:0]md_result;
  input q_reg_19;
  input q_i_6__13;
  input q_i_6__13_0;
  input q_i_6__16;
  input q_i_6__16_0;
  input [3:0]q_i_13__1;
  input q_i_15;
  input q_i_15_0;
  input q_i_29;
  input q_i_29_0;
  input q_i_29_1;
  input q_i_2__56;
  input q_i_2__56_0;
  input [6:0]alu_inB;
  input q_i_8__5;
  input q_i_3__31;
  input q_i_3__31_0;
  input q_i_5__27_0;
  input q_i_13__1_0;
  input q_i_13__1_1;
  input q_i_5__26;
  input q_i_5__17;
  input q_i_6__13_1;
  input q_i_6__15;

  wire [0:0]ALUop;
  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [6:0]alu_inB;
  wire clk0;
  wire [0:0]md_result;
  wire [3:0]q_i_13__1;
  wire q_i_13__1_0;
  wire q_i_13__1_1;
  wire q_i_15;
  wire q_i_15_0;
  wire q_i_29;
  wire q_i_29_0;
  wire q_i_29_1;
  wire q_i_2__56;
  wire q_i_2__56_0;
  wire q_i_3__31;
  wire q_i_3__31_0;
  wire q_i_4__39_n_0;
  wire q_i_5__17;
  wire q_i_5__26;
  wire q_i_5__27_0;
  wire q_i_6__13;
  wire q_i_6__13_0;
  wire q_i_6__13_1;
  wire q_i_6__15;
  wire q_i_6__16;
  wire q_i_6__16_0;
  wire q_i_6__19_n_0;
  wire q_i_8__5;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  LUT4 #(
    .INIT(16'h0087)) 
    q_i_11__5
       (.I0(DXIR),
        .I1(q_reg_17),
        .I2(alu_inB[6]),
        .I3(q_i_6__13_1),
        .O(q_reg_14));
  LUT6 #(
    .INIT(64'h0000000059AA5955)) 
    q_i_13__0
       (.I0(q_reg_4),
        .I1(q_reg_18),
        .I2(q_i_13__1[3]),
        .I3(q_i_13__1[2]),
        .I4(q_i_8__5),
        .I5(q_i_2__56_0),
        .O(q_reg_10));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    q_i_2__58
       (.I0(q_i_4__39_n_0),
        .I1(q_reg_17),
        .I2(q_reg_18),
        .I3(md_result),
        .I4(q_reg_19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    q_i_30
       (.I0(q_reg_6),
        .I1(q_i_29),
        .I2(q_i_29_0),
        .I3(q_reg_7),
        .I4(q_i_29_1),
        .I5(q_i_4__39_n_0),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'h0BF4F40BF40B0BF4)) 
    q_i_3__23
       (.I0(q_reg_8),
        .I1(q_reg_9),
        .I2(q_i_2__56),
        .I3(q_i_2__56_0),
        .I4(q_reg_4),
        .I5(alu_inB[3]),
        .O(q_reg_6));
  LUT5 #(
    .INIT(32'h69999666)) 
    q_i_4__39
       (.I0(q_reg_9),
        .I1(q_i_5__26),
        .I2(DXIR),
        .I3(q_reg_17),
        .I4(alu_inB[2]),
        .O(q_i_4__39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_4__48
       (.I0(DXIR),
        .I1(q_reg_17),
        .I2(q_reg_18),
        .O(ALUop));
  LUT6 #(
    .INIT(64'h8E71D42B718E2BD4)) 
    q_i_5__27
       (.I0(q_i_6__19_n_0),
        .I1(alu_inB[0]),
        .I2(q_i_3__31),
        .I3(alu_inB[1]),
        .I4(q_reg_4),
        .I5(q_i_3__31_0),
        .O(q_reg_7));
  LUT5 #(
    .INIT(32'hFFFF4111)) 
    q_i_5__29
       (.I0(q_i_5__26),
        .I1(alu_inB[2]),
        .I2(q_reg_17),
        .I3(DXIR),
        .I4(q_reg_12),
        .O(q_reg_8));
  LUT6 #(
    .INIT(64'h71F3FCD43071D4C0)) 
    q_i_6__18
       (.I0(q_i_6__19_n_0),
        .I1(alu_inB[1]),
        .I2(q_i_3__31_0),
        .I3(alu_inB[0]),
        .I4(q_reg_4),
        .I5(q_i_3__31),
        .O(q_reg_9));
  LUT6 #(
    .INIT(64'h5355535533335555)) 
    q_i_6__19
       (.I0(q_reg_4),
        .I1(q_i_29_0),
        .I2(q_i_13__1[3]),
        .I3(q_i_13__1[0]),
        .I4(q_i_5__27_0),
        .I5(q_i_13__1[2]),
        .O(q_i_6__19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_6__26
       (.I0(DXIR),
        .I1(q_reg_17),
        .O(q_reg_4));
  LUT5 #(
    .INIT(32'hAAAAEBBB)) 
    q_i_6__27
       (.I0(q_reg_3),
        .I1(alu_inB[5]),
        .I2(q_reg_17),
        .I3(DXIR),
        .I4(q_i_5__17),
        .O(q_reg_13));
  LUT2 #(
    .INIT(4'hB)) 
    q_i_7__10
       (.I0(q_reg_8),
        .I1(q_reg_9),
        .O(q_reg_11));
  LUT4 #(
    .INIT(16'h7800)) 
    q_i_7__37
       (.I0(DXIR),
        .I1(q_reg_17),
        .I2(q_i_6__13),
        .I3(q_i_6__13_0),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h7800)) 
    q_i_8__24
       (.I0(DXIR),
        .I1(q_reg_17),
        .I2(q_i_6__16),
        .I3(q_i_6__16_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000059AA5955)) 
    q_i_8__4
       (.I0(q_reg_4),
        .I1(q_i_13__1[1]),
        .I2(q_i_13__1[3]),
        .I3(q_i_13__1[2]),
        .I4(q_i_15),
        .I5(q_i_15_0),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h0000000059AA5955)) 
    q_i_8__6
       (.I0(q_reg_4),
        .I1(q_reg_18),
        .I2(q_i_13__1[3]),
        .I3(q_i_13__1[2]),
        .I4(q_i_13__1_0),
        .I5(q_i_13__1_1),
        .O(q_reg_12));
  LUT5 #(
    .INIT(32'hAAAAEBBB)) 
    q_i_9__9
       (.I0(q_reg_10),
        .I1(alu_inB[4]),
        .I2(q_reg_17),
        .I3(DXIR),
        .I4(q_i_6__15),
        .O(q_reg_15));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_16),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_561
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_562
   (q_reg_0,
    D,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    DXIRin,
    clk0,
    q_reg_4,
    \sevenseg_latch_reg[13] ,
    \sevenseg_latch_reg[13]_0 ,
    DXIR,
    q_reg_5,
    MWIR,
    q_i_4__46,
    q_i_4__46_0);
  output [0:0]q_reg_0;
  output [0:0]D;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_4;
  input \sevenseg_latch_reg[13] ;
  input \sevenseg_latch_reg[13]_0 ;
  input [3:0]DXIR;
  input q_reg_5;
  input [0:0]MWIR;
  input q_i_4__46;
  input q_i_4__46_0;

  wire [0:0]D;
  wire [3:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]MWIR;
  wire clk0;
  wire q_i_4__46;
  wire q_i_4__46_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire \sevenseg_latch_reg[13] ;
  wire \sevenseg_latch_reg[13]_0 ;

  LUT6 #(
    .INIT(64'h5AAA88885AA51111)) 
    q_i_10__11
       (.I0(MWIR),
        .I1(q_reg_0),
        .I2(q_i_4__46),
        .I3(q_i_4__46_0),
        .I4(DXIR[2]),
        .I5(\sevenseg_latch_reg[13]_0 ),
        .O(q_reg_2));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__248
       (.I0(q_reg_0),
        .I1(DXIR[3]),
        .I2(DXIR[1]),
        .I3(q_reg_5),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_7__34
       (.I0(q_reg_0),
        .I1(DXIR[3]),
        .O(q_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_4),
        .D(DXIRin),
        .Q(q_reg_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[13]_i_1 
       (.I0(q_reg_0),
        .I1(\sevenseg_latch_reg[13] ),
        .I2(\sevenseg_latch_reg[13]_0 ),
        .I3(DXIR[0]),
        .I4(q_reg_1),
        .O(D));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_563
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_564
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_565
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_566
   (q_reg_0,
    modified_rd,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_i_4__46,
    DXIR);
  output q_reg_0;
  output [1:0]modified_rd;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_i_4__46;
  input [1:0]DXIR;

  wire [1:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire [1:0]modified_rd;
  wire q_i_4__46;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT3 #(
    .INIT(8'hCD)) 
    q_i_18__0
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_i_4__46),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h76)) 
    q_i_1__286
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .O(modified_rd[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h5E)) 
    q_i_1__288
       (.I0(q_reg_0),
        .I1(DXIR[0]),
        .I2(q_reg_4),
        .O(modified_rd[1]));
  LUT5 #(
    .INIT(32'hCD00CDFF)) 
    q_i_5__44
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_i_4__46),
        .I3(DXIR[1]),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_567
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_568
   (DXIR,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    alu_result,
    DXIRin,
    clk0,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_i_3__67,
    q_i_4__65_0,
    q_i_4__50,
    q_reg_10,
    operation,
    q_reg_11,
    q_reg_12);
  output [0:0]DXIR;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output [0:0]alu_result;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_7;
  input [8:0]q_reg_8;
  input q_reg_9;
  input q_i_3__67;
  input q_i_4__65_0;
  input q_i_4__50;
  input q_reg_10;
  input operation;
  input q_reg_11;
  input q_reg_12;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]alu_result;
  wire clk0;
  wire operation;
  wire q_i_3__67;
  wire q_i_4__50;
  wire q_i_4__65_0;
  wire q_i_5__55_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [8:0]q_reg_8;
  wire q_reg_9;

  LUT4 #(
    .INIT(16'h44F0)) 
    q_i_1__222
       (.I0(DXIR),
        .I1(q_reg_8[0]),
        .I2(q_reg_9),
        .I3(q_reg_8[8]),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'h0F006666)) 
    q_i_3__83
       (.I0(q_reg_0),
        .I1(q_reg_10),
        .I2(operation),
        .I3(q_reg_11),
        .I4(q_reg_12),
        .O(alu_result));
  LUT4 #(
    .INIT(16'h59A6)) 
    q_i_4__65
       (.I0(q_i_5__55_n_0),
        .I1(q_reg_8[1]),
        .I2(DXIR),
        .I3(q_reg_8[7]),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'hDDBD2242)) 
    q_i_4__66
       (.I0(q_reg_8[3]),
        .I1(q_reg_2),
        .I2(q_i_3__67),
        .I3(DXIR),
        .I4(q_reg_8[4]),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hDCCCCCCCCCCCCCC4)) 
    q_i_5__55
       (.I0(q_reg_2),
        .I1(q_i_4__65_0),
        .I2(q_reg_8[3]),
        .I3(q_reg_8[5]),
        .I4(q_reg_8[6]),
        .I5(q_reg_8[4]),
        .O(q_i_5__55_n_0));
  LUT6 #(
    .INIT(64'h08081008F7F7EFF7)) 
    q_i_5__56
       (.I0(q_reg_8[3]),
        .I1(q_reg_8[4]),
        .I2(q_reg_2),
        .I3(q_i_3__67),
        .I4(DXIR),
        .I5(q_reg_8[5]),
        .O(q_reg_4));
  LUT4 #(
    .INIT(16'hA659)) 
    q_i_6__33
       (.I0(q_reg_2),
        .I1(q_i_3__67),
        .I2(DXIR),
        .I3(q_reg_8[3]),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    q_i_6__44
       (.I0(DXIR),
        .I1(q_reg_8[0]),
        .O(q_reg_6));
  LUT4 #(
    .INIT(16'h0BBF)) 
    q_i_7__30
       (.I0(DXIR),
        .I1(q_i_3__67),
        .I2(q_reg_8[2]),
        .I3(q_i_4__50),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_7),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_569
   (q_reg_0,
    XMIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    XBby,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    DXIRin,
    clk0,
    q_reg_30,
    DXIR,
    q_reg_31,
    alu_result,
    md_result,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_i_2__36,
    q_i_2__36_0,
    q_i_2__37,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_i_2__40,
    q_i_2__39,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    memAddr,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    q_reg_95,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    rwe,
    q_reg_103,
    MWIR,
    q_i_2__76_0,
    q_i_2__76_1,
    q_reg_104);
  output q_reg_0;
  output [16:0]XMIRin;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output [31:0]XBby;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_30;
  input [58:0]DXIR;
  input q_reg_31;
  input [14:0]alu_result;
  input [3:0]md_result;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input [0:0]q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_i_2__36;
  input q_i_2__36_0;
  input q_i_2__37;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_i_2__40;
  input q_i_2__39;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input [19:0]memAddr;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input q_reg_95;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_99;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input rwe;
  input q_reg_103;
  input [1:0]MWIR;
  input q_i_2__76_0;
  input q_i_2__76_1;
  input q_reg_104;

  wire [58:0]DXIR;
  wire [0:0]DXIRin;
  wire [1:0]MWIR;
  wire [31:0]XBby;
  wire [16:0]XMIRin;
  wire [14:0]alu_result;
  wire clk0;
  wire [3:0]md_result;
  wire [19:0]memAddr;
  wire q_i_2__36;
  wire q_i_2__36_0;
  wire q_i_2__37;
  wire q_i_2__39;
  wire q_i_2__40;
  wire q_i_2__56_n_0;
  wire q_i_2__76_0;
  wire q_i_2__76_1;
  wire q_i_2__76_n_0;
  wire q_i_4__46_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire [0:0]q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire rwe;

  LUT6 #(
    .INIT(64'hD1DD2E222E222E22)) 
    q_i_11__3
       (.I0(XBby[12]),
        .I1(DXIR[54]),
        .I2(DXIR[57]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(DXIR[55]),
        .O(q_reg_28));
  LUT6 #(
    .INIT(64'hD1DD2E222E222E22)) 
    q_i_12__6
       (.I0(XBby[11]),
        .I1(DXIR[54]),
        .I2(DXIR[57]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(DXIR[55]),
        .O(q_reg_27));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__189
       (.I0(DXIR[21]),
        .I1(q_reg_31),
        .I2(q_reg_1),
        .I3(q_reg_0),
        .I4(alu_result[14]),
        .O(XMIRin[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__191
       (.I0(DXIR[20]),
        .I1(q_reg_31),
        .I2(q_reg_2),
        .I3(q_reg_0),
        .I4(alu_result[13]),
        .O(XMIRin[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__192
       (.I0(DXIR[19]),
        .I1(q_reg_31),
        .I2(q_reg_3),
        .I3(q_reg_0),
        .I4(alu_result[12]),
        .O(XMIRin[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__193
       (.I0(DXIR[18]),
        .I1(q_reg_31),
        .I2(q_reg_4),
        .I3(q_reg_0),
        .I4(alu_result[11]),
        .O(XMIRin[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__199
       (.I0(DXIR[16]),
        .I1(q_reg_31),
        .I2(q_reg_9),
        .I3(q_reg_0),
        .I4(alu_result[9]),
        .O(XMIRin[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__200
       (.I0(DXIR[17]),
        .I1(q_reg_31),
        .I2(q_reg_10),
        .I3(q_reg_0),
        .I4(alu_result[10]),
        .O(XMIRin[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__202
       (.I0(DXIR[15]),
        .I1(q_reg_31),
        .I2(q_reg_11),
        .I3(q_reg_0),
        .I4(alu_result[8]),
        .O(XMIRin[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__203
       (.I0(DXIR[14]),
        .I1(q_reg_31),
        .I2(q_reg_12),
        .I3(q_reg_0),
        .I4(q_reg_36),
        .O(XMIRin[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__204
       (.I0(DXIR[13]),
        .I1(q_reg_31),
        .I2(q_reg_13),
        .I3(q_reg_0),
        .I4(alu_result[7]),
        .O(XMIRin[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__205
       (.I0(DXIR[12]),
        .I1(q_reg_31),
        .I2(q_reg_14),
        .I3(q_reg_0),
        .I4(alu_result[6]),
        .O(XMIRin[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__206
       (.I0(DXIR[10]),
        .I1(q_reg_31),
        .I2(q_reg_15),
        .I3(q_reg_0),
        .I4(alu_result[4]),
        .O(XMIRin[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__207
       (.I0(DXIR[11]),
        .I1(q_reg_31),
        .I2(q_reg_16),
        .I3(q_reg_0),
        .I4(alu_result[5]),
        .O(XMIRin[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__208
       (.I0(DXIR[9]),
        .I1(q_reg_31),
        .I2(q_reg_17),
        .I3(q_reg_0),
        .I4(alu_result[3]),
        .O(XMIRin[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__209
       (.I0(DXIR[8]),
        .I1(q_reg_31),
        .I2(q_reg_18),
        .I3(q_reg_0),
        .I4(alu_result[2]),
        .O(XMIRin[3]));
  LUT5 #(
    .INIT(32'h88888BBB)) 
    q_i_1__211
       (.I0(DXIR[7]),
        .I1(q_reg_31),
        .I2(q_reg_37),
        .I3(q_reg_0),
        .I4(q_i_2__56_n_0),
        .O(XMIRin[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__218
       (.I0(DXIR[6]),
        .I1(q_reg_31),
        .I2(q_reg_20),
        .I3(q_reg_0),
        .I4(alu_result[1]),
        .O(XMIRin[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__219
       (.I0(DXIR[5]),
        .I1(q_reg_31),
        .I2(q_reg_21),
        .I3(q_reg_0),
        .I4(alu_result[0]),
        .O(XMIRin[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__223
       (.I0(q_reg_58),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_59),
        .I3(q_reg_60),
        .I4(DXIR[22]),
        .O(XBby[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__225
       (.I0(q_reg_61),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_62),
        .I3(q_reg_60),
        .I4(DXIR[23]),
        .O(XBby[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__227
       (.I0(q_reg_63),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_64),
        .I3(q_reg_60),
        .I4(DXIR[24]),
        .O(XBby[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__229
       (.I0(q_reg_65),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_66),
        .I3(q_reg_60),
        .I4(DXIR[25]),
        .O(XBby[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__231
       (.I0(q_reg_67),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_68),
        .I3(q_reg_60),
        .I4(DXIR[26]),
        .O(XBby[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__233
       (.I0(q_reg_69),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_70),
        .I3(q_reg_60),
        .I4(DXIR[27]),
        .O(XBby[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__235
       (.I0(q_reg_71),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_72),
        .I3(q_reg_60),
        .I4(DXIR[28]),
        .O(XBby[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__237
       (.I0(q_reg_73),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_74),
        .I3(q_reg_60),
        .I4(DXIR[29]),
        .O(XBby[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__239
       (.I0(q_reg_75),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_76),
        .I3(q_reg_60),
        .I4(DXIR[30]),
        .O(XBby[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__241
       (.I0(q_reg_77),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_78),
        .I3(q_reg_60),
        .I4(DXIR[31]),
        .O(XBby[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__243
       (.I0(q_reg_79),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_80),
        .I3(q_reg_60),
        .I4(DXIR[32]),
        .O(XBby[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__245
       (.I0(q_reg_81),
        .I1(q_i_2__76_n_0),
        .I2(q_reg_82),
        .I3(q_reg_60),
        .I4(DXIR[33]),
        .O(XBby[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__247
       (.I0(q_reg_83),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[0]),
        .I3(q_reg_60),
        .I4(DXIR[34]),
        .O(XBby[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__249
       (.I0(q_reg_84),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[1]),
        .I3(q_reg_60),
        .I4(DXIR[35]),
        .O(XBby[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__251
       (.I0(q_reg_85),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[2]),
        .I3(q_reg_60),
        .I4(DXIR[36]),
        .O(XBby[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__253
       (.I0(q_reg_86),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[3]),
        .I3(q_reg_60),
        .I4(DXIR[37]),
        .O(XBby[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__255
       (.I0(q_reg_87),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[4]),
        .I3(q_reg_60),
        .I4(DXIR[38]),
        .O(XBby[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__257
       (.I0(q_reg_88),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[5]),
        .I3(q_reg_60),
        .I4(DXIR[39]),
        .O(XBby[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__259
       (.I0(q_reg_89),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[6]),
        .I3(q_reg_60),
        .I4(DXIR[40]),
        .O(XBby[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__261
       (.I0(q_reg_90),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[7]),
        .I3(q_reg_60),
        .I4(DXIR[41]),
        .O(XBby[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__263
       (.I0(q_reg_91),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[8]),
        .I3(q_reg_60),
        .I4(DXIR[42]),
        .O(XBby[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__265
       (.I0(q_reg_92),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[9]),
        .I3(q_reg_60),
        .I4(DXIR[43]),
        .O(XBby[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__267
       (.I0(q_reg_93),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[10]),
        .I3(q_reg_60),
        .I4(DXIR[44]),
        .O(XBby[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__269
       (.I0(q_reg_94),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[11]),
        .I3(q_reg_60),
        .I4(DXIR[45]),
        .O(XBby[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__271
       (.I0(q_reg_95),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[12]),
        .I3(q_reg_60),
        .I4(DXIR[46]),
        .O(XBby[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__273
       (.I0(q_reg_96),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[13]),
        .I3(q_reg_60),
        .I4(DXIR[47]),
        .O(XBby[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__275
       (.I0(q_reg_97),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[14]),
        .I3(q_reg_60),
        .I4(DXIR[48]),
        .O(XBby[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__277
       (.I0(q_reg_98),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[15]),
        .I3(q_reg_60),
        .I4(DXIR[49]),
        .O(XBby[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__279
       (.I0(q_reg_99),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[16]),
        .I3(q_reg_60),
        .I4(DXIR[50]),
        .O(XBby[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__281
       (.I0(q_reg_100),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[17]),
        .I3(q_reg_60),
        .I4(DXIR[51]),
        .O(XBby[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__283
       (.I0(q_reg_101),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[18]),
        .I3(q_reg_60),
        .I4(DXIR[52]),
        .O(XBby[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__285
       (.I0(q_reg_102),
        .I1(q_i_2__76_n_0),
        .I2(memAddr[19]),
        .I3(q_reg_60),
        .I4(DXIR[53]),
        .O(XBby[31]));
  LUT6 #(
    .INIT(64'hD1DD2E222E222E22)) 
    q_i_28
       (.I0(XBby[9]),
        .I1(DXIR[54]),
        .I2(DXIR[57]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(DXIR[55]),
        .O(q_reg_29));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    q_i_2__111
       (.I0(XBby[10]),
        .I1(q_reg_40),
        .I2(q_reg_42),
        .I3(q_reg_104),
        .I4(q_reg_32),
        .O(q_reg_18));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    q_i_2__53
       (.I0(q_reg_6),
        .I1(q_reg_0),
        .I2(md_result[3]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(q_reg_34),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    q_i_2__54
       (.I0(q_reg_8),
        .I1(q_reg_0),
        .I2(md_result[2]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(q_reg_35),
        .O(q_reg_7));
  LUT5 #(
    .INIT(32'h10111511)) 
    q_i_2__56
       (.I0(q_reg_0),
        .I1(q_reg_38),
        .I2(q_reg_33),
        .I3(q_reg_32),
        .I4(md_result[0]),
        .O(q_i_2__56_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    q_i_2__59
       (.I0(XBby[30]),
        .I1(q_reg_40),
        .I2(q_reg_41),
        .I3(q_reg_42),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'hB888)) 
    q_i_2__60
       (.I0(XBby[28]),
        .I1(q_reg_40),
        .I2(q_reg_43),
        .I3(q_reg_42),
        .O(q_reg_2));
  LUT4 #(
    .INIT(16'hB888)) 
    q_i_2__61
       (.I0(XBby[27]),
        .I1(q_reg_40),
        .I2(q_reg_44),
        .I3(q_reg_42),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__62
       (.I0(XBby[26]),
        .I1(q_reg_40),
        .I2(q_reg_45),
        .I3(q_reg_42),
        .I4(DXIR[4]),
        .O(q_reg_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__63
       (.I0(XBby[22]),
        .I1(q_reg_40),
        .I2(q_reg_46),
        .I3(q_reg_42),
        .I4(q_reg_47),
        .O(q_reg_10));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__64
       (.I0(XBby[21]),
        .I1(q_reg_40),
        .I2(q_reg_48),
        .I3(q_reg_42),
        .I4(DXIR[3]),
        .O(q_reg_9));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__65
       (.I0(XBby[18]),
        .I1(q_reg_40),
        .I2(q_reg_49),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__67
       (.I0(XBby[16]),
        .I1(q_reg_40),
        .I2(q_reg_50),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__68
       (.I0(XBby[15]),
        .I1(q_reg_40),
        .I2(q_reg_51),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__69
       (.I0(XBby[14]),
        .I1(q_reg_40),
        .I2(q_reg_52),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_14));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__70
       (.I0(XBby[13]),
        .I1(q_reg_40),
        .I2(q_reg_53),
        .I3(q_reg_42),
        .I4(DXIR[2]),
        .O(q_reg_16));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    q_i_2__71
       (.I0(XBby[0]),
        .I1(q_reg_40),
        .I2(q_reg_54),
        .I3(q_reg_42),
        .I4(DXIR[0]),
        .O(q_reg_21));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    q_i_2__72
       (.I0(XBby[1]),
        .I1(q_reg_40),
        .I2(q_reg_54),
        .I3(q_reg_55),
        .I4(q_reg_42),
        .I5(DXIR[1]),
        .O(q_reg_20));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    q_i_2__73
       (.I0(XBby[11]),
        .I1(q_reg_40),
        .I2(q_reg_32),
        .I3(q_reg_56),
        .I4(q_reg_42),
        .O(q_reg_17));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    q_i_2__74
       (.I0(XBby[12]),
        .I1(q_reg_40),
        .I2(q_reg_32),
        .I3(q_reg_57),
        .I4(q_reg_42),
        .O(q_reg_15));
  LUT6 #(
    .INIT(64'h0000000000404000)) 
    q_i_2__76
       (.I0(q_i_4__46_n_0),
        .I1(DXIR[58]),
        .I2(rwe),
        .I3(q_reg_103),
        .I4(MWIR[0]),
        .I5(q_reg_60),
        .O(q_i_2__76_n_0));
  LUT5 #(
    .INIT(32'h10111511)) 
    q_i_3__52
       (.I0(q_reg_0),
        .I1(q_reg_39),
        .I2(q_reg_33),
        .I3(q_reg_32),
        .I4(md_result[1]),
        .O(q_reg_19));
  LUT5 #(
    .INIT(32'hD999FFFF)) 
    q_i_4__46
       (.I0(MWIR[1]),
        .I1(q_reg_24),
        .I2(q_i_2__76_0),
        .I3(q_reg_103),
        .I4(q_i_2__76_1),
        .O(q_i_4__46_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_5__39
       (.I0(XBby[24]),
        .I1(q_reg_40),
        .I2(q_i_2__37),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_8));
  LUT5 #(
    .INIT(32'h3A303A3F)) 
    q_i_5__40
       (.I0(q_i_2__40),
        .I1(XBby[19]),
        .I2(q_reg_40),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_22));
  LUT5 #(
    .INIT(32'h3A303A3F)) 
    q_i_5__41
       (.I0(q_i_2__39),
        .I1(XBby[20]),
        .I2(q_reg_40),
        .I3(q_reg_42),
        .I4(q_reg_32),
        .O(q_reg_23));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    q_i_6__29
       (.I0(XBby[25]),
        .I1(q_reg_40),
        .I2(q_i_2__36),
        .I3(q_i_2__36_0),
        .I4(q_reg_42),
        .I5(q_reg_32),
        .O(q_reg_6));
  LUT5 #(
    .INIT(32'hA100A1FF)) 
    q_i_6__32
       (.I0(q_reg_0),
        .I1(DXIR[4]),
        .I2(q_reg_31),
        .I3(DXIR[56]),
        .I4(q_reg_32),
        .O(q_reg_24));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DDD1DD)) 
    q_i_6__46
       (.I0(XBby[5]),
        .I1(DXIR[54]),
        .I2(DXIR[57]),
        .I3(q_reg_32),
        .I4(q_reg_33),
        .I5(DXIR[55]),
        .O(q_reg_26));
  LUT3 #(
    .INIT(8'hA1)) 
    q_i_9__12
       (.I0(q_reg_0),
        .I1(DXIR[4]),
        .I2(q_reg_31),
        .O(q_reg_25));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_30),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_57
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_570
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_571
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_572
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_573
   (E,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]E;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIRin;
  wire [0:0]E;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(E));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_574
   (DXIR,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    XMIRin,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    d,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_80,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_81,
    q_reg_82,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_C_12,
    q_reg_C_13,
    q_reg_C_14,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    q_reg_95,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_C_15,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_C_19,
    q_reg_C_20,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_105,
    q_reg_106,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_C_28,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126,
    q_reg_127,
    q_reg_128,
    q_reg_129,
    q_reg_130,
    q_reg_131,
    q_reg_132,
    q_reg_133,
    q_reg_134,
    q_reg_135,
    q_reg_136,
    q_reg_137,
    q_reg_138,
    q_reg_139,
    q_reg_140,
    clk0,
    q_reg_141,
    q_reg_142,
    q_reg_143,
    q_i_3__54_0,
    q_reg_144,
    q_reg_145,
    q_reg_146,
    q_reg_147,
    q_reg_148,
    q_reg_149,
    q_reg_150,
    q_reg_151,
    q_reg_152,
    q_reg_153,
    q_reg_154,
    q_reg_155,
    q_reg_156,
    q_reg_157,
    q_reg_158,
    q_reg_159,
    q_reg_160,
    q_reg_161,
    q_reg_162,
    q_reg_163,
    q_reg_164,
    q_reg_165,
    q_reg_166,
    q_reg_167,
    q_reg_168,
    q_reg_169,
    q_reg_170,
    q_reg_171,
    q_reg_172,
    q_reg_173,
    q_reg_174,
    q_reg_175,
    q_reg_176,
    q_reg_177,
    q_reg_178,
    q_reg_179,
    q_reg_180,
    q_reg_181,
    q_reg_182,
    q_reg_183,
    q_reg_184,
    q_reg_185,
    q_reg_186,
    q_reg_187,
    q_reg_188,
    q_reg_189,
    q_reg_190,
    q_reg_191,
    q_reg_192,
    q_reg_193,
    q_reg_194,
    q_reg_195,
    q_reg_196,
    q_reg_197,
    q_reg_198,
    q_reg_199,
    q_reg_200,
    q_reg_201,
    q_reg_202,
    q_reg_203,
    q_reg_204,
    q_reg_205,
    q_reg_206,
    q_reg_207,
    q_reg_208,
    q_reg_209,
    q_reg_210,
    q_reg_211,
    q_reg_212,
    q_reg_213,
    q_reg_214,
    q_reg_215,
    alu_result,
    q_reg_216,
    q_reg_217,
    q_reg_218,
    q_reg_219,
    q_reg_220,
    md_result,
    XBby,
    q_reg_221,
    q_reg_222,
    q_reg_P,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_C_29,
    q_reg_C_30,
    q_reg_C_31,
    q_reg_C_32,
    q_reg_C_33,
    q_reg_C_34,
    q_reg_C_35,
    q_reg_C_36,
    q_reg_C_37,
    q_reg_C_38,
    q_reg_C_39,
    q_reg_C_40,
    q_reg_C_41,
    q_reg_C_42,
    q_reg_C_43,
    q_reg_C_44,
    q_reg_C_45,
    q_reg_C_46,
    q_reg_C_47,
    q_reg_C_48,
    q_reg_C_49,
    memAddr,
    q_reg_C_50,
    q_reg_C_51,
    q_reg_C_52,
    q_reg_C_53,
    q_reg_C_54,
    q_reg_C_55,
    q_reg_C_56,
    q_reg_C_57,
    q_reg_C_58,
    q_reg_C_59,
    q_reg_C_60,
    q_reg_C_61,
    q_reg_C_62,
    q_reg_C_63,
    q_reg_C_64,
    q_reg_C_65,
    q_reg_C_66,
    q_reg_C_67,
    q_reg_223,
    q_reg_224,
    MWIR,
    XMIR,
    rwe,
    q_reg_225,
    q_reg_226,
    q_reg_227,
    q_reg_228,
    q_reg_229,
    q_reg_230,
    q_reg_231,
    q_reg_232,
    q_reg_233,
    q_reg_234,
    q_reg_235,
    q_reg_236,
    q_reg_237,
    q_i_2__129_0,
    q_reg_238,
    q_reg_239,
    q_reg_240,
    q_reg_241,
    FDIR,
    q_reg_P_3,
    q_reg_C_68,
    q_reg_P_4,
    q_i_3__68_0,
    q_i_3__33,
    q_i_2__53,
    q_i_3__32,
    q_reg_P_5,
    q_reg_C_69,
    q_reg_C_70,
    q_reg_C_71,
    q_reg_C_72,
    q_reg_C_73,
    q_reg_C_74,
    q_reg_C_75,
    q_reg_C_76,
    q_reg_C_77,
    q_reg_C_78,
    q_reg_C_79,
    q_reg_C_80,
    q_reg_C_81,
    q_reg_C_82,
    q_reg_C_83,
    q_reg_C_84,
    q_reg_C_85,
    q_reg_C_86,
    q_reg_C_87,
    q_reg_C_88,
    q_reg_C_89,
    q_reg_C_90,
    q_reg_C_91,
    q_reg_C_92,
    q_reg_C_93,
    q_reg_C_94,
    q_reg_C_95,
    q_reg_C_96,
    q_reg_C_97,
    q_i_3__68_1,
    q_i_3__68_2,
    q_reg_242,
    q_i_12__2_0,
    q_i_12__2_1,
    q_i_3__34,
    alu_inB,
    q_i_10__2_0,
    q_i_21_0,
    q_i_21_1,
    q_i_11__2_0,
    q_i_3__28,
    q_i_3__28_0,
    q_i_6__12_0,
    q_i_4__35_0,
    q_i_4__35_1,
    q_i_2__53_0,
    q_i_3__33_0,
    q_i_3__25,
    q_i_3__25_0,
    q_i_7__22_0,
    q_i_7__22_1,
    q_i_3__36,
    q_i_2__52_0,
    q_i_2__52_1,
    q_i_6__12_1,
    q_i_6__10,
    q_i_6__10_0,
    q_i_6__10_1,
    q_i_6__10_2,
    q_i_6__13_0,
    q_i_6__16_0,
    q_i_5__34_0,
    q_i_7__36,
    q_i_26_0,
    q_i_26_1,
    q_i_3__52,
    q_i_3__52_0,
    q_i_3__52_1,
    q_i_4__40_0,
    q_i_6__17,
    q_i_6__17_0,
    q_i_5__17_0,
    q_i_5__17_1,
    q_i_10__4_0,
    q_i_10__4_1,
    q_i_10__4_2,
    q_i_10__4_3,
    q_i_7__9_0,
    q_i_7__9_1,
    q_i_7__9_2);
  output [0:0]DXIR;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output [1:0]XMIRin;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output d;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  output q_reg_63;
  output q_reg_64;
  output q_reg_65;
  output q_reg_66;
  output q_reg_67;
  output q_reg_68;
  output q_reg_69;
  output q_reg_70;
  output q_reg_71;
  output q_reg_72;
  output q_reg_73;
  output q_reg_74;
  output q_reg_75;
  output q_reg_76;
  output q_reg_77;
  output q_reg_78;
  output q_reg_79;
  output q_reg_80;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_81;
  output q_reg_82;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_C_12;
  output q_reg_C_13;
  output q_reg_C_14;
  output q_reg_83;
  output q_reg_84;
  output q_reg_85;
  output q_reg_86;
  output q_reg_87;
  output q_reg_88;
  output q_reg_89;
  output q_reg_90;
  output q_reg_91;
  output q_reg_92;
  output q_reg_93;
  output q_reg_94;
  output q_reg_95;
  output q_reg_96;
  output q_reg_97;
  output q_reg_98;
  output q_reg_C_15;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_99;
  output q_reg_100;
  output q_reg_101;
  output q_reg_102;
  output q_reg_103;
  output q_reg_104;
  output q_reg_C_19;
  output q_reg_C_20;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_105;
  output q_reg_106;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_C_28;
  output q_reg_107;
  output q_reg_108;
  output q_reg_109;
  output q_reg_110;
  output q_reg_111;
  output q_reg_112;
  output q_reg_113;
  output q_reg_114;
  output q_reg_115;
  output q_reg_116;
  output q_reg_117;
  output q_reg_118;
  output q_reg_119;
  output q_reg_120;
  output q_reg_121;
  output q_reg_122;
  output q_reg_123;
  output q_reg_124;
  output q_reg_125;
  output q_reg_126;
  output q_reg_127;
  output q_reg_128;
  output q_reg_129;
  output q_reg_130;
  output q_reg_131;
  output q_reg_132;
  output q_reg_133;
  output q_reg_134;
  output q_reg_135;
  output q_reg_136;
  output q_reg_137;
  output q_reg_138;
  output q_reg_139;
  output q_reg_140;
  input clk0;
  input q_reg_141;
  input q_reg_142;
  input q_reg_143;
  input [41:0]q_i_3__54_0;
  input q_reg_144;
  input q_reg_145;
  input q_reg_146;
  input q_reg_147;
  input q_reg_148;
  input q_reg_149;
  input q_reg_150;
  input q_reg_151;
  input q_reg_152;
  input q_reg_153;
  input q_reg_154;
  input q_reg_155;
  input q_reg_156;
  input q_reg_157;
  input q_reg_158;
  input q_reg_159;
  input q_reg_160;
  input q_reg_161;
  input q_reg_162;
  input q_reg_163;
  input q_reg_164;
  input q_reg_165;
  input q_reg_166;
  input q_reg_167;
  input q_reg_168;
  input q_reg_169;
  input q_reg_170;
  input q_reg_171;
  input q_reg_172;
  input q_reg_173;
  input q_reg_174;
  input q_reg_175;
  input q_reg_176;
  input q_reg_177;
  input q_reg_178;
  input q_reg_179;
  input q_reg_180;
  input q_reg_181;
  input q_reg_182;
  input q_reg_183;
  input q_reg_184;
  input q_reg_185;
  input q_reg_186;
  input q_reg_187;
  input q_reg_188;
  input q_reg_189;
  input q_reg_190;
  input q_reg_191;
  input q_reg_192;
  input q_reg_193;
  input q_reg_194;
  input q_reg_195;
  input q_reg_196;
  input q_reg_197;
  input q_reg_198;
  input q_reg_199;
  input q_reg_200;
  input q_reg_201;
  input q_reg_202;
  input q_reg_203;
  input q_reg_204;
  input q_reg_205;
  input q_reg_206;
  input q_reg_207;
  input q_reg_208;
  input q_reg_209;
  input q_reg_210;
  input q_reg_211;
  input q_reg_212;
  input q_reg_213;
  input q_reg_214;
  input q_reg_215;
  input [0:0]alu_result;
  input q_reg_216;
  input q_reg_217;
  input q_reg_218;
  input q_reg_219;
  input q_reg_220;
  input [0:0]md_result;
  input [14:0]XBby;
  input q_reg_221;
  input q_reg_222;
  input q_reg_P;
  input q_reg_P_0;
  input q_reg_P_1;
  input q_reg_P_2;
  input q_reg_C_29;
  input q_reg_C_30;
  input q_reg_C_31;
  input q_reg_C_32;
  input q_reg_C_33;
  input q_reg_C_34;
  input q_reg_C_35;
  input q_reg_C_36;
  input q_reg_C_37;
  input q_reg_C_38;
  input q_reg_C_39;
  input q_reg_C_40;
  input q_reg_C_41;
  input q_reg_C_42;
  input q_reg_C_43;
  input q_reg_C_44;
  input q_reg_C_45;
  input q_reg_C_46;
  input q_reg_C_47;
  input q_reg_C_48;
  input q_reg_C_49;
  input [19:0]memAddr;
  input q_reg_C_50;
  input q_reg_C_51;
  input q_reg_C_52;
  input q_reg_C_53;
  input q_reg_C_54;
  input q_reg_C_55;
  input q_reg_C_56;
  input q_reg_C_57;
  input q_reg_C_58;
  input q_reg_C_59;
  input q_reg_C_60;
  input q_reg_C_61;
  input q_reg_C_62;
  input q_reg_C_63;
  input q_reg_C_64;
  input q_reg_C_65;
  input q_reg_C_66;
  input q_reg_C_67;
  input q_reg_223;
  input q_reg_224;
  input [0:0]MWIR;
  input [3:0]XMIR;
  input rwe;
  input q_reg_225;
  input q_reg_226;
  input q_reg_227;
  input q_reg_228;
  input q_reg_229;
  input q_reg_230;
  input q_reg_231;
  input q_reg_232;
  input q_reg_233;
  input q_reg_234;
  input q_reg_235;
  input q_reg_236;
  input q_reg_237;
  input q_i_2__129_0;
  input q_reg_238;
  input q_reg_239;
  input q_reg_240;
  input q_reg_241;
  input [5:0]FDIR;
  input q_reg_P_3;
  input q_reg_C_68;
  input q_reg_P_4;
  input q_i_3__68_0;
  input q_i_3__33;
  input q_i_2__53;
  input q_i_3__32;
  input q_reg_P_5;
  input q_reg_C_69;
  input q_reg_C_70;
  input q_reg_C_71;
  input q_reg_C_72;
  input q_reg_C_73;
  input q_reg_C_74;
  input q_reg_C_75;
  input q_reg_C_76;
  input q_reg_C_77;
  input q_reg_C_78;
  input q_reg_C_79;
  input q_reg_C_80;
  input q_reg_C_81;
  input q_reg_C_82;
  input q_reg_C_83;
  input q_reg_C_84;
  input q_reg_C_85;
  input q_reg_C_86;
  input q_reg_C_87;
  input q_reg_C_88;
  input q_reg_C_89;
  input q_reg_C_90;
  input q_reg_C_91;
  input q_reg_C_92;
  input q_reg_C_93;
  input q_reg_C_94;
  input q_reg_C_95;
  input q_reg_C_96;
  input q_reg_C_97;
  input q_i_3__68_1;
  input q_i_3__68_2;
  input q_reg_242;
  input q_i_12__2_0;
  input q_i_12__2_1;
  input q_i_3__34;
  input [5:0]alu_inB;
  input q_i_10__2_0;
  input q_i_21_0;
  input q_i_21_1;
  input q_i_11__2_0;
  input q_i_3__28;
  input q_i_3__28_0;
  input q_i_6__12_0;
  input q_i_4__35_0;
  input q_i_4__35_1;
  input q_i_2__53_0;
  input q_i_3__33_0;
  input q_i_3__25;
  input q_i_3__25_0;
  input q_i_7__22_0;
  input q_i_7__22_1;
  input q_i_3__36;
  input q_i_2__52_0;
  input q_i_2__52_1;
  input q_i_6__12_1;
  input q_i_6__10;
  input q_i_6__10_0;
  input q_i_6__10_1;
  input q_i_6__10_2;
  input q_i_6__13_0;
  input q_i_6__16_0;
  input q_i_5__34_0;
  input [12:0]q_i_7__36;
  input q_i_26_0;
  input q_i_26_1;
  input q_i_3__52;
  input q_i_3__52_0;
  input q_i_3__52_1;
  input q_i_4__40_0;
  input q_i_6__17;
  input q_i_6__17_0;
  input q_i_5__17_0;
  input q_i_5__17_1;
  input q_i_10__4_0;
  input q_i_10__4_1;
  input q_i_10__4_2;
  input q_i_10__4_3;
  input q_i_7__9_0;
  input q_i_7__9_1;
  input q_i_7__9_2;

  wire ALU_lt;
  wire ALU_ne;
  wire [0:0]DXIR;
  wire [5:0]FDIR;
  wire [0:0]MWIR;
  wire [14:0]XBby;
  wire [3:0]XMIR;
  wire [1:0]XMIRin;
  wire [5:0]alu_inB;
  wire [0:0]alu_result;
  wire clk0;
  wire d;
  wire [0:0]md_result;
  wire [19:0]memAddr;
  wire q_i_10__2_0;
  wire q_i_10__2_n_0;
  wire q_i_10__3_n_0;
  wire q_i_10__4_0;
  wire q_i_10__4_1;
  wire q_i_10__4_2;
  wire q_i_10__4_3;
  wire q_i_10__4_n_0;
  wire q_i_10__5_n_0;
  wire q_i_10__8_n_0;
  wire q_i_11__2_0;
  wire q_i_11__2_n_0;
  wire q_i_11__4_n_0;
  wire q_i_11__6_n_0;
  wire q_i_11__7_n_0;
  wire q_i_12__2_0;
  wire q_i_12__2_1;
  wire q_i_12__3_n_0;
  wire q_i_12__5_n_0;
  wire q_i_13__1_n_0;
  wire q_i_13__2_n_0;
  wire q_i_13__6_n_0;
  wire q_i_14__3_n_0;
  wire q_i_14__4_n_0;
  wire q_i_14_n_0;
  wire q_i_1__331_n_0;
  wire q_i_20_n_0;
  wire q_i_21_0;
  wire q_i_21_1;
  wire q_i_21_n_0;
  wire q_i_24_n_0;
  wire q_i_26_0;
  wire q_i_26_1;
  wire q_i_26_n_0;
  wire q_i_27_n_0;
  wire q_i_29_n_0;
  wire q_i_2__109_n_0;
  wire q_i_2__110_n_0;
  wire q_i_2__121_n_0;
  wire q_i_2__122_n_0;
  wire q_i_2__124_n_0;
  wire q_i_2__126_n_0;
  wire q_i_2__127_n_0;
  wire q_i_2__129_0;
  wire q_i_2__32_n_0;
  wire q_i_2__33_n_0;
  wire q_i_2__34_n_0;
  wire q_i_2__36_n_0;
  wire q_i_2__37_n_0;
  wire q_i_2__38_n_0;
  wire q_i_2__39_n_0;
  wire q_i_2__40_n_0;
  wire q_i_2__41_n_0;
  wire q_i_2__42_n_0;
  wire q_i_2__43_n_0;
  wire q_i_2__44_n_0;
  wire q_i_2__45_n_0;
  wire q_i_2__46_n_0;
  wire q_i_2__47_n_0;
  wire q_i_2__48_n_0;
  wire q_i_2__49_n_0;
  wire q_i_2__50_n_0;
  wire q_i_2__52_0;
  wire q_i_2__52_1;
  wire q_i_2__52_n_0;
  wire q_i_2__53;
  wire q_i_2__53_0;
  wire q_i_2__57_n_0;
  wire q_i_2__75_n_0;
  wire q_i_3__24_n_0;
  wire q_i_3__25;
  wire q_i_3__25_0;
  wire q_i_3__28;
  wire q_i_3__28_0;
  wire q_i_3__32;
  wire q_i_3__33;
  wire q_i_3__33_0;
  wire q_i_3__34;
  wire q_i_3__36;
  wire q_i_3__41_n_0;
  wire q_i_3__42_n_0;
  wire q_i_3__44_n_0;
  wire q_i_3__45_n_0;
  wire q_i_3__46_n_0;
  wire q_i_3__47_n_0;
  wire q_i_3__52;
  wire q_i_3__52_0;
  wire q_i_3__52_1;
  wire [41:0]q_i_3__54_0;
  wire q_i_3__54_n_0;
  wire q_i_3__66_n_0;
  wire q_i_3__67_n_0;
  wire q_i_3__68_0;
  wire q_i_3__68_1;
  wire q_i_3__68_2;
  wire q_i_3__68_n_0;
  wire q_i_3__69_n_0;
  wire q_i_3__84_n_0;
  wire q_i_3__85_n_0;
  wire q_i_3__87_n_0;
  wire q_i_4__35_0;
  wire q_i_4__35_1;
  wire q_i_4__36_n_0;
  wire q_i_4__40_0;
  wire q_i_4__40_n_0;
  wire q_i_4__43_n_0;
  wire q_i_4__44_n_0;
  wire q_i_5__17_0;
  wire q_i_5__17_1;
  wire q_i_5__34_0;
  wire q_i_5__38_n_0;
  wire q_i_5__43_n_0;
  wire q_i_6__10;
  wire q_i_6__10_0;
  wire q_i_6__10_1;
  wire q_i_6__10_2;
  wire q_i_6__11_n_0;
  wire q_i_6__12_0;
  wire q_i_6__12_1;
  wire q_i_6__12_n_0;
  wire q_i_6__13_0;
  wire q_i_6__14_n_0;
  wire q_i_6__15_n_0;
  wire q_i_6__16_0;
  wire q_i_6__16_n_0;
  wire q_i_6__17;
  wire q_i_6__17_0;
  wire q_i_6__31_n_0;
  wire q_i_7__16_n_0;
  wire q_i_7__17_n_0;
  wire q_i_7__20_n_0;
  wire q_i_7__22_0;
  wire q_i_7__22_1;
  wire q_i_7__25_n_0;
  wire [12:0]q_i_7__36;
  wire q_i_7__9_0;
  wire q_i_7__9_1;
  wire q_i_7__9_2;
  wire q_i_7__9_n_0;
  wire q_i_8__12_n_0;
  wire q_i_8__14_n_0;
  wire q_i_8__15_n_0;
  wire q_i_8__25_n_0;
  wire q_i_8__5_n_0;
  wire q_i_9__4_n_0;
  wire q_i_9__5_n_0;
  wire q_i_9__6_n_0;
  wire q_i_9__7_n_0;
  wire q_i_9__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_127;
  wire q_reg_128;
  wire q_reg_129;
  wire q_reg_13;
  wire q_reg_130;
  wire q_reg_131;
  wire q_reg_132;
  wire q_reg_133;
  wire q_reg_134;
  wire q_reg_135;
  wire q_reg_136;
  wire q_reg_137;
  wire q_reg_138;
  wire q_reg_139;
  wire q_reg_14;
  wire q_reg_140;
  wire q_reg_141;
  wire q_reg_142;
  wire q_reg_143;
  wire q_reg_144;
  wire q_reg_145;
  wire q_reg_146;
  wire q_reg_147;
  wire q_reg_148;
  wire q_reg_149;
  wire q_reg_15;
  wire q_reg_150;
  wire q_reg_151;
  wire q_reg_152;
  wire q_reg_153;
  wire q_reg_154;
  wire q_reg_155;
  wire q_reg_156;
  wire q_reg_157;
  wire q_reg_158;
  wire q_reg_159;
  wire q_reg_16;
  wire q_reg_160;
  wire q_reg_161;
  wire q_reg_162;
  wire q_reg_163;
  wire q_reg_164;
  wire q_reg_165;
  wire q_reg_166;
  wire q_reg_167;
  wire q_reg_168;
  wire q_reg_169;
  wire q_reg_17;
  wire q_reg_170;
  wire q_reg_171;
  wire q_reg_172;
  wire q_reg_173;
  wire q_reg_174;
  wire q_reg_175;
  wire q_reg_176;
  wire q_reg_177;
  wire q_reg_178;
  wire q_reg_179;
  wire q_reg_18;
  wire q_reg_180;
  wire q_reg_181;
  wire q_reg_182;
  wire q_reg_183;
  wire q_reg_184;
  wire q_reg_185;
  wire q_reg_186;
  wire q_reg_187;
  wire q_reg_188;
  wire q_reg_189;
  wire q_reg_19;
  wire q_reg_190;
  wire q_reg_191;
  wire q_reg_192;
  wire q_reg_193;
  wire q_reg_194;
  wire q_reg_195;
  wire q_reg_196;
  wire q_reg_197;
  wire q_reg_198;
  wire q_reg_199;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_200;
  wire q_reg_201;
  wire q_reg_202;
  wire q_reg_203;
  wire q_reg_204;
  wire q_reg_205;
  wire q_reg_206;
  wire q_reg_207;
  wire q_reg_208;
  wire q_reg_209;
  wire q_reg_21;
  wire q_reg_210;
  wire q_reg_211;
  wire q_reg_212;
  wire q_reg_213;
  wire q_reg_214;
  wire q_reg_215;
  wire q_reg_216;
  wire q_reg_217;
  wire q_reg_218;
  wire q_reg_219;
  wire q_reg_22;
  wire q_reg_220;
  wire q_reg_221;
  wire q_reg_222;
  wire q_reg_223;
  wire q_reg_224;
  wire q_reg_225;
  wire q_reg_226;
  wire q_reg_227;
  wire q_reg_228;
  wire q_reg_229;
  wire q_reg_23;
  wire q_reg_230;
  wire q_reg_231;
  wire q_reg_232;
  wire q_reg_233;
  wire q_reg_234;
  wire q_reg_235;
  wire q_reg_236;
  wire q_reg_237;
  wire q_reg_238;
  wire q_reg_239;
  wire q_reg_24;
  wire q_reg_240;
  wire q_reg_241;
  wire q_reg_242;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_59;
  wire q_reg_C_6;
  wire q_reg_C_60;
  wire q_reg_C_61;
  wire q_reg_C_62;
  wire q_reg_C_63;
  wire q_reg_C_64;
  wire q_reg_C_65;
  wire q_reg_C_66;
  wire q_reg_C_67;
  wire q_reg_C_68;
  wire q_reg_C_69;
  wire q_reg_C_7;
  wire q_reg_C_70;
  wire q_reg_C_71;
  wire q_reg_C_72;
  wire q_reg_C_73;
  wire q_reg_C_74;
  wire q_reg_C_75;
  wire q_reg_C_76;
  wire q_reg_C_77;
  wire q_reg_C_78;
  wire q_reg_C_79;
  wire q_reg_C_8;
  wire q_reg_C_80;
  wire q_reg_C_81;
  wire q_reg_C_82;
  wire q_reg_C_83;
  wire q_reg_C_84;
  wire q_reg_C_85;
  wire q_reg_C_86;
  wire q_reg_C_87;
  wire q_reg_C_88;
  wire q_reg_C_89;
  wire q_reg_C_9;
  wire q_reg_C_90;
  wire q_reg_C_91;
  wire q_reg_C_92;
  wire q_reg_C_93;
  wire q_reg_C_94;
  wire q_reg_C_95;
  wire q_reg_C_96;
  wire q_reg_C_97;
  wire q_reg_P;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_2;
  wire q_reg_P_3;
  wire q_reg_P_4;
  wire q_reg_P_5;
  wire rwe;

  LUT3 #(
    .INIT(8'h0B)) 
    q_P_i_1__30
       (.I0(q_reg_12),
        .I1(q_reg_C_68),
        .I2(q_reg_P_4),
        .O(q_reg_77));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_10__2
       (.I0(q_reg_119),
        .I1(q_reg_120),
        .I2(q_i_12__2_0),
        .I3(q_i_12__2_1),
        .I4(q_i_11__2_n_0),
        .I5(q_reg_121),
        .O(q_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAEFFFFF)) 
    q_i_10__3
       (.I0(q_i_14__4_n_0),
        .I1(q_reg_130),
        .I2(q_i_6__12_0),
        .I3(q_i_4__35_0),
        .I4(q_reg_35),
        .I5(q_i_4__35_1),
        .O(q_i_10__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    q_i_10__4
       (.I0(q_i_12__3_n_0),
        .I1(q_i_8__5_n_0),
        .I2(q_i_13__1_n_0),
        .I3(q_i_14_n_0),
        .I4(q_i_9__6_n_0),
        .I5(q_i_6__13_0),
        .O(q_i_10__4_n_0));
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    q_i_10__5
       (.I0(q_reg_134),
        .I1(q_reg_22),
        .I2(q_i_3__68_0),
        .I3(q_i_7__36[5]),
        .I4(q_i_6__16_0),
        .O(q_i_10__5_n_0));
  LUT4 #(
    .INIT(16'h2A80)) 
    q_i_10__8
       (.I0(q_reg_16),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[1]),
        .O(q_i_10__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_11__2
       (.I0(q_reg_122),
        .I1(q_reg_124),
        .I2(q_reg_125),
        .I3(q_i_26_n_0),
        .I4(q_reg_126),
        .I5(q_i_10__2_0),
        .O(q_i_11__2_n_0));
  LUT4 #(
    .INIT(16'hD57F)) 
    q_i_11__4
       (.I0(q_reg_35),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[11]),
        .O(q_i_11__4_n_0));
  LUT4 #(
    .INIT(16'h4015)) 
    q_i_11__6
       (.I0(q_reg_37),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_2__53_0),
        .O(q_i_11__6_n_0));
  LUT4 #(
    .INIT(16'h2A80)) 
    q_i_11__7
       (.I0(q_reg_15),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(alu_inB[2]),
        .O(q_i_11__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_12__2
       (.I0(q_i_20_n_0),
        .I1(q_reg_11),
        .I2(q_reg_10),
        .I3(q_reg_119),
        .I4(q_i_21_n_0),
        .I5(q_reg_9),
        .O(ALU_ne));
  LUT6 #(
    .INIT(64'hFFFF4FF84FF84488)) 
    q_i_12__3
       (.I0(alu_inB[5]),
        .I1(q_reg_27),
        .I2(alu_inB[4]),
        .I3(q_i_3__68_0),
        .I4(q_reg_26),
        .I5(q_i_9__4_n_0),
        .O(q_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h8828222288288888)) 
    q_i_12__5
       (.I0(q_reg_17),
        .I1(q_i_3__68_0),
        .I2(q_reg_220),
        .I3(q_i_3__54_0[40]),
        .I4(q_i_3__54_0[37]),
        .I5(XBby[3]),
        .O(q_i_12__5_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    q_i_13__1
       (.I0(q_reg_12),
        .I1(q_i_7__36[0]),
        .I2(q_i_10__4_1),
        .I3(q_i_3__68_0),
        .I4(alu_inB[2]),
        .I5(q_reg_15),
        .O(q_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h1141444411411111)) 
    q_i_13__2
       (.I0(q_reg_22),
        .I1(q_i_3__68_0),
        .I2(q_reg_220),
        .I3(q_i_3__54_0[40]),
        .I4(q_i_3__54_0[37]),
        .I5(XBby[8]),
        .O(q_i_13__2_n_0));
  LUT4 #(
    .INIT(16'h4015)) 
    q_i_13__5
       (.I0(q_reg_39),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_3__33),
        .O(q_reg_78));
  LUT6 #(
    .INIT(64'h8C08CC0040C4C0C0)) 
    q_i_13__6
       (.I0(q_i_3__68_1),
        .I1(q_i_3__54_0[39]),
        .I2(q_reg_7),
        .I3(q_reg_216),
        .I4(q_i_3__68_2),
        .I5(q_i_4__36_n_0),
        .O(q_i_13__6_n_0));
  LUT5 #(
    .INIT(32'h2211F21F)) 
    q_i_14
       (.I0(alu_inB[1]),
        .I1(q_reg_14),
        .I2(alu_inB[0]),
        .I3(q_i_3__68_0),
        .I4(q_reg_13),
        .O(q_i_14_n_0));
  LUT6 #(
    .INIT(64'h1141444411411111)) 
    q_i_14__3
       (.I0(q_reg_21),
        .I1(q_i_3__68_0),
        .I2(q_reg_220),
        .I3(q_i_3__54_0[40]),
        .I4(q_i_3__54_0[37]),
        .I5(XBby[7]),
        .O(q_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h4015)) 
    q_i_14__4
       (.I0(q_reg_36),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_2__53),
        .O(q_i_14__4_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    q_i_1__213
       (.I0(q_i_3__54_0[3]),
        .I1(q_reg_217),
        .I2(q_i_2__109_n_0),
        .I3(q_i_3__85_n_0),
        .O(XMIRin[0]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    q_i_1__214
       (.I0(q_i_3__54_0[4]),
        .I1(q_reg_217),
        .I2(q_i_2__57_n_0),
        .I3(q_i_3__84_n_0),
        .I4(q_reg_218),
        .O(XMIRin[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__221
       (.I0(q_reg_223),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[19]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[36]),
        .O(q_reg_7));
  LUT4 #(
    .INIT(16'hBFB0)) 
    q_i_1__302
       (.I0(q_i_2__110_n_0),
        .I1(q_i_3__87_n_0),
        .I2(q_reg_200),
        .I3(q_reg_227),
        .O(q_reg_43));
  LUT4 #(
    .INIT(16'hEFE0)) 
    q_i_1__303
       (.I0(q_i_2__127_n_0),
        .I1(q_i_3__69_n_0),
        .I2(q_reg_200),
        .I3(q_reg_228),
        .O(q_reg_44));
  LUT4 #(
    .INIT(16'hEFE0)) 
    q_i_1__304
       (.I0(q_i_2__126_n_0),
        .I1(q_i_3__42_n_0),
        .I2(q_reg_200),
        .I3(q_reg_190),
        .O(q_reg_45));
  LUT4 #(
    .INIT(16'hEFE0)) 
    q_i_1__305
       (.I0(q_i_2__124_n_0),
        .I1(q_i_3__41_n_0),
        .I2(q_reg_200),
        .I3(q_reg_188),
        .O(q_reg_46));
  LUT4 #(
    .INIT(16'hEFE0)) 
    q_i_1__306
       (.I0(q_i_2__122_n_0),
        .I1(q_i_3__68_n_0),
        .I2(q_reg_200),
        .I3(q_reg_229),
        .O(q_reg_47));
  LUT4 #(
    .INIT(16'h00AB)) 
    q_i_1__307
       (.I0(q_i_2__47_n_0),
        .I1(q_i_3__54_0[38]),
        .I2(q_i_3__84_n_0),
        .I3(q_reg_230),
        .O(q_reg_48));
  LUT5 #(
    .INIT(32'hEFE0E0EF)) 
    q_i_1__308
       (.I0(q_i_2__121_n_0),
        .I1(q_i_3__67_n_0),
        .I2(q_reg_200),
        .I3(q_reg_231),
        .I4(q_reg_232),
        .O(q_reg_49));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__309
       (.I0(q_i_2__46_n_0),
        .I1(q_reg_200),
        .I2(q_reg_185),
        .O(q_reg_50));
  LUT3 #(
    .INIT(8'h1F)) 
    q_i_1__310
       (.I0(q_reg_233),
        .I1(q_reg_6),
        .I2(q_i_4__43_n_0),
        .O(q_reg_51));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    q_i_1__311
       (.I0(q_i_2__45_n_0),
        .I1(q_reg_200),
        .I2(q_reg_181),
        .O(q_reg_52));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__312
       (.I0(q_i_2__44_n_0),
        .I1(q_reg_200),
        .I2(q_reg_179),
        .O(q_reg_53));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__313
       (.I0(q_i_2__43_n_0),
        .I1(q_reg_200),
        .I2(q_reg_176),
        .O(q_reg_54));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__314
       (.I0(q_i_2__42_n_0),
        .I1(q_reg_200),
        .I2(q_reg_173),
        .O(q_reg_55));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__315
       (.I0(q_i_2__41_n_0),
        .I1(q_reg_200),
        .I2(q_reg_170),
        .O(q_reg_56));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__316
       (.I0(q_i_2__48_n_0),
        .I1(q_reg_200),
        .I2(q_reg_208),
        .O(q_reg_57));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__317
       (.I0(q_i_2__49_n_0),
        .I1(q_reg_200),
        .I2(q_reg_211),
        .O(q_reg_58));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h47)) 
    q_i_1__318
       (.I0(q_i_2__40_n_0),
        .I1(q_reg_200),
        .I2(q_reg_167),
        .O(q_reg_59));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h47)) 
    q_i_1__319
       (.I0(q_i_2__39_n_0),
        .I1(q_reg_200),
        .I2(q_reg_164),
        .O(q_reg_60));
  LUT4 #(
    .INIT(16'h44F4)) 
    q_i_1__320
       (.I0(q_reg_6),
        .I1(q_reg_234),
        .I2(q_reg_200),
        .I3(q_i_3__45_n_0),
        .O(q_reg_61));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__321
       (.I0(q_i_2__38_n_0),
        .I1(q_reg_200),
        .I2(q_reg_161),
        .O(q_reg_62));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__322
       (.I0(q_i_2__50_n_0),
        .I1(q_reg_200),
        .I2(q_reg_214),
        .O(q_reg_63));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__323
       (.I0(q_i_2__37_n_0),
        .I1(q_reg_200),
        .I2(q_reg_158),
        .O(q_reg_64));
  LUT4 #(
    .INIT(16'h8BB8)) 
    q_i_1__324
       (.I0(q_i_2__36_n_0),
        .I1(q_reg_200),
        .I2(q_reg_235),
        .I3(q_reg_236),
        .O(q_reg_65));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__326
       (.I0(q_i_2__34_n_0),
        .I1(q_reg_200),
        .I2(q_reg_149),
        .O(q_reg_66));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__327
       (.I0(q_i_2__33_n_0),
        .I1(q_reg_200),
        .I2(q_reg_146),
        .O(q_reg_67));
  LUT4 #(
    .INIT(16'h1F11)) 
    q_i_1__328
       (.I0(q_reg_222),
        .I1(q_reg_6),
        .I2(q_i_3__44_n_0),
        .I3(q_reg_200),
        .O(q_reg_68));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__329
       (.I0(q_i_2__32_n_0),
        .I1(q_reg_200),
        .I2(q_reg_143),
        .O(q_reg_69));
  LUT5 #(
    .INIT(32'h0075AAFF)) 
    q_i_1__330
       (.I0(q_reg_200),
        .I1(q_i_2__52_n_0),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_225),
        .I4(q_i_3__47_n_0),
        .O(q_reg_70));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__331
       (.I0(q_reg_4),
        .I1(FDIR[1]),
        .O(q_i_1__331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__332
       (.I0(q_reg_4),
        .I1(FDIR[3]),
        .O(q_reg_71));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__333
       (.I0(q_reg_4),
        .I1(FDIR[5]),
        .O(q_reg_72));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__334
       (.I0(q_reg_4),
        .I1(FDIR[2]),
        .O(q_reg_73));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__335
       (.I0(q_reg_4),
        .I1(FDIR[0]),
        .O(q_reg_74));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__336
       (.I0(q_reg_4),
        .I1(FDIR[4]),
        .O(q_reg_75));
  LUT5 #(
    .INIT(32'hE0E0E0EE)) 
    q_i_1__360
       (.I0(q_reg_200),
        .I1(q_reg_203),
        .I2(q_i_3__46_n_0),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_113),
        .O(q_reg_118));
  LUT6 #(
    .INIT(64'h8EEE711171118EEE)) 
    q_i_20
       (.I0(q_i_7__22_0),
        .I1(q_reg_40),
        .I2(q_i_6__11_n_0),
        .I3(q_i_7__16_n_0),
        .I4(q_i_7__22_1),
        .I5(q_reg_41),
        .O(q_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_21
       (.I0(q_reg_121),
        .I1(q_i_24_n_0),
        .I2(q_reg_122),
        .I3(q_i_12__2_1),
        .I4(q_i_12__2_0),
        .I5(q_reg_120),
        .O(q_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_24
       (.I0(q_i_21_0),
        .I1(q_i_21_1),
        .I2(q_reg_126),
        .I3(q_i_26_n_0),
        .I4(q_reg_125),
        .I5(q_reg_124),
        .O(q_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7ED7)) 
    q_i_26
       (.I0(q_i_27_n_0),
        .I1(q_reg_21),
        .I2(q_i_11__2_0),
        .I3(q_reg_127),
        .I4(q_i_29_n_0),
        .I5(q_reg_128),
        .O(q_i_26_n_0));
  LUT4 #(
    .INIT(16'h956A)) 
    q_i_27
       (.I0(q_reg_22),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[5]),
        .O(q_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q_i_29
       (.I0(q_i_26_0),
        .I1(q_i_26_1),
        .I2(q_reg_135),
        .I3(q_i_4__40_n_0),
        .I4(q_i_3__24_n_0),
        .O(q_i_29_n_0));
  LUT4 #(
    .INIT(16'h8BB8)) 
    q_i_2__108
       (.I0(q_i_5__38_n_0),
        .I1(q_reg_200),
        .I2(q_reg_225),
        .I3(q_reg_226),
        .O(d));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    q_i_2__109
       (.I0(q_i_4__40_n_0),
        .I1(q_reg_219),
        .I2(q_reg_220),
        .I3(q_reg_237),
        .I4(q_reg_218),
        .O(q_i_2__109_n_0));
  LUT6 #(
    .INIT(64'hBFAA80AA00000000)) 
    q_i_2__110
       (.I0(q_reg_227),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(ALU_ne),
        .I4(q_reg_241),
        .I5(q_i_3__54_0[38]),
        .O(q_i_2__110_n_0));
  LUT6 #(
    .INIT(64'hFFCFFF0FFFEFFF2F)) 
    q_i_2__118
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(XBby[12]),
        .I5(q_reg_164),
        .O(q_reg_109));
  LUT6 #(
    .INIT(64'hFFCFFF0FFFEFFF2F)) 
    q_i_2__119
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(XBby[11]),
        .I5(q_reg_167),
        .O(q_reg_110));
  LUT6 #(
    .INIT(64'hFFEFFFCFFF2FFF0F)) 
    q_i_2__120
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_242),
        .I5(XBby[7]),
        .O(q_reg_111));
  LUT6 #(
    .INIT(64'h0F0E0F0C0F020F00)) 
    q_i_2__121
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_242),
        .I5(XBby[7]),
        .O(q_i_2__121_n_0));
  LUT6 #(
    .INIT(64'h0F0E0F0C0F020F00)) 
    q_i_2__122
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_229),
        .I5(XBby[5]),
        .O(q_i_2__122_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFCFFF2FFF0F)) 
    q_i_2__123
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_188),
        .I5(XBby[4]),
        .O(q_reg_112));
  LUT6 #(
    .INIT(64'h0F0E0F0C0F020F00)) 
    q_i_2__124
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_188),
        .I5(XBby[4]),
        .O(q_i_2__124_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFCFFF2FFF0F)) 
    q_i_2__125
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_190),
        .I5(XBby[2]),
        .O(q_reg_114));
  LUT6 #(
    .INIT(64'h0F0E0F0C0F020F00)) 
    q_i_2__126
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_190),
        .I5(XBby[2]),
        .O(q_i_2__126_n_0));
  LUT6 #(
    .INIT(64'h0F0E0F0C0F020F00)) 
    q_i_2__127
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_228),
        .I5(XBby[1]),
        .O(q_i_2__127_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFCFFF2FFF0F)) 
    q_i_2__128
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_227),
        .I5(XBby[0]),
        .O(q_reg_116));
  LUT6 #(
    .INIT(64'hFCFEF0F2F0F0F0F0)) 
    q_i_2__129
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__66_n_0),
        .I3(q_reg_222),
        .I4(XBby[14]),
        .I5(q_reg_218),
        .O(q_reg_117));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__32
       (.I0(q_reg_142),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_143),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_144),
        .O(q_i_2__32_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__33
       (.I0(q_reg_145),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_146),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_147),
        .O(q_i_2__33_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__34
       (.I0(q_reg_148),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_149),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_150),
        .O(q_i_2__34_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__35
       (.I0(q_reg_151),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_152),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_153),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__36
       (.I0(q_reg_154),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_155),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_156),
        .O(q_i_2__36_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__37
       (.I0(q_reg_157),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_158),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_159),
        .O(q_i_2__37_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__38
       (.I0(q_reg_160),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_161),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_162),
        .O(q_i_2__38_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__39
       (.I0(q_reg_163),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_164),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_165),
        .O(q_i_2__39_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__40
       (.I0(q_reg_166),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_167),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_168),
        .O(q_i_2__40_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__41
       (.I0(q_reg_169),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_170),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_171),
        .O(q_i_2__41_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__42
       (.I0(q_reg_172),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_173),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_174),
        .O(q_i_2__42_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__43
       (.I0(q_reg_175),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_176),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_177),
        .O(q_i_2__43_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__44
       (.I0(q_reg_178),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_179),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_180),
        .O(q_i_2__44_n_0));
  LUT6 #(
    .INIT(64'h5D51FFFF5D510000)) 
    q_i_2__45
       (.I0(q_reg_181),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_182),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_183),
        .O(q_i_2__45_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__46
       (.I0(q_reg_184),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_185),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_186),
        .O(q_i_2__46_n_0));
  LUT6 #(
    .INIT(64'hF3F377F333333333)) 
    q_i_2__47
       (.I0(q_reg_199),
        .I1(q_reg_200),
        .I2(q_reg_201),
        .I3(ALU_ne),
        .I4(q_i_13__6_n_0),
        .I5(q_i_3__54_0[38]),
        .O(q_i_2__47_n_0));
  LUT6 #(
    .INIT(64'hAA3AFFFFAA3A0000)) 
    q_i_2__48
       (.I0(q_reg_208),
        .I1(q_reg_209),
        .I2(ALU_ne),
        .I3(q_i_13__6_n_0),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_2),
        .O(q_i_2__48_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__49
       (.I0(q_reg_210),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_211),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_212),
        .O(q_i_2__49_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    q_i_2__50
       (.I0(q_reg_213),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_214),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_3),
        .O(q_i_2__50_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAAAA0AAA08AA08AA)) 
    q_i_2__51
       (.I0(q_reg_215),
        .I1(q_i_3__54_0[40]),
        .I2(ALU_ne),
        .I3(q_reg_200),
        .I4(q_i_13__6_n_0),
        .I5(q_i_3__54_0[38]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h28882228AAAAAAAA)) 
    q_i_2__52
       (.I0(ALU_ne),
        .I1(q_i_4__36_n_0),
        .I2(alu_result),
        .I3(q_reg_216),
        .I4(q_reg_7),
        .I5(q_i_3__54_0[39]),
        .O(q_i_2__52_n_0));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    q_i_2__57
       (.I0(q_i_3__24_n_0),
        .I1(q_reg_219),
        .I2(q_reg_220),
        .I3(md_result),
        .I4(q_reg_218),
        .O(q_i_2__57_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__66
       (.I0(XBby[10]),
        .I1(q_reg_221),
        .I2(q_reg_208),
        .I3(q_reg_8),
        .I4(DXIR),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000000005401)) 
    q_i_2__75
       (.I0(q_reg_224),
        .I1(q_reg_220),
        .I2(q_reg_218),
        .I3(MWIR),
        .I4(q_i_5__43_n_0),
        .I5(q_i_3__54_n_0),
        .O(q_i_2__75_n_0));
  LUT5 #(
    .INIT(32'h96666999)) 
    q_i_3__24
       (.I0(q_reg_133),
        .I1(q_i_7__36[3]),
        .I2(q_reg_219),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_20),
        .O(q_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h80AAAAAA00002A00)) 
    q_i_3__41
       (.I0(q_i_3__54_0[38]),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(ALU_ne),
        .I4(q_reg_187),
        .I5(q_reg_188),
        .O(q_i_3__41_n_0));
  LUT6 #(
    .INIT(64'h80AAAAAA00002A00)) 
    q_i_3__42
       (.I0(q_i_3__54_0[38]),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(ALU_ne),
        .I4(q_reg_189),
        .I5(q_reg_190),
        .O(q_i_3__42_n_0));
  LUT6 #(
    .INIT(64'hFF8FFF8FFFFF0000)) 
    q_i_3__43
       (.I0(q_i_3__54_0[39]),
        .I1(ALU_lt),
        .I2(ALU_ne),
        .I3(q_reg_194),
        .I4(q_reg_195),
        .I5(q_i_3__54_0[38]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFCCCFFFFAAAAAAAA)) 
    q_i_3__44
       (.I0(q_i_4__44_n_0),
        .I1(q_reg_196),
        .I2(q_i_3__54_0[39]),
        .I3(ALU_lt),
        .I4(ALU_ne),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__44_n_0));
  LUT6 #(
    .INIT(64'hFCCCFFFF55555555)) 
    q_i_3__45
       (.I0(q_reg_197),
        .I1(q_reg_198),
        .I2(q_i_3__54_0[39]),
        .I3(ALU_lt),
        .I4(ALU_ne),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__45_n_0));
  LUT6 #(
    .INIT(64'hF3F377F333333333)) 
    q_i_3__46
       (.I0(q_reg_202),
        .I1(q_reg_200),
        .I2(q_reg_203),
        .I3(ALU_ne),
        .I4(q_i_13__6_n_0),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__46_n_0));
  LUT6 #(
    .INIT(64'hBFFB0000BFFBFFFF)) 
    q_i_3__47
       (.I0(q_i_13__6_n_0),
        .I1(ALU_ne),
        .I2(q_i_3__54_0[2]),
        .I3(q_reg_204),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_205),
        .O(q_i_3__47_n_0));
  LUT6 #(
    .INIT(64'h7F0000007F005500)) 
    q_i_3__48
       (.I0(q_i_3__54_0[38]),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(q_reg_200),
        .I4(ALU_ne),
        .I5(q_i_3__54_0[40]),
        .O(q_reg_5));
  LUT5 #(
    .INIT(32'h0888AAAA)) 
    q_i_3__49
       (.I0(q_reg_200),
        .I1(ALU_ne),
        .I2(ALU_lt),
        .I3(q_i_3__54_0[39]),
        .I4(q_i_3__54_0[38]),
        .O(q_reg_6));
  LUT5 #(
    .INIT(32'h10101001)) 
    q_i_3__54
       (.I0(q_i_6__31_n_0),
        .I1(q_i_7__25_n_0),
        .I2(XMIR[2]),
        .I3(q_i_3__54_0[1]),
        .I4(q_reg_218),
        .O(q_i_3__54_n_0));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    q_i_3__66
       (.I0(q_i_20_n_0),
        .I1(q_reg_219),
        .I2(q_reg_220),
        .I3(q_i_2__129_0),
        .I4(q_reg_218),
        .O(q_i_3__66_n_0));
  LUT6 #(
    .INIT(64'h9F99909900000000)) 
    q_i_3__67
       (.I0(q_reg_232),
        .I1(q_reg_231),
        .I2(q_i_13__6_n_0),
        .I3(ALU_ne),
        .I4(q_reg_238),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__67_n_0));
  LUT6 #(
    .INIT(64'hBFAA80AA00000000)) 
    q_i_3__68
       (.I0(q_reg_229),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(ALU_ne),
        .I4(q_reg_239),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__68_n_0));
  LUT6 #(
    .INIT(64'hBFAA80AA00000000)) 
    q_i_3__69
       (.I0(q_reg_228),
        .I1(q_i_3__54_0[39]),
        .I2(ALU_lt),
        .I3(ALU_ne),
        .I4(q_reg_240),
        .I5(q_i_3__54_0[38]),
        .O(q_i_3__69_n_0));
  LUT5 #(
    .INIT(32'h00001D3F)) 
    q_i_3__84
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(XBby[6]),
        .I3(q_reg_201),
        .I4(q_i_8__15_n_0),
        .O(q_i_3__84_n_0));
  LUT6 #(
    .INIT(64'hF0E0F0C0F020F000)) 
    q_i_3__85
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_229),
        .I5(XBby[5]),
        .O(q_i_3__85_n_0));
  LUT6 #(
    .INIT(64'hF0E0F0C0F020F000)) 
    q_i_3__86
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_reg_218),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_228),
        .I5(XBby[1]),
        .O(q_reg_115));
  LUT6 #(
    .INIT(64'hF0F1F0F3F0FDF0FF)) 
    q_i_3__87
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(q_i_3__54_0[38]),
        .I3(q_i_8__15_n_0),
        .I4(q_reg_227),
        .I5(XBby[0]),
        .O(q_i_3__87_n_0));
  LUT6 #(
    .INIT(64'hFFF4F400000B0BFF)) 
    q_i_4__34
       (.I0(q_reg_130),
        .I1(q_i_6__12_0),
        .I2(q_i_4__35_0),
        .I3(q_reg_35),
        .I4(q_i_4__35_1),
        .I5(q_i_8__25_n_0),
        .O(q_reg_122));
  LUT6 #(
    .INIT(64'h8A75D52A758A2AD5)) 
    q_i_4__35
       (.I0(q_i_10__3_n_0),
        .I1(q_i_2__53),
        .I2(q_reg_36),
        .I3(q_i_2__53_0),
        .I4(q_i_3__68_0),
        .I5(q_reg_37),
        .O(q_reg_121));
  LUT6 #(
    .INIT(64'h99999999999999A9)) 
    q_i_4__36
       (.I0(q_reg_7),
        .I1(q_i_2__52_0),
        .I2(q_i_2__52_1),
        .I3(q_i_9__8_n_0),
        .I4(q_i_10__3_n_0),
        .I5(q_i_11__6_n_0),
        .O(q_i_4__36_n_0));
  LUT6 #(
    .INIT(64'hD4DD2B222B22D4DD)) 
    q_i_4__37
       (.I0(q_i_3__52),
        .I1(q_reg_17),
        .I2(q_reg_136),
        .I3(q_i_3__52_0),
        .I4(q_i_3__52_1),
        .I5(q_reg_18),
        .O(q_reg_135));
  LUT5 #(
    .INIT(32'h69999666)) 
    q_i_4__40
       (.I0(q_i_6__15_n_0),
        .I1(q_i_7__36[2]),
        .I2(q_reg_219),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_19),
        .O(q_i_4__40_n_0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F737F7F7)) 
    q_i_4__43
       (.I0(q_reg_206),
        .I1(q_reg_200),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_207),
        .I4(ALU_ne),
        .I5(q_i_13__6_n_0),
        .O(q_i_4__43_n_0));
  LUT4 #(
    .INIT(16'h0BFB)) 
    q_i_4__44
       (.I0(q_reg_222),
        .I1(q_reg_8),
        .I2(q_reg_221),
        .I3(XBby[14]),
        .O(q_i_4__44_n_0));
  LUT5 #(
    .INIT(32'h00001D3F)) 
    q_i_4__74
       (.I0(q_reg_8),
        .I1(q_reg_221),
        .I2(XBby[3]),
        .I3(q_reg_203),
        .I4(q_i_8__15_n_0),
        .O(q_reg_113));
  LUT6 #(
    .INIT(64'h0DF2F20DF20D0DF2)) 
    q_i_5__17
       (.I0(q_i_6__16_n_0),
        .I1(q_i_3__34),
        .I2(q_i_7__20_n_0),
        .I3(q_reg_27),
        .I4(q_i_3__68_0),
        .I5(alu_inB[5]),
        .O(q_reg_123));
  LUT6 #(
    .INIT(64'h8E71D42B718E2BD4)) 
    q_i_5__18
       (.I0(q_reg_130),
        .I1(q_i_3__28),
        .I2(q_reg_29),
        .I3(q_i_3__28_0),
        .I4(q_i_3__68_0),
        .I5(q_reg_30),
        .O(q_reg_129));
  LUT6 #(
    .INIT(64'hB24D8E714DB2718E)) 
    q_i_5__21
       (.I0(q_i_3__33_0),
        .I1(q_reg_38),
        .I2(q_i_6__12_n_0),
        .I3(q_i_3__33),
        .I4(q_i_3__68_0),
        .I5(q_reg_39),
        .O(q_reg_119));
  LUT6 #(
    .INIT(64'hB04F4FB04FB0B04F)) 
    q_i_5__22
       (.I0(q_i_6__11_n_0),
        .I1(q_i_3__25),
        .I2(q_reg_131),
        .I3(q_i_3__25_0),
        .I4(q_i_3__68_0),
        .I5(q_reg_42),
        .O(q_reg_9));
  LUT5 #(
    .INIT(32'h87787887)) 
    q_i_5__23
       (.I0(q_i_6__11_n_0),
        .I1(q_i_7__16_n_0),
        .I2(q_i_3__36),
        .I3(q_i_3__68_0),
        .I4(q_reg_40),
        .O(q_reg_10));
  LUT6 #(
    .INIT(64'hB24DD42B4DB22BD4)) 
    q_i_5__24
       (.I0(q_reg_127),
        .I1(q_reg_21),
        .I2(q_i_7__36[4]),
        .I3(q_i_7__36[5]),
        .I4(q_i_3__68_0),
        .I5(q_reg_22),
        .O(q_reg_137));
  LUT6 #(
    .INIT(64'h000000000F000F0B)) 
    q_i_5__26
       (.I0(q_i_6__17),
        .I1(q_i_6__17_0),
        .I2(q_i_7__17_n_0),
        .I3(q_i_8__5_n_0),
        .I4(q_reg_136),
        .I5(q_i_9__5_n_0),
        .O(q_reg_133));
  LUT5 #(
    .INIT(32'h695596AA)) 
    q_i_5__28
       (.I0(alu_inB[0]),
        .I1(q_i_3__68_0),
        .I2(q_reg_12),
        .I3(q_i_7__36[0]),
        .I4(q_reg_13),
        .O(q_reg_138));
  LUT5 #(
    .INIT(32'h69999666)) 
    q_i_5__31
       (.I0(q_i_6__16_n_0),
        .I1(q_reg_25),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_219),
        .I4(q_i_7__36[8]),
        .O(q_reg_126));
  LUT5 #(
    .INIT(32'h87FF0087)) 
    q_i_5__32
       (.I0(q_i_3__54_0[38]),
        .I1(q_reg_219),
        .I2(q_i_7__36[3]),
        .I3(q_reg_20),
        .I4(q_reg_133),
        .O(q_reg_127));
  LUT5 #(
    .INIT(32'h96666999)) 
    q_i_5__33
       (.I0(q_reg_132),
        .I1(q_i_7__36[9]),
        .I2(q_reg_219),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_28),
        .O(q_reg_128));
  LUT5 #(
    .INIT(32'h69999666)) 
    q_i_5__34
       (.I0(q_i_6__14_n_0),
        .I1(alu_inB[4]),
        .I2(q_reg_219),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_26),
        .O(q_reg_125));
  LUT5 #(
    .INIT(32'h87787887)) 
    q_i_5__35
       (.I0(q_i_3__54_0[38]),
        .I1(q_reg_219),
        .I2(q_i_3__28),
        .I3(q_reg_130),
        .I4(q_reg_29),
        .O(q_reg_124));
  LUT5 #(
    .INIT(32'h96666999)) 
    q_i_5__36
       (.I0(q_i_6__12_n_0),
        .I1(q_i_3__33_0),
        .I2(q_reg_219),
        .I3(q_i_3__54_0[38]),
        .I4(q_reg_38),
        .O(q_reg_120));
  LUT6 #(
    .INIT(64'hA2AEFFFFA2AE0000)) 
    q_i_5__38
       (.I0(q_reg_191),
        .I1(ALU_ne),
        .I2(q_i_13__6_n_0),
        .I3(q_reg_192),
        .I4(q_i_3__54_0[38]),
        .I5(q_reg_193),
        .O(q_i_5__38_n_0));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    q_i_5__42
       (.I0(q_reg_214),
        .I1(q_reg_8),
        .I2(q_reg_220),
        .I3(q_reg_221),
        .I4(XBby[13]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    q_i_5__43
       (.I0(DXIR),
        .I1(q_i_3__54_0[1]),
        .I2(q_reg_220),
        .I3(q_reg_218),
        .I4(q_i_3__54_0[41]),
        .I5(rwe),
        .O(q_i_5__43_n_0));
  LUT4 #(
    .INIT(16'h6A95)) 
    q_i_5__67
       (.I0(q_i_4__36_n_0),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_3__32),
        .O(q_reg_11));
  LUT6 #(
    .INIT(64'h339F9F3390CCCC90)) 
    q_i_5__68
       (.I0(q_i_3__68_1),
        .I1(q_i_4__36_n_0),
        .I2(q_i_3__68_2),
        .I3(q_i_3__32),
        .I4(q_i_3__68_0),
        .I5(q_reg_7),
        .O(ALU_lt));
  LUT5 #(
    .INIT(32'hEFEEEEEF)) 
    q_i_6__11
       (.I0(q_reg_78),
        .I1(q_i_6__12_n_0),
        .I2(q_reg_38),
        .I3(q_i_3__68_0),
        .I4(q_i_3__33_0),
        .O(q_i_6__11_n_0));
  LUT6 #(
    .INIT(64'h8ECF0C8E032B2B3F)) 
    q_i_6__12
       (.I0(q_i_7__9_n_0),
        .I1(q_i_2__53_0),
        .I2(q_reg_37),
        .I3(q_reg_36),
        .I4(q_i_2__53),
        .I5(q_i_3__68_0),
        .O(q_i_6__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F00)) 
    q_i_6__13
       (.I0(q_reg_133),
        .I1(q_i_6__10),
        .I2(q_i_6__10_0),
        .I3(q_i_6__10_1),
        .I4(q_i_10__4_n_0),
        .I5(q_i_6__10_2),
        .O(q_reg_132));
  LUT6 #(
    .INIT(64'hAE00FFAEFFAEAE00)) 
    q_i_6__14
       (.I0(q_reg_134),
        .I1(q_i_6__16_0),
        .I2(q_i_5__34_0),
        .I3(q_reg_25),
        .I4(q_i_7__36[8]),
        .I5(q_i_3__68_0),
        .O(q_i_6__14_n_0));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    q_i_6__15
       (.I0(q_i_8__14_n_0),
        .I1(q_i_4__40_0),
        .I2(q_i_10__8_n_0),
        .I3(q_i_6__17),
        .I4(q_i_6__17_0),
        .I5(q_i_11__7_n_0),
        .O(q_i_6__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD40000)) 
    q_i_6__16
       (.I0(q_reg_133),
        .I1(q_reg_20),
        .I2(q_i_5__17_0),
        .I3(q_i_5__17_1),
        .I4(q_i_9__6_n_0),
        .I5(q_i_10__5_n_0),
        .O(q_i_6__16_n_0));
  LUT5 #(
    .INIT(32'h20F2F880)) 
    q_i_6__20
       (.I0(q_reg_15),
        .I1(alu_inB[2]),
        .I2(q_reg_16),
        .I3(q_i_7__36[1]),
        .I4(q_i_3__68_0),
        .O(q_reg_136));
  LUT5 #(
    .INIT(32'hB2222BBB)) 
    q_i_6__28
       (.I0(q_reg_132),
        .I1(q_reg_28),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_219),
        .I4(q_i_7__36[9]),
        .O(q_reg_130));
  LUT5 #(
    .INIT(32'h000FFFF1)) 
    q_i_6__31
       (.I0(DXIR),
        .I1(q_i_3__54_0[1]),
        .I2(q_reg_220),
        .I3(q_reg_218),
        .I4(XMIR[1]),
        .O(q_i_6__31_n_0));
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    q_i_7__11
       (.I0(q_reg_23),
        .I1(q_i_3__68_0),
        .I2(q_i_7__36[6]),
        .I3(q_reg_24),
        .I4(q_i_7__36[7]),
        .O(q_reg_134));
  LUT6 #(
    .INIT(64'hB023320BF23BB32F)) 
    q_i_7__15
       (.I0(q_i_7__16_n_0),
        .I1(q_reg_41),
        .I2(q_i_3__68_0),
        .I3(q_i_7__36[12]),
        .I4(q_i_3__36),
        .I5(q_reg_40),
        .O(q_reg_131));
  LUT5 #(
    .INIT(32'hC553D7D7)) 
    q_i_7__16
       (.I0(q_reg_39),
        .I1(q_i_3__68_0),
        .I2(q_i_3__33),
        .I3(q_i_3__33_0),
        .I4(q_reg_38),
        .O(q_i_7__16_n_0));
  LUT4 #(
    .INIT(16'h2A80)) 
    q_i_7__17
       (.I0(q_reg_19),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[2]),
        .O(q_i_7__17_n_0));
  LUT5 #(
    .INIT(32'h8EEEE888)) 
    q_i_7__20
       (.I0(q_i_9__4_n_0),
        .I1(q_reg_26),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_219),
        .I4(alu_inB[4]),
        .O(q_i_7__20_n_0));
  LUT4 #(
    .INIT(16'h956A)) 
    q_i_7__21
       (.I0(q_reg_34),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[10]),
        .O(q_reg_140));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    q_i_7__22
       (.I0(q_i_3__54_0[40]),
        .I1(q_reg_9),
        .I2(q_i_10__2_n_0),
        .I3(q_reg_10),
        .I4(q_reg_11),
        .I5(q_i_20_n_0),
        .O(q_reg_8));
  LUT5 #(
    .INIT(32'hD2FFFFFF)) 
    q_i_7__25
       (.I0(DXIR),
        .I1(q_reg_218),
        .I2(XMIR[0]),
        .I3(XMIR[3]),
        .I4(q_i_3__54_0[41]),
        .O(q_i_7__25_n_0));
  LUT6 #(
    .INIT(64'h5DDDDDDD5D5D5DDD)) 
    q_i_7__9
       (.I0(q_i_8__12_n_0),
        .I1(q_i_9__7_n_0),
        .I2(q_i_6__12_0),
        .I3(q_i_6__12_1),
        .I4(q_reg_28),
        .I5(q_reg_132),
        .O(q_i_7__9_n_0));
  LUT4 #(
    .INIT(16'hBFEA)) 
    q_i_8__12
       (.I0(q_reg_35),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[11]),
        .O(q_i_8__12_n_0));
  LUT5 #(
    .INIT(32'h8EEEE888)) 
    q_i_8__14
       (.I0(q_i_12__5_n_0),
        .I1(q_reg_18),
        .I2(q_i_3__54_0[38]),
        .I3(q_reg_219),
        .I4(alu_inB[3]),
        .O(q_i_8__14_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_8__15
       (.I0(q_reg_8),
        .I1(q_reg_220),
        .I2(q_reg_221),
        .O(q_i_8__15_n_0));
  LUT4 #(
    .INIT(16'h6A95)) 
    q_i_8__25
       (.I0(q_reg_36),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_2__53),
        .O(q_i_8__25_n_0));
  LUT6 #(
    .INIT(64'hF4F4F1F1FFF4F1FF)) 
    q_i_8__5
       (.I0(q_reg_18),
        .I1(alu_inB[3]),
        .I2(q_i_10__4_0),
        .I3(q_i_7__36[2]),
        .I4(q_i_3__68_0),
        .I5(q_reg_19),
        .O(q_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h956A)) 
    q_i_9__10
       (.I0(q_reg_35),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_7__36[11]),
        .O(q_reg_139));
  LUT6 #(
    .INIT(64'h8828222288288888)) 
    q_i_9__4
       (.I0(q_reg_25),
        .I1(q_i_3__68_0),
        .I2(q_i_3__54_0[0]),
        .I3(q_i_3__54_0[40]),
        .I4(q_i_3__54_0[37]),
        .I5(XBby[9]),
        .O(q_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hDDEE0DE00DE00000)) 
    q_i_9__5
       (.I0(q_i_7__36[2]),
        .I1(q_reg_19),
        .I2(alu_inB[3]),
        .I3(q_i_3__68_0),
        .I4(q_reg_18),
        .I5(q_i_12__5_n_0),
        .O(q_i_9__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEE0)) 
    q_i_9__6
       (.I0(q_reg_24),
        .I1(q_i_10__4_2),
        .I2(q_reg_23),
        .I3(q_i_10__4_3),
        .I4(q_i_13__2_n_0),
        .I5(q_i_14__3_n_0),
        .O(q_i_9__6_n_0));
  LUT6 #(
    .INIT(64'h000202AA002A2AAA)) 
    q_i_9__7
       (.I0(q_i_11__4_n_0),
        .I1(q_reg_33),
        .I2(q_i_7__9_0),
        .I3(q_reg_34),
        .I4(q_i_7__9_1),
        .I5(q_i_7__9_2),
        .O(q_i_9__7_n_0));
  LUT4 #(
    .INIT(16'h4015)) 
    q_i_9__8
       (.I0(q_reg_42),
        .I1(q_i_3__54_0[38]),
        .I2(q_reg_219),
        .I3(q_i_3__25_0),
        .O(q_i_9__8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_141),
        .D(q_i_1__331_n_0),
        .Q(DXIR));
  LUT3 #(
    .INIT(8'h80)) 
    q_reg_LDC_i_1
       (.I0(q_reg_P_3),
        .I1(q_reg_7),
        .I2(q_reg_C_68),
        .O(q_reg_76));
  LUT4 #(
    .INIT(16'h60A0)) 
    q_reg_LDC_i_1__1
       (.I0(q_reg_13),
        .I1(q_reg_7),
        .I2(q_reg_C_68),
        .I3(q_reg_P_5),
        .O(q_reg_80));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__10
       (.I0(q_reg_C_77),
        .I1(q_reg_7),
        .I2(q_reg_42),
        .I3(q_reg_C_68),
        .O(q_reg_C_13));
  LUT4 #(
    .INIT(16'h2E00)) 
    q_reg_LDC_i_1__11
       (.I0(q_reg_41),
        .I1(q_reg_7),
        .I2(q_reg_C_78),
        .I3(q_reg_C_68),
        .O(q_reg_83));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__12
       (.I0(q_reg_C_79),
        .I1(q_reg_7),
        .I2(q_reg_40),
        .I3(q_reg_C_68),
        .O(q_reg_85));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__13
       (.I0(q_reg_C_80),
        .I1(q_reg_7),
        .I2(q_reg_39),
        .I3(q_reg_C_68),
        .O(q_reg_87));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__14
       (.I0(q_reg_C_81),
        .I1(q_reg_7),
        .I2(q_reg_38),
        .I3(q_reg_C_68),
        .O(q_reg_89));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__15
       (.I0(q_reg_C_82),
        .I1(q_reg_7),
        .I2(q_reg_37),
        .I3(q_reg_C_68),
        .O(q_reg_91));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__16
       (.I0(q_reg_C_83),
        .I1(q_reg_7),
        .I2(q_reg_36),
        .I3(q_reg_C_68),
        .O(q_reg_93));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__17
       (.I0(q_reg_C_84),
        .I1(q_reg_7),
        .I2(q_reg_35),
        .I3(q_reg_C_68),
        .O(q_reg_95));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__18
       (.I0(q_reg_C_85),
        .I1(q_reg_7),
        .I2(q_reg_34),
        .I3(q_reg_C_68),
        .O(q_reg_97));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__19
       (.I0(q_reg_C_86),
        .I1(q_reg_7),
        .I2(q_reg_33),
        .I3(q_reg_C_68),
        .O(q_reg_C_15));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__2
       (.I0(q_reg_C_69),
        .I1(q_reg_7),
        .I2(q_reg_14),
        .I3(q_reg_C_68),
        .O(q_reg_C));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__20
       (.I0(q_reg_C_87),
        .I1(q_reg_7),
        .I2(q_reg_32),
        .I3(q_reg_C_68),
        .O(q_reg_C_17));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__21
       (.I0(q_reg_C_88),
        .I1(q_reg_7),
        .I2(q_reg_28),
        .I3(q_reg_C_68),
        .O(q_reg_99));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__22
       (.I0(q_reg_C_89),
        .I1(q_reg_7),
        .I2(q_reg_27),
        .I3(q_reg_C_68),
        .O(q_reg_101));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__23
       (.I0(q_reg_C_90),
        .I1(q_reg_7),
        .I2(q_reg_26),
        .I3(q_reg_C_68),
        .O(q_reg_103));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__24
       (.I0(q_reg_C_91),
        .I1(q_reg_7),
        .I2(q_reg_25),
        .I3(q_reg_C_68),
        .O(q_reg_C_19));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__25
       (.I0(q_reg_C_92),
        .I1(q_reg_7),
        .I2(q_reg_24),
        .I3(q_reg_C_68),
        .O(q_reg_C_21));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__26
       (.I0(q_reg_C_93),
        .I1(q_reg_7),
        .I2(q_reg_23),
        .I3(q_reg_C_68),
        .O(q_reg_C_23));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__27
       (.I0(q_reg_C_94),
        .I1(q_reg_7),
        .I2(q_reg_22),
        .I3(q_reg_C_68),
        .O(q_reg_105));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__28
       (.I0(q_reg_C_95),
        .I1(q_reg_7),
        .I2(q_reg_21),
        .I3(q_reg_C_68),
        .O(q_reg_C_25));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__29
       (.I0(q_reg_C_96),
        .I1(q_reg_7),
        .I2(q_reg_20),
        .I3(q_reg_C_68),
        .O(q_reg_C_27));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__3
       (.I0(q_reg_C_70),
        .I1(q_reg_7),
        .I2(q_reg_15),
        .I3(q_reg_C_68),
        .O(q_reg_C_1));
  LUT4 #(
    .INIT(16'h2E00)) 
    q_reg_LDC_i_1__30
       (.I0(q_reg_19),
        .I1(q_reg_7),
        .I2(q_reg_C_97),
        .I3(q_reg_C_68),
        .O(q_reg_107));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__4
       (.I0(q_reg_C_71),
        .I1(q_reg_7),
        .I2(q_reg_16),
        .I3(q_reg_C_68),
        .O(q_reg_C_3));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__5
       (.I0(q_reg_C_72),
        .I1(q_reg_7),
        .I2(q_reg_17),
        .I3(q_reg_C_68),
        .O(q_reg_C_5));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__6
       (.I0(q_reg_C_73),
        .I1(q_reg_7),
        .I2(q_reg_18),
        .I3(q_reg_C_68),
        .O(q_reg_C_7));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__7
       (.I0(q_reg_C_74),
        .I1(q_reg_7),
        .I2(q_reg_29),
        .I3(q_reg_C_68),
        .O(q_reg_81));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__8
       (.I0(q_reg_C_75),
        .I1(q_reg_7),
        .I2(q_reg_30),
        .I3(q_reg_C_68),
        .O(q_reg_C_9));
  LUT4 #(
    .INIT(16'hB800)) 
    q_reg_LDC_i_1__9
       (.I0(q_reg_C_76),
        .I1(q_reg_7),
        .I2(q_reg_31),
        .I3(q_reg_C_68),
        .O(q_reg_C_11));
  LUT4 #(
    .INIT(16'h9050)) 
    q_reg_LDC_i_2__1
       (.I0(q_reg_13),
        .I1(q_reg_7),
        .I2(q_reg_C_68),
        .I3(q_reg_P_5),
        .O(q_reg_79));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__10
       (.I0(q_reg_C_77),
        .I1(q_reg_7),
        .I2(q_reg_42),
        .I3(q_reg_C_68),
        .O(q_reg_C_14));
  LUT4 #(
    .INIT(16'hD100)) 
    q_reg_LDC_i_2__11
       (.I0(q_reg_41),
        .I1(q_reg_7),
        .I2(q_reg_C_78),
        .I3(q_reg_C_68),
        .O(q_reg_84));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__12
       (.I0(q_reg_C_79),
        .I1(q_reg_7),
        .I2(q_reg_40),
        .I3(q_reg_C_68),
        .O(q_reg_86));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__13
       (.I0(q_reg_C_80),
        .I1(q_reg_7),
        .I2(q_reg_39),
        .I3(q_reg_C_68),
        .O(q_reg_88));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__14
       (.I0(q_reg_C_81),
        .I1(q_reg_7),
        .I2(q_reg_38),
        .I3(q_reg_C_68),
        .O(q_reg_90));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__15
       (.I0(q_reg_C_82),
        .I1(q_reg_7),
        .I2(q_reg_37),
        .I3(q_reg_C_68),
        .O(q_reg_92));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__16
       (.I0(q_reg_C_83),
        .I1(q_reg_7),
        .I2(q_reg_36),
        .I3(q_reg_C_68),
        .O(q_reg_94));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__17
       (.I0(q_reg_C_84),
        .I1(q_reg_7),
        .I2(q_reg_35),
        .I3(q_reg_C_68),
        .O(q_reg_96));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__18
       (.I0(q_reg_C_85),
        .I1(q_reg_7),
        .I2(q_reg_34),
        .I3(q_reg_C_68),
        .O(q_reg_98));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__19
       (.I0(q_reg_C_86),
        .I1(q_reg_7),
        .I2(q_reg_33),
        .I3(q_reg_C_68),
        .O(q_reg_C_16));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__2
       (.I0(q_reg_C_69),
        .I1(q_reg_7),
        .I2(q_reg_14),
        .I3(q_reg_C_68),
        .O(q_reg_C_0));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__20
       (.I0(q_reg_C_87),
        .I1(q_reg_7),
        .I2(q_reg_32),
        .I3(q_reg_C_68),
        .O(q_reg_C_18));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__21
       (.I0(q_reg_C_88),
        .I1(q_reg_7),
        .I2(q_reg_28),
        .I3(q_reg_C_68),
        .O(q_reg_100));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__22
       (.I0(q_reg_C_89),
        .I1(q_reg_7),
        .I2(q_reg_27),
        .I3(q_reg_C_68),
        .O(q_reg_102));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__23
       (.I0(q_reg_C_90),
        .I1(q_reg_7),
        .I2(q_reg_26),
        .I3(q_reg_C_68),
        .O(q_reg_104));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__24
       (.I0(q_reg_C_91),
        .I1(q_reg_7),
        .I2(q_reg_25),
        .I3(q_reg_C_68),
        .O(q_reg_C_20));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__25
       (.I0(q_reg_C_92),
        .I1(q_reg_7),
        .I2(q_reg_24),
        .I3(q_reg_C_68),
        .O(q_reg_C_22));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__26
       (.I0(q_reg_C_93),
        .I1(q_reg_7),
        .I2(q_reg_23),
        .I3(q_reg_C_68),
        .O(q_reg_C_24));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__27
       (.I0(q_reg_C_94),
        .I1(q_reg_7),
        .I2(q_reg_22),
        .I3(q_reg_C_68),
        .O(q_reg_106));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__28
       (.I0(q_reg_C_95),
        .I1(q_reg_7),
        .I2(q_reg_21),
        .I3(q_reg_C_68),
        .O(q_reg_C_26));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__29
       (.I0(q_reg_C_96),
        .I1(q_reg_7),
        .I2(q_reg_20),
        .I3(q_reg_C_68),
        .O(q_reg_C_28));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__3
       (.I0(q_reg_C_70),
        .I1(q_reg_7),
        .I2(q_reg_15),
        .I3(q_reg_C_68),
        .O(q_reg_C_2));
  LUT4 #(
    .INIT(16'hD100)) 
    q_reg_LDC_i_2__30
       (.I0(q_reg_19),
        .I1(q_reg_7),
        .I2(q_reg_C_97),
        .I3(q_reg_C_68),
        .O(q_reg_108));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__4
       (.I0(q_reg_C_71),
        .I1(q_reg_7),
        .I2(q_reg_16),
        .I3(q_reg_C_68),
        .O(q_reg_C_4));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__5
       (.I0(q_reg_C_72),
        .I1(q_reg_7),
        .I2(q_reg_17),
        .I3(q_reg_C_68),
        .O(q_reg_C_6));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__6
       (.I0(q_reg_C_73),
        .I1(q_reg_7),
        .I2(q_reg_18),
        .I3(q_reg_C_68),
        .O(q_reg_C_8));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__7
       (.I0(q_reg_C_74),
        .I1(q_reg_7),
        .I2(q_reg_29),
        .I3(q_reg_C_68),
        .O(q_reg_82));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__8
       (.I0(q_reg_C_75),
        .I1(q_reg_7),
        .I2(q_reg_30),
        .I3(q_reg_C_68),
        .O(q_reg_C_10));
  LUT4 #(
    .INIT(16'h4700)) 
    q_reg_LDC_i_2__9
       (.I0(q_reg_C_76),
        .I1(q_reg_7),
        .I2(q_reg_31),
        .I3(q_reg_C_68),
        .O(q_reg_C_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_3__21
       (.I0(q_reg_P),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_P_0),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[5]),
        .O(q_reg_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_3__22
       (.I0(q_reg_P_1),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_P_2),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[6]),
        .O(q_reg_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_3__23
       (.I0(q_reg_C_39),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_40),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[12]),
        .O(q_reg_19));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_3__24
       (.I0(q_reg_C_66),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[17]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[34]),
        .O(q_reg_41));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__10
       (.I0(q_reg_C_45),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_46),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[15]),
        .O(q_reg_22));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__11
       (.I0(q_reg_C_47),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_48),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[16]),
        .O(q_reg_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__12
       (.I0(q_reg_C_49),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[0]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[17]),
        .O(q_reg_24));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__13
       (.I0(q_reg_C_50),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[1]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[18]),
        .O(q_reg_25));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__14
       (.I0(q_reg_C_51),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[2]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[19]),
        .O(q_reg_26));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__15
       (.I0(q_reg_C_52),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[3]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[20]),
        .O(q_reg_27));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__16
       (.I0(q_reg_C_53),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[4]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[21]),
        .O(q_reg_28));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__17
       (.I0(q_reg_C_54),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[5]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[22]),
        .O(q_reg_29));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__18
       (.I0(q_reg_C_55),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[6]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[23]),
        .O(q_reg_30));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__19
       (.I0(q_reg_C_56),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[7]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[24]),
        .O(q_reg_31));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__20
       (.I0(q_reg_C_57),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[8]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[25]),
        .O(q_reg_32));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__21
       (.I0(q_reg_C_58),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[9]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[26]),
        .O(q_reg_33));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__22
       (.I0(q_reg_C_59),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[10]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[27]),
        .O(q_reg_34));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__23
       (.I0(q_reg_C_60),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[11]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[28]),
        .O(q_reg_35));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__24
       (.I0(q_reg_C_61),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[12]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[29]),
        .O(q_reg_36));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__25
       (.I0(q_reg_C_62),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[13]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[30]),
        .O(q_reg_37));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__26
       (.I0(q_reg_C_63),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[14]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[31]),
        .O(q_reg_38));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__27
       (.I0(q_reg_C_64),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[15]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[32]),
        .O(q_reg_39));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__28
       (.I0(q_reg_C_65),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[16]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[33]),
        .O(q_reg_40));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__29
       (.I0(q_reg_C_67),
        .I1(q_i_2__75_n_0),
        .I2(memAddr[18]),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[35]),
        .O(q_reg_42));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__3
       (.I0(q_reg_C_29),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_30),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[7]),
        .O(q_reg_14));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__4
       (.I0(q_reg_C_31),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_32),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[8]),
        .O(q_reg_15));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__5
       (.I0(q_reg_C_33),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_34),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[9]),
        .O(q_reg_16));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__6
       (.I0(q_reg_C_35),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_36),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[10]),
        .O(q_reg_17));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__7
       (.I0(q_reg_C_37),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_38),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[11]),
        .O(q_reg_18));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__8
       (.I0(q_reg_C_41),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_42),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[13]),
        .O(q_reg_20));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_reg_LDC_i_4__9
       (.I0(q_reg_C_43),
        .I1(q_i_2__75_n_0),
        .I2(q_reg_C_44),
        .I3(q_i_3__54_n_0),
        .I4(q_i_3__54_0[14]),
        .O(q_reg_21));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_575
   (DXIR,
    D,
    alu_inB,
    DXIRin,
    clk0,
    q_reg_0,
    \sevenseg_latch_reg[1] ,
    \sevenseg_latch_reg[1]_0 ,
    q_reg_1,
    XBby);
  output [0:0]DXIR;
  output [0:0]D;
  output [0:0]alu_inB;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input \sevenseg_latch_reg[1] ;
  input \sevenseg_latch_reg[1]_0 ;
  input [2:0]q_reg_1;
  input [0:0]XBby;

  wire [0:0]D;
  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XBby;
  wire [0:0]alu_inB;
  wire clk0;
  wire q_reg_0;
  wire [2:0]q_reg_1;
  wire \sevenseg_latch_reg[1] ;
  wire \sevenseg_latch_reg[1]_0 ;

  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__224
       (.I0(DXIR),
        .I1(q_reg_1[2]),
        .I2(q_reg_1[1]),
        .I3(XBby),
        .O(alu_inB));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[1]_i_1 
       (.I0(DXIR),
        .I1(\sevenseg_latch_reg[1] ),
        .I2(\sevenseg_latch_reg[1]_0 ),
        .I3(q_reg_1[0]),
        .I4(alu_inB),
        .O(D));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_576
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    clk0,
    q_reg_3,
    MWIR,
    DXIR,
    q_i_2__75);
  output [0:0]q_reg_0;
  output q_reg_1;
  input q_reg_2;
  input clk0;
  input q_reg_3;
  input [1:0]MWIR;
  input [0:0]DXIR;
  input q_i_2__75;

  wire [0:0]DXIR;
  wire [1:0]MWIR;
  wire clk0;
  wire q_i_2__75;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT5 #(
    .INIT(32'hFF6F33F6)) 
    q_i_4__47
       (.I0(q_reg_0),
        .I1(MWIR[1]),
        .I2(DXIR),
        .I3(q_i_2__75),
        .I4(MWIR[0]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_577
   (q_reg_0,
    modified_rd,
    DXIRin,
    clk0,
    q_reg_1,
    q_reg_2,
    q_reg_3);
  output q_reg_0;
  output [0:0]modified_rd;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]modified_rd;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'h32)) 
    q_i_1__287
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(modified_rd));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_578
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    D,
    alu_inB,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    alu_result,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_i_6__22_0,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    clk0,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    md_result,
    q_reg_61,
    DXIR,
    \sevenseg_latch_reg[31] ,
    XBby,
    \sevenseg_latch_reg[27] ,
    \sevenseg_latch_reg[28] ,
    \sevenseg_latch_reg[29] ,
    \sevenseg_latch_reg[30] ,
    \sevenseg_latch_reg[31]_0 ,
    XMIR,
    q_reg_62,
    q_i_3__55_0,
    q_i_3__55_1,
    q_i_4__46,
    q_i_4__54_0,
    q_i_2__42,
    q_i_2__43,
    q_i_2__42_0,
    q_i_5__60_0,
    XAby,
    q_reg_C,
    q_reg_63,
    q_i_4__36,
    operation,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_i_21,
    q_i_5__19_0,
    q_i_2__55_0,
    q_i_2__55_1,
    q_i_6__13,
    q_i_6__13_0,
    q_i_10__4,
    q_i_6__14,
    q_i_29,
    q_i_4__36_0,
    div_pulsed,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output [28:0]D;
  output [5:0]alu_inB;
  output [10:0]q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output [3:0]q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output [16:0]alu_result;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_i_6__22_0;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  input q_reg_57;
  input clk0;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input [4:0]md_result;
  input q_reg_61;
  input [24:0]DXIR;
  input \sevenseg_latch_reg[31] ;
  input [28:0]XBby;
  input \sevenseg_latch_reg[27] ;
  input \sevenseg_latch_reg[28] ;
  input \sevenseg_latch_reg[29] ;
  input \sevenseg_latch_reg[30] ;
  input \sevenseg_latch_reg[31]_0 ;
  input [3:0]XMIR;
  input q_reg_62;
  input q_i_3__55_0;
  input q_i_3__55_1;
  input q_i_4__46;
  input q_i_4__54_0;
  input q_i_2__42;
  input q_i_2__43;
  input q_i_2__42_0;
  input q_i_5__60_0;
  input [22:0]XAby;
  input q_reg_C;
  input q_reg_63;
  input q_i_4__36;
  input operation;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_i_21;
  input q_i_5__19_0;
  input q_i_2__55_0;
  input q_i_2__55_1;
  input q_i_6__13;
  input q_i_6__13_0;
  input q_i_10__4;
  input q_i_6__14;
  input q_i_29;
  input q_i_4__36_0;
  input div_pulsed;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;

  wire [28:0]D;
  wire [24:0]DXIR;
  wire [22:0]XAby;
  wire [28:0]XBby;
  wire [3:0]XMIR;
  wire [5:0]alu_inB;
  wire [16:0]alu_result;
  wire clk0;
  wire div_pulsed;
  wire [4:0]md_result;
  wire operation;
  wire q_i_10__4;
  wire q_i_11__9_n_0;
  wire q_i_12__7_n_0;
  wire q_i_21;
  wire q_i_29;
  wire q_i_2__42;
  wire q_i_2__42_0;
  wire q_i_2__43;
  wire q_i_2__55_0;
  wire q_i_2__55_1;
  wire q_i_3__55_0;
  wire q_i_3__55_1;
  wire q_i_4__32_n_0;
  wire q_i_4__33_n_0;
  wire q_i_4__36;
  wire q_i_4__36_0;
  wire q_i_4__41_n_0;
  wire q_i_4__46;
  wire q_i_4__54_0;
  wire q_i_5__19_0;
  wire q_i_5__19_n_0;
  wire q_i_5__60_0;
  wire q_i_5__62_n_0;
  wire q_i_6__10_n_0;
  wire q_i_6__13;
  wire q_i_6__13_0;
  wire q_i_6__14;
  wire q_i_6__22_0;
  wire q_i_6__22_n_0;
  wire q_i_6__23_n_0;
  wire q_i_6__41_n_0;
  wire q_i_6__42_n_0;
  wire q_i_7__12_n_0;
  wire q_i_7__13_n_0;
  wire q_i_7__14_n_0;
  wire q_i_7__23_n_0;
  wire q_i_7__28_n_0;
  wire q_i_8__10_n_0;
  wire q_i_8__16_n_0;
  wire q_i_8__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire [3:0]q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire [10:0]q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_C;
  wire \sevenseg_latch_reg[27] ;
  wire \sevenseg_latch_reg[28] ;
  wire \sevenseg_latch_reg[29] ;
  wire \sevenseg_latch_reg[30] ;
  wire \sevenseg_latch_reg[31] ;
  wire \sevenseg_latch_reg[31]_0 ;

  LUT6 #(
    .INIT(64'h4DE84488DDEE4DE8)) 
    q_i_10__6
       (.I0(q_reg_10),
        .I1(XAby[13]),
        .I2(q_reg_9),
        .I3(q_reg_63),
        .I4(XAby[12]),
        .I5(q_i_8__10_n_0),
        .O(q_reg_46));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_10__7
       (.I0(q_reg_6[7]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_50));
  LUT6 #(
    .INIT(64'h5959A9A95959A959)) 
    q_i_11__9
       (.I0(XMIR[0]),
        .I1(q_reg_0),
        .I2(DXIR[22]),
        .I3(\sevenseg_latch_reg[31] ),
        .I4(q_reg_59),
        .I5(q_i_4__46),
        .O(q_i_11__9_n_0));
  LUT6 #(
    .INIT(64'hEDB77BDE7BEDED7B)) 
    q_i_12__4
       (.I0(XAby[7]),
        .I1(q_reg_63),
        .I2(q_reg_6[6]),
        .I3(XAby[6]),
        .I4(q_reg_6[5]),
        .I5(q_reg_44),
        .O(q_reg_43));
  LUT5 #(
    .INIT(32'h7540EA20)) 
    q_i_12__7
       (.I0(q_reg_63),
        .I1(q_reg_12),
        .I2(XAby[16]),
        .I3(XAby[17]),
        .I4(q_reg_13),
        .O(q_i_12__7_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_12__8
       (.I0(q_reg_6[8]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_49));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F11221F)) 
    q_i_15
       (.I0(q_reg_6[2]),
        .I1(XAby[3]),
        .I2(XAby[8]),
        .I3(q_reg_63),
        .I4(alu_inB[4]),
        .I5(q_i_10__4),
        .O(q_reg_42));
  LUT3 #(
    .INIT(8'hC1)) 
    q_i_19
       (.I0(q_reg_0),
        .I1(q_reg_59),
        .I2(q_i_4__46),
        .O(q_reg_17));
  LUT2 #(
    .INIT(4'h4)) 
    q_i_1__22
       (.I0(q_reg_29),
        .I1(operation),
        .O(q_reg_34));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__226
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[0]),
        .O(alu_inB[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__228
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[1]),
        .O(alu_inB[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__230
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[2]),
        .O(q_reg_6[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__232
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[3]),
        .O(alu_inB[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__234
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[4]),
        .O(alu_inB[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__236
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[5]),
        .O(q_reg_6[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__238
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[6]),
        .O(q_reg_6[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__240
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[7]),
        .O(q_reg_6[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__242
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[8]),
        .O(q_reg_6[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__244
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[9]),
        .O(q_reg_6[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__246
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[10]),
        .O(q_reg_6[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__250
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[11]),
        .O(alu_inB[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__252
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[12]),
        .O(alu_inB[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__254
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[13]),
        .O(q_reg_6[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__256
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[14]),
        .O(q_reg_7));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__258
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[15]),
        .O(q_reg_8));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__260
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[16]),
        .O(q_reg_9));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__262
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[17]),
        .O(q_reg_10));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__264
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[18]),
        .O(q_reg_11));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__266
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[19]),
        .O(q_reg_6[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__268
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[20]),
        .O(q_reg_6[9]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__270
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[21]),
        .O(q_reg_12));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__272
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[22]),
        .O(q_reg_13));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__274
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[23]),
        .O(q_reg_14));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__276
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[24]),
        .O(q_reg_15[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__278
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[25]),
        .O(q_reg_15[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__280
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[26]),
        .O(q_reg_6[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__282
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[27]),
        .O(q_reg_15[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    q_i_1__284
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[20]),
        .I3(XBby[28]),
        .O(q_reg_15[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_22
       (.I0(q_reg_15[1]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_48));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_23
       (.I0(q_reg_6[10]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_51));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q_i_25
       (.I0(q_i_4__32_n_0),
        .I1(q_i_4__41_n_0),
        .I2(q_i_4__33_n_0),
        .I3(q_reg_65),
        .I4(q_reg_66),
        .I5(q_i_5__19_n_0),
        .O(q_reg_35));
  LUT3 #(
    .INIT(8'h04)) 
    q_i_2__31
       (.I0(div_pulsed),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .O(q_reg_29));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    q_i_2__55
       (.I0(q_reg_61),
        .I1(q_reg_59),
        .I2(md_result[4]),
        .I3(q_reg_0),
        .I4(q_reg_60),
        .I5(q_i_4__33_n_0),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hB88B8BB88BB8B88B)) 
    q_i_3__22
       (.I0(md_result[1]),
        .I1(q_reg_19),
        .I2(q_reg_64),
        .I3(q_reg_6[3]),
        .I4(q_reg_63),
        .I5(XAby[4]),
        .O(alu_result[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    q_i_3__25
       (.I0(q_reg_67),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .I3(q_reg_68),
        .O(alu_result[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    q_i_3__26
       (.I0(q_reg_69),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .I3(q_reg_70),
        .O(alu_result[12]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__27
       (.I0(operation),
        .I1(q_reg_71),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_36),
        .O(alu_result[11]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__28
       (.I0(operation),
        .I1(q_reg_72),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_66),
        .O(alu_result[9]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__29
       (.I0(operation),
        .I1(q_reg_73),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_74),
        .O(alu_result[7]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__30
       (.I0(operation),
        .I1(q_reg_75),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_76),
        .O(alu_result[3]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__31
       (.I0(operation),
        .I1(q_reg_77),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_78),
        .O(alu_result[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    q_i_3__32
       (.I0(q_reg_79),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .I3(q_reg_80),
        .O(alu_result[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    q_i_3__33
       (.I0(q_reg_81),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .I3(q_reg_82),
        .O(alu_result[13]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__34
       (.I0(operation),
        .I1(q_reg_83),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_65),
        .O(alu_result[8]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__35
       (.I0(operation),
        .I1(q_reg_84),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_53),
        .O(alu_result[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    q_i_3__36
       (.I0(q_reg_85),
        .I1(q_reg_0),
        .I2(q_reg_60),
        .I3(q_reg_86),
        .O(alu_result[14]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__37
       (.I0(operation),
        .I1(q_reg_87),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_45),
        .O(alu_result[5]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__38
       (.I0(operation),
        .I1(q_reg_88),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_i_5__19_n_0),
        .O(alu_result[10]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__39
       (.I0(operation),
        .I1(q_reg_89),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_90),
        .O(alu_result[6]));
  LUT5 #(
    .INIT(32'hFF4F0040)) 
    q_i_3__40
       (.I0(operation),
        .I1(q_reg_91),
        .I2(q_reg_0),
        .I3(q_reg_60),
        .I4(q_reg_92),
        .O(alu_result[0]));
  LUT5 #(
    .INIT(32'h10111511)) 
    q_i_3__50
       (.I0(q_reg_59),
        .I1(q_i_4__41_n_0),
        .I2(q_reg_60),
        .I3(q_reg_0),
        .I4(md_result[2]),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'h10111511)) 
    q_i_3__51
       (.I0(q_reg_59),
        .I1(q_i_4__32_n_0),
        .I2(q_reg_60),
        .I3(q_reg_0),
        .I4(md_result[3]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h10111511)) 
    q_i_3__53
       (.I0(q_reg_59),
        .I1(q_reg_5),
        .I2(q_reg_60),
        .I3(q_reg_0),
        .I4(md_result[0]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h0000000008800000)) 
    q_i_3__55
       (.I0(XMIR[3]),
        .I1(DXIR[24]),
        .I2(XMIR[2]),
        .I3(q_reg_62),
        .I4(q_i_7__23_n_0),
        .I5(q_i_8__16_n_0),
        .O(q_reg_16));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_3__56
       (.I0(q_reg_0),
        .I1(q_reg_60),
        .O(q_reg_19));
  LUT6 #(
    .INIT(64'h4DB2E817B24D17E8)) 
    q_i_4__32
       (.I0(XAby[12]),
        .I1(q_reg_9),
        .I2(q_i_6__10_n_0),
        .I3(q_reg_10),
        .I4(q_reg_63),
        .I5(XAby[13]),
        .O(q_i_4__32_n_0));
  LUT6 #(
    .INIT(64'h0000FF7FFFFF0080)) 
    q_i_4__33
       (.I0(q_i_6__22_n_0),
        .I1(q_i_7__14_n_0),
        .I2(q_i_6__23_n_0),
        .I3(q_i_2__55_0),
        .I4(q_reg_38),
        .I5(q_i_2__55_1),
        .O(q_i_4__33_n_0));
  LUT6 #(
    .INIT(64'h2BD4E817D42B17E8)) 
    q_i_4__38
       (.I0(alu_inB[1]),
        .I1(XAby[1]),
        .I2(q_i_29),
        .I3(XAby[2]),
        .I4(q_reg_63),
        .I5(q_reg_6[0]),
        .O(q_reg_5));
  LUT5 #(
    .INIT(32'h69999666)) 
    q_i_4__41
       (.I0(q_i_6__10_n_0),
        .I1(q_reg_9),
        .I2(q_reg_60),
        .I3(DXIR[21]),
        .I4(XAby[12]),
        .O(q_i_4__41_n_0));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    q_i_4__54
       (.I0(DXIR[18]),
        .I1(q_i_7__28_n_0),
        .I2(DXIR[17]),
        .I3(DXIR[16]),
        .I4(q_reg_21),
        .I5(DXIR[19]),
        .O(q_reg_20));
  LUT4 #(
    .INIT(16'h59A6)) 
    q_i_4__56
       (.I0(q_i_7__28_n_0),
        .I1(q_reg_0),
        .I2(DXIR[23]),
        .I3(DXIR[16]),
        .O(q_reg_22));
  LUT6 #(
    .INIT(64'h9999999999969696)) 
    q_i_4__63
       (.I0(q_reg_21),
        .I1(DXIR[13]),
        .I2(q_i_2__42),
        .I3(q_i_2__43),
        .I4(DXIR[12]),
        .I5(q_i_2__42_0),
        .O(q_reg_23));
  LUT6 #(
    .INIT(64'hFFDD002F0022FFD0)) 
    q_i_4__64
       (.I0(q_i_5__62_n_0),
        .I1(q_i_2__42),
        .I2(DXIR[13]),
        .I3(q_i_2__42_0),
        .I4(q_reg_21),
        .I5(DXIR[14]),
        .O(q_reg_24));
  LUT6 #(
    .INIT(64'h07F8F807F80707F8)) 
    q_i_5__19
       (.I0(q_i_6__10_n_0),
        .I1(q_i_6__23_n_0),
        .I2(q_i_7__13_n_0),
        .I3(q_reg_11),
        .I4(q_reg_63),
        .I5(XAby[14]),
        .O(q_i_5__19_n_0));
  LUT6 #(
    .INIT(64'h11111777EEEEE888)) 
    q_i_5__20
       (.I0(XAby[14]),
        .I1(q_reg_37),
        .I2(q_i_6__10_n_0),
        .I3(q_i_6__23_n_0),
        .I4(q_i_7__13_n_0),
        .I5(q_i_21),
        .O(q_reg_36));
  LUT6 #(
    .INIT(64'h8E71D42B718E2BD4)) 
    q_i_5__25
       (.I0(q_reg_44),
        .I1(q_reg_6[5]),
        .I2(XAby[6]),
        .I3(q_reg_6[6]),
        .I4(q_reg_63),
        .I5(XAby[7]),
        .O(q_reg_45));
  LUT5 #(
    .INIT(32'h87787887)) 
    q_i_5__30
       (.I0(DXIR[21]),
        .I1(q_reg_60),
        .I2(q_reg_6[5]),
        .I3(q_reg_44),
        .I4(XAby[6]),
        .O(q_reg_53));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_5__37
       (.I0(q_reg_15[3]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_56));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    q_i_5__57
       (.I0(DXIR[9]),
        .I1(DXIR[10]),
        .I2(DXIR[8]),
        .I3(q_i_6__41_n_0),
        .I4(q_reg_21),
        .I5(DXIR[11]),
        .O(q_reg_25));
  LUT5 #(
    .INIT(32'h881877E7)) 
    q_i_5__60
       (.I0(DXIR[7]),
        .I1(q_i_6__42_n_0),
        .I2(q_reg_0),
        .I3(DXIR[23]),
        .I4(DXIR[8]),
        .O(q_reg_26));
  LUT4 #(
    .INIT(16'h59A6)) 
    q_i_5__61
       (.I0(q_i_6__42_n_0),
        .I1(q_reg_0),
        .I2(DXIR[23]),
        .I3(DXIR[7]),
        .O(q_reg_27));
  LUT5 #(
    .INIT(32'hFF07FF77)) 
    q_i_5__62
       (.I0(q_reg_0),
        .I1(DXIR[13]),
        .I2(DXIR[1]),
        .I3(DXIR[23]),
        .I4(DXIR[12]),
        .O(q_i_5__62_n_0));
  LUT6 #(
    .INIT(64'h4DD40000FFFFFFFF)) 
    q_i_6__10
       (.I0(q_i_5__19_0),
        .I1(XAby[9]),
        .I2(q_reg_63),
        .I3(q_reg_6[7]),
        .I4(q_i_7__14_n_0),
        .I5(q_i_8__10_n_0),
        .O(q_i_6__10_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA82AA0082)) 
    q_i_6__17
       (.I0(q_i_7__12_n_0),
        .I1(q_reg_63),
        .I2(q_reg_6[2]),
        .I3(XAby[3]),
        .I4(q_i_6__14),
        .I5(q_i_8__8_n_0),
        .O(q_reg_44));
  LUT3 #(
    .INIT(8'h80)) 
    q_i_6__21
       (.I0(q_i_6__23_n_0),
        .I1(q_i_7__14_n_0),
        .I2(q_i_6__22_n_0),
        .O(q_i_6__22_0));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    q_i_6__22
       (.I0(q_reg_6[8]),
        .I1(XAby[15]),
        .I2(q_reg_11),
        .I3(q_reg_63),
        .I4(XAby[14]),
        .O(q_i_6__22_n_0));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    q_i_6__23
       (.I0(q_reg_10),
        .I1(XAby[13]),
        .I2(q_reg_9),
        .I3(q_reg_63),
        .I4(XAby[12]),
        .O(q_i_6__23_n_0));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    q_i_6__24
       (.I0(q_reg_6[10]),
        .I1(XAby[20]),
        .I2(q_reg_15[1]),
        .I3(q_reg_63),
        .I4(XAby[19]),
        .O(q_reg_47));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_6__25
       (.I0(q_reg_11),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_37));
  LUT4 #(
    .INIT(16'h8E88)) 
    q_i_6__41
       (.I0(q_i_6__42_n_0),
        .I1(DXIR[7]),
        .I2(DXIR[23]),
        .I3(q_reg_0),
        .O(q_i_6__41_n_0));
  LUT6 #(
    .INIT(64'h0000E888CCCCEEEE)) 
    q_i_6__42
       (.I0(q_reg_0),
        .I1(DXIR[6]),
        .I2(DXIR[5]),
        .I3(DXIR[0]),
        .I4(DXIR[23]),
        .I5(q_i_5__60_0),
        .O(q_i_6__42_n_0));
  LUT5 #(
    .INIT(32'h8ABF15DF)) 
    q_i_7__12
       (.I0(q_reg_63),
        .I1(q_reg_6[3]),
        .I2(XAby[4]),
        .I3(XAby[5]),
        .I4(q_reg_6[4]),
        .O(q_i_7__12_n_0));
  LUT5 #(
    .INIT(32'h4FF80480)) 
    q_i_7__13
       (.I0(q_reg_9),
        .I1(XAby[12]),
        .I2(q_reg_10),
        .I3(q_reg_63),
        .I4(XAby[13]),
        .O(q_i_7__13_n_0));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    q_i_7__14
       (.I0(q_reg_8),
        .I1(XAby[11]),
        .I2(q_reg_7),
        .I3(q_reg_63),
        .I4(XAby[10]),
        .O(q_i_7__14_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_7__18
       (.I0(q_reg_6[9]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_52));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_7__19
       (.I0(q_reg_6[2]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_54));
  LUT6 #(
    .INIT(64'h08A800A0A000A202)) 
    q_i_7__23
       (.I0(q_i_11__9_n_0),
        .I1(q_reg_0),
        .I2(DXIR[22]),
        .I3(q_reg_17),
        .I4(DXIR[1]),
        .I5(XMIR[1]),
        .O(q_i_7__23_n_0));
  LUT4 #(
    .INIT(16'hFF20)) 
    q_i_7__28
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .I2(DXIR[15]),
        .I3(q_i_4__54_0),
        .O(q_i_7__28_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_7__33
       (.I0(q_reg_0),
        .I1(DXIR[23]),
        .O(q_reg_21));
  LUT6 #(
    .INIT(64'hF6606060F6F6F6F6)) 
    q_i_7__36
       (.I0(q_reg_15[2]),
        .I1(q_reg_63),
        .I2(XAby[21]),
        .I3(q_i_12__7_n_0),
        .I4(q_reg_31),
        .I5(q_i_4__36),
        .O(q_reg_30));
  LUT5 #(
    .INIT(32'h8ABF15DF)) 
    q_i_8__10
       (.I0(q_reg_63),
        .I1(q_reg_7),
        .I2(XAby[10]),
        .I3(XAby[11]),
        .I4(q_reg_8),
        .O(q_i_8__10_n_0));
  LUT5 #(
    .INIT(32'h00008AA8)) 
    q_i_8__11
       (.I0(q_reg_47),
        .I1(XAby[18]),
        .I2(q_reg_63),
        .I3(q_reg_14),
        .I4(q_i_4__36_0),
        .O(q_reg_31));
  LUT3 #(
    .INIT(8'h6A)) 
    q_i_8__13
       (.I0(alu_inB[3]),
        .I1(q_reg_60),
        .I2(DXIR[21]),
        .O(q_reg_55));
  LUT6 #(
    .INIT(64'hC000C05500000055)) 
    q_i_8__16
       (.I0(DXIR[1]),
        .I1(q_reg_17),
        .I2(q_i_3__55_0),
        .I3(DXIR[22]),
        .I4(q_reg_0),
        .I5(q_i_3__55_1),
        .O(q_i_8__16_n_0));
  LUT6 #(
    .INIT(64'h0400040404040400)) 
    q_i_8__3
       (.I0(q_i_8__8_n_0),
        .I1(q_reg_40),
        .I2(q_i_6__13),
        .I3(XAby[3]),
        .I4(q_reg_63),
        .I5(q_reg_6[2]),
        .O(q_reg_41));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    q_i_8__7
       (.I0(q_reg_6[5]),
        .I1(XAby[6]),
        .I2(q_reg_6[6]),
        .I3(q_reg_63),
        .I4(XAby[7]),
        .O(q_reg_40));
  LUT5 #(
    .INIT(32'h2211F21F)) 
    q_i_8__8
       (.I0(q_reg_6[3]),
        .I1(XAby[4]),
        .I2(q_reg_6[4]),
        .I3(q_reg_63),
        .I4(XAby[5]),
        .O(q_i_8__8_n_0));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    q_i_8__9
       (.I0(q_reg_46),
        .I1(q_reg_6[8]),
        .I2(XAby[15]),
        .I3(q_reg_11),
        .I4(q_reg_63),
        .I5(XAby[14]),
        .O(q_reg_38));
  LUT5 #(
    .INIT(32'hC100C1FF)) 
    q_i_9__11
       (.I0(q_reg_0),
        .I1(q_reg_59),
        .I2(q_i_4__46),
        .I3(DXIR[22]),
        .I4(DXIR[1]),
        .O(q_reg_18));
  LUT4 #(
    .INIT(16'hBABB)) 
    q_i_9__3
       (.I0(q_i_6__13),
        .I1(q_i_6__13_0),
        .I2(q_i_7__12_n_0),
        .I3(q_reg_40),
        .O(q_reg_39));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_58),
        .D(q_reg_57),
        .Q(q_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_LDC_i_1__0
       (.I0(q_reg_29),
        .I1(XAby[0]),
        .O(q_reg_32));
  LUT2 #(
    .INIT(4'h2)) 
    q_reg_LDC_i_2
       (.I0(q_reg_29),
        .I1(XAby[0]),
        .O(q_reg_33));
  LUT3 #(
    .INIT(8'h2A)) 
    q_reg_LDC_i_2__0
       (.I0(q_reg_29),
        .I1(XAby[22]),
        .I2(q_reg_C),
        .O(q_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[10]_i_1 
       (.I0(q_reg_6[4]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[11]_i_1 
       (.I0(q_reg_6[5]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[12]_i_1 
       (.I0(q_reg_6[6]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[14]_i_1 
       (.I0(alu_inB[4]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[15]_i_1 
       (.I0(alu_inB[5]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[16]_i_1 
       (.I0(q_reg_6[7]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[17]_i_1 
       (.I0(DXIR[2]),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_7),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[18]_i_1 
       (.I0(q_reg_8),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[19]_i_1 
       (.I0(q_reg_9),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[20]_i_1 
       (.I0(q_reg_10),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[21]_i_1 
       (.I0(DXIR[3]),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_11),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[22]_i_1 
       (.I0(q_reg_6[8]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[23]_i_1 
       (.I0(q_reg_6[9]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[24]_i_1 
       (.I0(q_reg_12),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[25]_i_1 
       (.I0(q_reg_13),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[26]_i_1 
       (.I0(q_reg_14),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[27]_i_1 
       (.I0(\sevenseg_latch_reg[27] ),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_15[0]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[28]_i_1 
       (.I0(\sevenseg_latch_reg[28] ),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_15[1]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[29]_i_1 
       (.I0(\sevenseg_latch_reg[29] ),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_6[10]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[2]_i_1 
       (.I0(alu_inB[0]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[30]_i_1 
       (.I0(\sevenseg_latch_reg[30] ),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_15[2]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \sevenseg_latch[31]_i_1 
       (.I0(\sevenseg_latch_reg[31]_0 ),
        .I1(\sevenseg_latch_reg[31] ),
        .I2(q_reg_0),
        .I3(DXIR[4]),
        .I4(q_reg_15[3]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[3]_i_1 
       (.I0(alu_inB[1]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[4]_i_1 
       (.I0(q_reg_6[0]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[5]_i_1 
       (.I0(alu_inB[2]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[6]_i_1 
       (.I0(alu_inB[3]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[7]_i_1 
       (.I0(q_reg_6[1]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[8]_i_1 
       (.I0(q_reg_6[2]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sevenseg_latch[9]_i_1 
       (.I0(q_reg_6[3]),
        .I1(DXIR[4]),
        .I2(q_reg_0),
        .I3(\sevenseg_latch_reg[31] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_579
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_58
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_580
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_581
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_582
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output q_reg_0;
  input q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_583
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_584
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output q_reg_0;
  input q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_585
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    DXIRin,
    clk0,
    q_reg_8,
    q_i_2__47,
    DXIR);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_8;
  input q_i_2__47;
  input [10:0]DXIR;

  wire [10:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_2__47;
  wire q_i_7__32_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT5 #(
    .INIT(32'h0078FF87)) 
    q_i_14__2
       (.I0(q_reg_0),
        .I1(DXIR[0]),
        .I2(DXIR[1]),
        .I3(DXIR[10]),
        .I4(DXIR[2]),
        .O(q_reg_7));
  LUT4 #(
    .INIT(16'hA659)) 
    q_i_5__48
       (.I0(q_reg_2),
        .I1(q_i_2__47),
        .I2(DXIR[10]),
        .I3(DXIR[9]),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h59A6)) 
    q_i_5__59
       (.I0(q_reg_3),
        .I1(q_i_2__47),
        .I2(DXIR[10]),
        .I3(DXIR[6]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hB0BBF2FFF0FFF2FF)) 
    q_i_6__40
       (.I0(q_i_7__32_n_0),
        .I1(DXIR[5]),
        .I2(DXIR[10]),
        .I3(q_i_2__47),
        .I4(DXIR[4]),
        .I5(DXIR[3]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hAAAAD52A55552AD5)) 
    q_i_6__43
       (.I0(q_reg_5),
        .I1(DXIR[1]),
        .I2(DXIR[2]),
        .I3(q_i_2__47),
        .I4(DXIR[10]),
        .I5(DXIR[3]),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'h4F440F000F000D00)) 
    q_i_7__31
       (.I0(q_reg_3),
        .I1(DXIR[8]),
        .I2(DXIR[10]),
        .I3(q_i_2__47),
        .I4(DXIR[7]),
        .I5(DXIR[6]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h88888AAA8AAA8AAA)) 
    q_i_7__32
       (.I0(q_reg_5),
        .I1(DXIR[10]),
        .I2(DXIR[1]),
        .I3(DXIR[2]),
        .I4(DXIR[3]),
        .I5(q_i_2__47),
        .O(q_i_7__32_n_0));
  LUT5 #(
    .INIT(32'hFF77FF7F)) 
    q_i_9__15
       (.I0(q_reg_0),
        .I1(DXIR[0]),
        .I2(DXIR[1]),
        .I3(DXIR[10]),
        .I4(DXIR[2]),
        .O(q_reg_5));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_8),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_586
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_587
   (DXIR,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    alu_result,
    q_reg_3);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input [0:0]alu_result;
  input q_reg_3;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire [0:0]alu_result;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT5 #(
    .INIT(32'hB8B8B888)) 
    q_i_1__217
       (.I0(DXIR),
        .I1(q_reg_1),
        .I2(q_reg_2),
        .I3(alu_result),
        .I4(q_reg_3),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_588
   (DXIR,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT4 #(
    .INIT(16'hBBB8)) 
    q_i_1__215
       (.I0(DXIR),
        .I1(q_reg_1),
        .I2(q_reg_2),
        .I3(q_reg_3),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_589
   (DXIR,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT4 #(
    .INIT(16'h88B8)) 
    q_i_1__216
       (.I0(DXIR),
        .I1(q_reg_1),
        .I2(q_reg_2),
        .I3(q_reg_3),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_59
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_590
   (DXIR,
    q_reg_0,
    DXIRin,
    clk0,
    q_reg_1,
    q_i_3__41,
    q_i_3__41_0,
    q_i_3__41_1);
  output [0:0]DXIR;
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_i_3__41;
  input q_i_3__41_0;
  input [1:0]q_i_3__41_1;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_3__41;
  wire q_i_3__41_0;
  wire [1:0]q_i_3__41_1;
  wire q_reg_0;
  wire q_reg_1;

  LUT5 #(
    .INIT(32'h2242DDBD)) 
    q_i_5__58
       (.I0(DXIR),
        .I1(q_i_3__41),
        .I2(q_i_3__41_0),
        .I3(q_i_3__41_1[1]),
        .I4(q_i_3__41_1[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_591
   (q_reg_0,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;

  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT4 #(
    .INIT(16'h88B8)) 
    q_i_1__212
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_592
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_593
   (DXIR,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    DXIRin,
    clk0,
    q_reg_8,
    q_i_2__41,
    q_i_2__49,
    q_i_4__64,
    q_i_7__29,
    q_i_4__64_0,
    q_i_7__29_0,
    q_i_7__29_1,
    q_i_4__64_1);
  output [0:0]DXIR;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_8;
  input q_i_2__41;
  input [6:0]q_i_2__49;
  input q_i_4__64;
  input q_i_7__29;
  input q_i_4__64_0;
  input q_i_7__29_0;
  input q_i_7__29_1;
  input q_i_4__64_1;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_2__41;
  wire [6:0]q_i_2__49;
  wire q_i_4__64;
  wire q_i_4__64_0;
  wire q_i_4__64_1;
  wire q_i_7__29;
  wire q_i_7__29_0;
  wire q_i_7__29_1;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT4 #(
    .INIT(16'hA659)) 
    q_i_4__51
       (.I0(q_reg_1),
        .I1(q_i_2__41),
        .I2(q_i_2__49[6]),
        .I3(q_i_2__49[2]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAAAA01AA5555FE55)) 
    q_i_4__57
       (.I0(q_reg_3),
        .I1(q_i_2__49[4]),
        .I2(q_i_2__49[3]),
        .I3(q_i_2__41),
        .I4(q_i_2__49[6]),
        .I5(q_i_2__49[5]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h5108AEF7)) 
    q_i_4__75
       (.I0(q_reg_1),
        .I1(q_i_2__41),
        .I2(q_i_2__49[6]),
        .I3(q_i_2__49[2]),
        .I4(q_i_2__49[3]),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hAEFFFFF751000008)) 
    q_i_4__76
       (.I0(q_reg_1),
        .I1(q_i_2__41),
        .I2(q_i_2__49[6]),
        .I3(q_i_2__49[2]),
        .I4(q_i_2__49[3]),
        .I5(q_i_2__49[4]),
        .O(q_reg_7));
  LUT6 #(
    .INIT(64'h000000000000F1F7)) 
    q_i_6__38
       (.I0(DXIR),
        .I1(q_i_4__64),
        .I2(q_i_7__29),
        .I3(q_i_4__64_0),
        .I4(q_i_7__29_0),
        .I5(q_i_7__29_1),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h00000000CCCC8000)) 
    q_i_6__39
       (.I0(DXIR),
        .I1(q_i_4__64_0),
        .I2(q_i_2__49[1]),
        .I3(q_i_2__49[0]),
        .I4(q_i_4__64),
        .I5(q_i_4__64_1),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h5D040C040C040C04)) 
    q_i_7__38
       (.I0(q_reg_1),
        .I1(q_i_2__41),
        .I2(q_i_2__49[6]),
        .I3(q_i_2__49[2]),
        .I4(q_i_2__49[4]),
        .I5(q_i_2__49[3]),
        .O(q_reg_3));
  LUT5 #(
    .INIT(32'hA2F3F3FB)) 
    q_i_7__39
       (.I0(q_reg_1),
        .I1(q_i_2__41),
        .I2(q_i_2__49[6]),
        .I3(q_i_2__49[2]),
        .I4(q_i_2__49[3]),
        .O(q_reg_6));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_8),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_594
   (q_reg_0,
    XMIRin,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    alu_result,
    q_reg_6,
    DXIR,
    q_i_4__64,
    q_i_4__64_0,
    q_i_4__64_1,
    q_i_6__38,
    q_i_6__38_0);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]alu_result;
  input q_reg_6;
  input [4:0]DXIR;
  input q_i_4__64;
  input q_i_4__64_0;
  input q_i_4__64_1;
  input q_i_6__38;
  input q_i_6__38_0;

  wire [4:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire [0:0]alu_result;
  wire clk0;
  wire q_i_4__64;
  wire q_i_4__64_0;
  wire q_i_4__64_1;
  wire q_i_6__38;
  wire q_i_6__38_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  LUT6 #(
    .INIT(64'hFF13FF33FF33FF33)) 
    q_i_10__12
       (.I0(q_reg_0),
        .I1(q_i_6__38),
        .I2(DXIR[1]),
        .I3(q_i_6__38_0),
        .I4(DXIR[3]),
        .I5(DXIR[2]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    q_i_1__210
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(alu_result),
        .I4(q_reg_6),
        .O(XMIRin));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    q_i_8__22
       (.I0(q_reg_2),
        .I1(DXIR[0]),
        .I2(DXIR[4]),
        .I3(q_i_4__64),
        .I4(q_i_4__64_0),
        .I5(q_i_4__64_1),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_595
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_596
   (DXIR,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    q_i_6__39,
    q_i_2__45,
    q_i_6__38,
    q_i_6__39_0);
  output [0:0]DXIR;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input [5:0]q_i_6__39;
  input q_i_2__45;
  input q_i_6__38;
  input q_i_6__39_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_2__45;
  wire q_i_6__38;
  wire [5:0]q_i_6__39;
  wire q_i_6__39_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT4 #(
    .INIT(16'h5040)) 
    q_i_12__10
       (.I0(q_reg_1),
        .I1(q_i_6__39[2]),
        .I2(q_i_6__38),
        .I3(q_i_6__39[1]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hFEFFFF7F01000080)) 
    q_i_4__50
       (.I0(DXIR),
        .I1(q_i_6__39[1]),
        .I2(q_i_6__39[2]),
        .I3(q_i_2__45),
        .I4(q_i_6__38),
        .I5(q_i_6__39[3]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'h77770707FFFF07FF)) 
    q_i_9__14
       (.I0(DXIR),
        .I1(q_i_6__39[3]),
        .I2(q_i_6__39_0),
        .I3(q_i_6__39[0]),
        .I4(q_i_6__39[5]),
        .I5(q_i_6__39[4]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_597
   (q_reg_0,
    q_reg_1,
    DXIRin,
    clk0,
    q_reg_2,
    DXIR,
    q_i_6__38,
    q_i_6__38_0,
    q_i_8__23_0);
  output [0:0]q_reg_0;
  output q_reg_1;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_2;
  input [4:0]DXIR;
  input q_i_6__38;
  input q_i_6__38_0;
  input q_i_8__23_0;

  wire [4:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_6__38;
  wire q_i_6__38_0;
  wire q_i_8__23_0;
  wire q_i_9__16_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  LUT6 #(
    .INIT(64'hFFFFFDDCC4400000)) 
    q_i_8__23
       (.I0(q_i_9__16_n_0),
        .I1(DXIR[3]),
        .I2(DXIR[1]),
        .I3(q_i_6__38),
        .I4(DXIR[2]),
        .I5(q_i_6__38_0),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'hF1FF)) 
    q_i_9__16
       (.I0(q_reg_0),
        .I1(DXIR[0]),
        .I2(DXIR[4]),
        .I3(q_i_8__23_0),
        .O(q_i_9__16_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_598
   (DXIR,
    q_reg_0,
    DXIRin,
    clk0,
    q_reg_1,
    q_i_8__22,
    q_i_8__22_0);
  output [0:0]DXIR;
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input [3:0]q_i_8__22;
  input q_i_8__22_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire [3:0]q_i_8__22;
  wire q_i_8__22_0;
  wire q_reg_0;
  wire q_reg_1;

  LUT6 #(
    .INIT(64'hBA00BA00BA000000)) 
    q_i_11__12
       (.I0(DXIR),
        .I1(q_i_8__22[3]),
        .I2(q_i_8__22[0]),
        .I3(q_i_8__22_0),
        .I4(q_i_8__22[1]),
        .I5(q_i_8__22[2]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_599
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_6
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__141_0,
    q_i_2__141_1,
    q_i_3__132_0,
    q_i_3__132_1,
    q_i_2__173_0,
    q_i_2__173_1,
    q_i_2__173_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__141_0;
  input q_i_2__141_1;
  input q_i_3__132_0;
  input q_i_3__132_1;
  input q_i_2__173_0;
  input q_i_2__173_1;
  input q_i_2__173_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [10:10]\genblk1[31].regout ;
  wire q_i_2__141_0;
  wire q_i_2__141_1;
  wire q_i_2__173_0;
  wire q_i_2__173_1;
  wire q_i_2__173_2;
  wire q_i_3__100_n_0;
  wire q_i_3__132_0;
  wire q_i_3__132_1;
  wire q_i_3__132_n_0;
  wire q_i_5__111_n_0;
  wire q_i_5__79_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [10:10]regA;
  wire [10:10]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__106
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__74
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__141
       (.I0(q_i_3__100_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__173
       (.I0(q_i_3__132_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__100
       (.I0(q_i_5__79_n_0),
        .I1(q_i_2__141_0),
        .I2(q_i_2__141_1),
        .O(q_i_3__100_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__132
       (.I0(q_i_5__111_n_0),
        .I1(q_i_2__173_0),
        .I2(q_i_2__173_1),
        .I3(q_i_2__173_2),
        .O(q_i_3__132_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__111
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__132_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__132_1),
        .O(q_i_5__111_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__79
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__79_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_60
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_600
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_601
   (q_reg_0,
    DXIRin,
    clk0,
    q_reg_1);
  output [0:0]q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIRin;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_602
   (q_reg_0,
    XMIRin,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    DXIR,
    q_i_4__58,
    q_i_2__39,
    q_i_2__39_0);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [0:0]q_reg_7;
  input [3:0]DXIR;
  input q_i_4__58;
  input q_i_2__39;
  input q_i_2__39_0;

  wire [3:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_2__39;
  wire q_i_2__39_0;
  wire q_i_4__58;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [0:0]q_reg_7;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__196
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .O(XMIRin));
  LUT6 #(
    .INIT(64'h0001CC00FFFE33FF)) 
    q_i_4__60
       (.I0(q_reg_0),
        .I1(DXIR[1]),
        .I2(DXIR[0]),
        .I3(q_i_2__39),
        .I4(q_i_2__39_0),
        .I5(DXIR[2]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h0000CFDF)) 
    q_i_5__52
       (.I0(q_reg_0),
        .I1(DXIR[3]),
        .I2(q_i_4__58),
        .I3(DXIR[0]),
        .I4(q_i_2__39),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_603
   (DXIR,
    q_reg_0,
    q_reg_1,
    DXIRin,
    clk0,
    q_reg_2,
    q_i_7__29,
    q_i_7__29_0,
    q_i_2__50,
    q_i_2__50_0,
    q_i_2__50_1,
    q_i_2__50_2);
  output [0:0]DXIR;
  output q_reg_0;
  output q_reg_1;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_2;
  input q_i_7__29;
  input [2:0]q_i_7__29_0;
  input q_i_2__50;
  input q_i_2__50_0;
  input q_i_2__50_1;
  input q_i_2__50_2;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_2__50;
  wire q_i_2__50_0;
  wire q_i_2__50_1;
  wire q_i_2__50_2;
  wire q_i_7__29;
  wire [2:0]q_i_7__29_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  LUT6 #(
    .INIT(64'hFF0300FD00FCFF02)) 
    q_i_4__62
       (.I0(DXIR),
        .I1(q_i_2__50),
        .I2(q_i_2__50_0),
        .I3(q_i_2__50_1),
        .I4(q_i_2__50_2),
        .I5(q_i_7__29_0[1]),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'hF3F7)) 
    q_i_9__13
       (.I0(DXIR),
        .I1(q_i_7__29),
        .I2(q_i_7__29_0[2]),
        .I3(q_i_7__29_0[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_604
   (DXIR,
    XMIRin,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    DXIRin,
    clk0,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_i_7__28,
    q_i_2__38,
    q_i_7__29_0,
    q_i_2__37,
    q_i_4__59_0,
    q_i_4__59_1,
    q_i_4__59_2);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input [7:0]q_i_7__28;
  input q_i_2__38;
  input q_i_7__29_0;
  input q_i_2__37;
  input q_i_4__59_0;
  input q_i_4__59_1;
  input q_i_4__59_2;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_2__37;
  wire q_i_2__38;
  wire q_i_4__59_0;
  wire q_i_4__59_1;
  wire q_i_4__59_2;
  wire [7:0]q_i_7__28;
  wire q_i_7__29_0;
  wire q_i_7__29_n_0;
  wire q_i_8__21_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT4 #(
    .INIT(16'h88B8)) 
    q_i_1__197
       (.I0(DXIR),
        .I1(q_reg_5),
        .I2(q_reg_6),
        .I3(q_reg_7),
        .O(XMIRin));
  LUT6 #(
    .INIT(64'hFEFFFF7F01000080)) 
    q_i_4__58
       (.I0(DXIR),
        .I1(q_i_7__28[1]),
        .I2(q_i_7__28[2]),
        .I3(q_i_2__38),
        .I4(q_i_7__29_0),
        .I5(q_i_7__28[3]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'h59A6)) 
    q_i_4__59
       (.I0(q_i_7__29_n_0),
        .I1(q_i_2__37),
        .I2(q_i_7__28[7]),
        .I3(q_i_7__28[5]),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h88A8)) 
    q_i_5__53
       (.I0(q_reg_3),
        .I1(q_i_7__28[6]),
        .I2(q_i_2__37),
        .I3(q_i_7__28[7]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hF777F777F777FFF7)) 
    q_i_7__29
       (.I0(q_i_8__21_n_0),
        .I1(q_i_4__59_0),
        .I2(q_i_7__29_0),
        .I3(q_i_7__28[0]),
        .I4(q_i_4__59_1),
        .I5(q_i_4__59_2),
        .O(q_i_7__29_n_0));
  LUT4 #(
    .INIT(16'h88A8)) 
    q_i_8__19
       (.I0(q_i_7__29_n_0),
        .I1(q_i_7__28[5]),
        .I2(q_i_2__37),
        .I3(q_i_7__28[7]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h00FF00FF00FF01FF)) 
    q_i_8__21
       (.I0(DXIR),
        .I1(q_i_7__28[1]),
        .I2(q_i_7__28[3]),
        .I3(q_i_7__29_0),
        .I4(q_i_7__28[2]),
        .I5(q_i_7__28[4]),
        .O(q_i_8__21_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_4),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_605
   (q_reg_0,
    XMIRin,
    q_reg_1,
    DXIRin,
    clk0,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    DXIR,
    q_i_3__45,
    q_i_3__45_0,
    q_i_4__61_0);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  output q_reg_1;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [4:0]DXIR;
  input q_i_3__45;
  input q_i_3__45_0;
  input q_i_4__61_0;

  wire [4:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_3__45;
  wire q_i_3__45_0;
  wire q_i_4__61_0;
  wire q_i_5__54_n_0;
  wire q_i_6__36_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT4 #(
    .INIT(16'h88B8)) 
    q_i_1__198
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .O(XMIRin));
  LUT6 #(
    .INIT(64'h999A65655555AAAA)) 
    q_i_4__61
       (.I0(DXIR[3]),
        .I1(q_i_5__54_n_0),
        .I2(q_i_3__45),
        .I3(DXIR[0]),
        .I4(q_i_3__45_0),
        .I5(q_i_6__36_n_0),
        .O(q_reg_1));
  LUT4 #(
    .INIT(16'h7707)) 
    q_i_5__54
       (.I0(q_reg_0),
        .I1(DXIR[2]),
        .I2(q_i_4__61_0),
        .I3(DXIR[4]),
        .O(q_i_5__54_n_0));
  LUT5 #(
    .INIT(32'hF0FFF1FF)) 
    q_i_6__36
       (.I0(q_reg_0),
        .I1(DXIR[2]),
        .I2(DXIR[4]),
        .I3(q_i_4__61_0),
        .I4(DXIR[1]),
        .O(q_i_6__36_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_606
   (DXIR,
    q_reg_0,
    DXIRin,
    clk0,
    q_reg_1,
    q_i_4__62,
    q_i_4__62_0);
  output [0:0]DXIR;
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input [3:0]q_i_4__62;
  input q_i_4__62_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire [3:0]q_i_4__62;
  wire q_i_4__62_0;
  wire q_reg_0;
  wire q_reg_1;

  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    q_i_8__20
       (.I0(DXIR),
        .I1(q_i_4__62[3]),
        .I2(q_i_4__62[0]),
        .I3(q_i_4__62_0),
        .I4(q_i_4__62[1]),
        .I5(q_i_4__62[2]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_607
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    DXIR,
    q_i_7__29);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input [6:0]DXIR;
  input q_i_7__29;

  wire [6:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_7__29;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT6 #(
    .INIT(64'hBABBFAFFFAFFFAFF)) 
    q_i_10__13
       (.I0(q_reg_1),
        .I1(DXIR[5]),
        .I2(DXIR[6]),
        .I3(q_i_7__29),
        .I4(DXIR[1]),
        .I5(DXIR[0]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h7F7F007FFFFF00FF)) 
    q_i_6__37
       (.I0(q_reg_0),
        .I1(DXIR[3]),
        .I2(DXIR[2]),
        .I3(q_i_7__29),
        .I4(DXIR[6]),
        .I5(DXIR[4]),
        .O(q_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_608
   (DXIR,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_0,
    q_reg_1,
    q_reg_2);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__201
       (.I0(DXIR),
        .I1(q_reg_1),
        .I2(q_reg_2),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_609
   (q_reg_0,
    XMIRin,
    q_reg_1,
    q_reg_2,
    DXIRin,
    clk0,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_i_2__35,
    DXIR,
    q_i_5__49);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  output q_reg_1;
  output q_reg_2;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_i_2__35;
  input [2:0]DXIR;
  input q_i_5__49;

  wire [2:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_2__35;
  wire q_i_5__49;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__195
       (.I0(q_reg_0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .O(XMIRin));
  LUT4 #(
    .INIT(16'hA659)) 
    q_i_3__61
       (.I0(q_reg_2),
        .I1(q_i_2__35),
        .I2(DXIR[2]),
        .I3(DXIR[1]),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'h0000CFDF)) 
    q_i_5__51
       (.I0(q_reg_0),
        .I1(DXIR[2]),
        .I2(q_i_2__35),
        .I3(DXIR[0]),
        .I4(q_i_5__49),
        .O(q_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_3),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_61
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_610
   (DXIR,
    XMIRin,
    q_reg_0,
    DXIRin,
    clk0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_i_4__53,
    q_i_4__53_0);
  output [0:0]DXIR;
  output [0:0]XMIRin;
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input q_i_4__53;
  input [1:0]q_i_4__53_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_4__53;
  wire [1:0]q_i_4__53_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__194
       (.I0(DXIR),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .O(XMIRin));
  LUT4 #(
    .INIT(16'h0C08)) 
    q_i_7__27
       (.I0(DXIR),
        .I1(q_i_4__53),
        .I2(q_i_4__53_0[1]),
        .I3(q_i_4__53_0[0]),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_611
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    DXIRin,
    clk0,
    q_reg_5,
    DXIR,
    q_i_3__44,
    q_i_2__34,
    q_i_2__34_0,
    q_i_6__35);
  output [0:0]q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_5;
  input [6:0]DXIR;
  input q_i_3__44;
  input q_i_2__34;
  input q_i_2__34_0;
  input q_i_6__35;

  wire [6:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_2__34;
  wire q_i_2__34_0;
  wire q_i_3__44;
  wire q_i_6__35;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT6 #(
    .INIT(64'hFFFE55FF0001AA00)) 
    q_i_4__55
       (.I0(q_reg_0),
        .I1(DXIR[0]),
        .I2(DXIR[1]),
        .I3(q_i_2__34_0),
        .I4(q_i_2__34),
        .I5(DXIR[2]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h01000080FEFFFF7F)) 
    q_i_5__49
       (.I0(q_reg_0),
        .I1(DXIR[2]),
        .I2(DXIR[3]),
        .I3(q_i_3__44),
        .I4(q_i_2__34),
        .I5(DXIR[4]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    q_i_6__34
       (.I0(q_reg_0),
        .I1(DXIR[2]),
        .I2(DXIR[5]),
        .I3(q_i_2__34),
        .I4(DXIR[4]),
        .I5(DXIR[3]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h45CFCFCFCFCFCFCF)) 
    q_i_8__18
       (.I0(q_reg_0),
        .I1(DXIR[6]),
        .I2(q_i_6__35),
        .I3(DXIR[2]),
        .I4(DXIR[3]),
        .I5(DXIR[4]),
        .O(q_reg_4));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_5),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_612
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_613
   (DXIR,
    q_reg_0,
    DXIRin,
    clk0,
    q_reg_1,
    q_i_3__43,
    q_i_3__43_0,
    q_i_3__43_1,
    q_i_3__43_2,
    q_i_4__52_0);
  output [0:0]DXIR;
  output q_reg_0;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_i_3__43;
  input q_i_3__43_0;
  input q_i_3__43_1;
  input [5:0]q_i_3__43_2;
  input q_i_4__52_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_i_3__43;
  wire q_i_3__43_0;
  wire q_i_3__43_1;
  wire [5:0]q_i_3__43_2;
  wire q_i_4__52_0;
  wire q_i_5__50_n_0;
  wire q_reg_0;
  wire q_reg_1;

  LUT6 #(
    .INIT(64'h0E0EF10EF1F10EF1)) 
    q_i_4__52
       (.I0(q_i_5__50_n_0),
        .I1(q_i_3__43),
        .I2(q_i_3__43_0),
        .I3(q_i_3__43_1),
        .I4(q_i_3__43_2[5]),
        .I5(q_i_3__43_2[4]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'h007F00FF00FF00FF)) 
    q_i_5__50
       (.I0(DXIR),
        .I1(q_i_3__43_2[2]),
        .I2(q_i_3__43_2[3]),
        .I3(q_i_4__52_0),
        .I4(q_i_3__43_2[1]),
        .I5(q_i_3__43_2[0]),
        .O(q_i_5__50_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_614
   (q_reg_0,
    XMIRin,
    q_reg_1,
    DXIRin,
    clk0,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_i_2__32,
    DXIR,
    q_i_4__53_0,
    q_i_4__53_1,
    q_i_4__53_2);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  output q_reg_1;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input q_i_2__32;
  input [4:0]DXIR;
  input q_i_4__53_0;
  input q_i_4__53_1;
  input q_i_4__53_2;

  wire [4:0]DXIR;
  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire clk0;
  wire q_i_2__32;
  wire q_i_4__53_0;
  wire q_i_4__53_1;
  wire q_i_4__53_2;
  wire q_i_6__35_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT3 #(
    .INIT(8'hB8)) 
    q_i_1__190
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .O(XMIRin));
  LUT6 #(
    .INIT(64'hFFFE11110001EEEE)) 
    q_i_4__53
       (.I0(q_i_6__35_n_0),
        .I1(q_i_2__32),
        .I2(DXIR[3]),
        .I3(DXIR[2]),
        .I4(q_i_4__53_0),
        .I5(DXIR[4]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFF0CFF00AE0CAE00)) 
    q_i_6__35
       (.I0(q_reg_0),
        .I1(q_i_4__53_1),
        .I2(q_i_4__53_2),
        .I3(q_i_4__53_0),
        .I4(DXIR[1]),
        .I5(DXIR[0]),
        .O(q_i_6__35_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_615
   (DXIR,
    DXIRin,
    clk0,
    q_reg_0);
  output [0:0]DXIR;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_0;

  wire [0:0]DXIR;
  wire [0:0]DXIRin;
  wire clk0;
  wire q_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_0),
        .D(DXIRin),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_616
   (q_reg_0,
    XMIRin,
    DXIRin,
    clk0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    alu_result);
  output [0:0]q_reg_0;
  output [0:0]XMIRin;
  input [0:0]DXIRin;
  input clk0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]alu_result;

  wire [0:0]DXIRin;
  wire [0:0]XMIRin;
  wire [0:0]alu_result;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_1__24
       (.I0(q_reg_0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(alu_result),
        .O(XMIRin));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(DXIRin),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_617
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_618
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_619
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_62
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_620
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_621
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_622
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_623
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_624
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_625
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_626
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_627
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_628
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_629
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_63
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_630
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_631
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_632
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_633
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_634
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_635
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_636
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_637
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_638
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_639
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_64
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_640
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_641
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_642
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_643
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_644
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_645
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_646
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_647
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_648
   (DXIR,
    q_reg_0,
    clk0,
    q_reg_1);
  output [0:0]DXIR;
  input [0:0]q_reg_0;
  input clk0;
  input q_reg_1;

  wire [0:0]DXIR;
  wire clk0;
  wire [0:0]q_reg_0;
  wire q_reg_1;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_1),
        .D(q_reg_0),
        .Q(DXIR));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_649
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_65
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_650
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_651
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_652
   (q_reg_0,
    q_reg_1,
    clk0,
    q_reg_2);
  output [0:0]q_reg_0;
  input [0:0]q_reg_1;
  input clk0;
  input q_reg_2;

  wire clk0;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk0),
        .CE(1'b1),
        .CLR(q_reg_2),
        .D(q_reg_1),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_66
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_67
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_68
   (\genblk1[30].regout ,
    q_reg_0,
    rData,
    CLK,
    reset);
  output [0:0]\genblk1[30].regout ;
  input q_reg_0;
  input [0:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_0),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[30].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_69
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__122);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__122;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__122;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__58
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__122),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_7
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__142_0,
    q_i_2__142_1,
    q_i_3__133_0,
    q_i_3__133_1,
    q_i_2__174_0,
    q_i_2__174_1,
    q_i_2__174_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__142_0;
  input q_i_2__142_1;
  input q_i_3__133_0;
  input q_i_3__133_1;
  input q_i_2__174_0;
  input q_i_2__174_1;
  input q_i_2__174_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [11:11]\genblk1[31].regout ;
  wire q_i_2__142_0;
  wire q_i_2__142_1;
  wire q_i_2__174_0;
  wire q_i_2__174_1;
  wire q_i_2__174_2;
  wire q_i_3__101_n_0;
  wire q_i_3__133_0;
  wire q_i_3__133_1;
  wire q_i_3__133_n_0;
  wire q_i_5__112_n_0;
  wire q_i_5__80_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [11:11]regA;
  wire [11:11]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__107
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__75
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__142
       (.I0(q_i_3__101_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__174
       (.I0(q_i_3__133_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__101
       (.I0(q_i_5__80_n_0),
        .I1(q_i_2__142_0),
        .I2(q_i_2__142_1),
        .O(q_i_3__101_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__133
       (.I0(q_i_5__112_n_0),
        .I1(q_i_2__174_0),
        .I2(q_i_2__174_1),
        .I3(q_i_2__174_2),
        .O(q_i_3__133_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__112
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__133_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__133_1),
        .O(q_i_5__112_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__80
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__80_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_70
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__132);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__132;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__132;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__68
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__132),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_71
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__133);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__133;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__133;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__69
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__133),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_72
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__134);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__134;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__134;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__70
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__134),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_73
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__135);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__135;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__135;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__71
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__135),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_74
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__136);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__136;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__136;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__72
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__136),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_75
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__137);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__137;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__137;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__73
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__137),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_76
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__138);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__138;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__138;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__74
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__138),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_77
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__139);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__139;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__139;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__75
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__139),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_78
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__140);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__140;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__140;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__76
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__140),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_79
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__141);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__141;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__141;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__77
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__141),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_8
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__143_0,
    q_i_2__143_1,
    q_i_3__134_0,
    q_i_3__134_1,
    q_i_2__175_0,
    q_i_2__175_1,
    q_i_2__175_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__143_0;
  input q_i_2__143_1;
  input q_i_3__134_0;
  input q_i_3__134_1;
  input q_i_2__175_0;
  input q_i_2__175_1;
  input q_i_2__175_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [12:12]\genblk1[31].regout ;
  wire q_i_2__143_0;
  wire q_i_2__143_1;
  wire q_i_2__175_0;
  wire q_i_2__175_1;
  wire q_i_2__175_2;
  wire q_i_3__102_n_0;
  wire q_i_3__134_0;
  wire q_i_3__134_1;
  wire q_i_3__134_n_0;
  wire q_i_5__113_n_0;
  wire q_i_5__81_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [12:12]regA;
  wire [12:12]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__108
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__76
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__143
       (.I0(q_i_3__102_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__175
       (.I0(q_i_3__134_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__102
       (.I0(q_i_5__81_n_0),
        .I1(q_i_2__143_0),
        .I2(q_i_2__143_1),
        .O(q_i_3__102_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__134
       (.I0(q_i_5__113_n_0),
        .I1(q_i_2__175_0),
        .I2(q_i_2__175_1),
        .I3(q_i_2__175_2),
        .O(q_i_3__134_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__113
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__134_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__134_1),
        .O(q_i_5__113_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__81
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__81_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_80
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__123);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__123;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__123;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__59
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__123),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_81
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__142);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__142;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__142;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__78
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__142),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_82
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__143);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__143;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__143;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__79
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__143),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_83
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__144);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__144;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__144;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__80
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__144),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_84
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__145);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__145;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__145;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__81
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__145),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_85
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__146);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__146;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__146;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__82
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__146),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_86
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__147);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__147;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__147;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__83
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__147),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_87
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__148);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__148;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__148;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__84
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__148),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_88
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__149);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__149;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__149;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__85
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__149),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_89
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__150);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__150;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__150;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__86
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__150),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_9
   (q_reg_0,
    q_reg_1,
    rData,
    CLK,
    reset,
    q_reg_2,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__144_0,
    q_i_2__144_1,
    q_i_3__135_0,
    q_i_3__135_1,
    q_i_2__176_0,
    q_i_2__176_1,
    q_i_2__176_2,
    q_reg_3,
    q_reg_4);
  output [1:0]q_reg_0;
  input q_reg_1;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_reg_2;
  input [1:0]readRegAOneHot;
  input [0:0]\genblk1[30].regout ;
  input q_i_2__144_0;
  input q_i_2__144_1;
  input q_i_3__135_0;
  input q_i_3__135_1;
  input q_i_2__176_0;
  input q_i_2__176_1;
  input q_i_2__176_2;
  input q_reg_3;
  input q_reg_4;

  wire CLK;
  wire [0:0]\genblk1[30].regout ;
  wire [13:13]\genblk1[31].regout ;
  wire q_i_2__144_0;
  wire q_i_2__144_1;
  wire q_i_2__176_0;
  wire q_i_2__176_1;
  wire q_i_2__176_2;
  wire q_i_3__103_n_0;
  wire q_i_3__135_0;
  wire q_i_3__135_1;
  wire q_i_3__135_n_0;
  wire q_i_5__114_n_0;
  wire q_i_5__82_n_0;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]rData;
  wire [1:0]readRegAOneHot;
  wire [13:13]regA;
  wire [13:13]regB;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__109
       (.I0(regA),
        .I1(q_reg_2),
        .O(q_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_1__77
       (.I0(regB),
        .I1(q_reg_2),
        .O(q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__144
       (.I0(q_i_3__103_n_0),
        .I1(q_reg_3),
        .O(regA));
  LUT2 #(
    .INIT(4'h8)) 
    q_i_2__176
       (.I0(q_i_3__135_n_0),
        .I1(q_reg_4),
        .O(regB));
  LUT3 #(
    .INIT(8'hFE)) 
    q_i_3__103
       (.I0(q_i_5__82_n_0),
        .I1(q_i_2__144_0),
        .I2(q_i_2__144_1),
        .O(q_i_3__103_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q_i_3__135
       (.I0(q_i_5__114_n_0),
        .I1(q_i_2__176_0),
        .I2(q_i_2__176_1),
        .I3(q_i_2__176_2),
        .O(q_i_3__135_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__114
       (.I0(\genblk1[31].regout ),
        .I1(q_i_3__135_0),
        .I2(\genblk1[30].regout ),
        .I3(q_i_3__135_1),
        .O(q_i_5__114_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q_i_5__82
       (.I0(\genblk1[31].regout ),
        .I1(readRegAOneHot[1]),
        .I2(\genblk1[30].regout ),
        .I3(readRegAOneHot[0]),
        .O(q_i_5__82_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(q_reg_1),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[31].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_90
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__151);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__151;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__151;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__87
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__151),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_91
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__124);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__124;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__124;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__60
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__124),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_92
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__152);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__152;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__152;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__88
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__152),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_93
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__153);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__153;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__153;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__89
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__153),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_94
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__125);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__125;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__125;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__61
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__125),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_95
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__126);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__126;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__126;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__62
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__126),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_96
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__127);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__127;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__127;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__63
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__127),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_97
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__128);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__128;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__128;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__64
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__128),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_98
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__129);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__129;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__129;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__65
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__129),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

(* ORIG_REF_NAME = "dffe_ref" *) 
module dffe_ref_99
   (\genblk1[1].regout ,
    q_reg_0,
    en,
    rData,
    CLK,
    reset,
    q_i_3__130);
  output [0:0]\genblk1[1].regout ;
  output q_reg_0;
  input en;
  input [0:0]rData;
  input CLK;
  input reset;
  input q_i_3__130;

  wire CLK;
  wire en;
  wire [0:0]\genblk1[1].regout ;
  wire q_i_3__130;
  wire q_reg_0;
  wire [0:0]rData;
  wire reset;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_8__66
       (.I0(\genblk1[1].regout ),
        .I1(q_i_3__130),
        .O(q_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_reg
       (.C(CLK),
        .CE(en),
        .CLR(reset),
        .D(rData),
        .Q(\genblk1[1].regout ));
endmodule

module div
   (q_reg,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P,
    q_reg_C_3,
    q_reg_0,
    q_reg_1,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_P_2,
    q_reg_C_12,
    q_reg_P_3,
    q_reg_C_13,
    q_reg_P_4,
    q_reg_C_14,
    q_reg_P_5,
    q_reg_P_6,
    q_reg_P_7,
    q_reg_P_8,
    q_reg_C_15,
    q_reg_P_9,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_P_10,
    q_reg_C_19,
    q_reg_2,
    q_reg_C_20,
    q_reg_P_11,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_P_12,
    q_reg_C_28,
    q_reg_C_29,
    q_reg_C_30,
    q_reg_P_13,
    q_reg_P_14,
    q_reg_C_31,
    md_result,
    d0,
    CLK,
    ctrl_div,
    XAby,
    alu_inB,
    q_reg_P_15,
    q_reg_C_32,
    q_reg_P_16,
    q_reg_C_33,
    q_reg_P_17,
    q_reg_C_34,
    q_reg_P_18,
    q_reg_C_35,
    q_reg_P_19,
    q_reg_C_36,
    q_reg_P_20,
    q_reg_C_37,
    q_reg_P_21,
    q_reg_C_38,
    q_reg_P_22,
    q_reg_C_39,
    q_reg_P_23,
    q_reg_C_40,
    q_reg_P_24,
    q_reg_C_41,
    q_reg_P_25,
    q_reg_C_42,
    q_reg_P_26,
    q_reg_C_43,
    q_reg_P_27,
    q_reg_C_44,
    q_reg_P_28,
    q_reg_C_45,
    q_reg_P_29,
    q_reg_C_46,
    q_reg_P_30,
    q_reg_C_47,
    q_reg_P_31,
    q_reg_C_48,
    q_reg_P_32,
    q_reg_C_49,
    q_reg_P_33,
    q_reg_C_50,
    q_reg_P_34,
    q_reg_C_51,
    q_reg_P_35,
    q_reg_C_52,
    q_reg_P_36,
    q_reg_C_53,
    q_reg_P_37,
    q_reg_C_54,
    q_reg_P_38,
    q_reg_C_55,
    q_reg_P_39,
    q_reg_C_56,
    q_reg_P_40,
    q_reg_C_57,
    q_reg_P_41,
    q_reg_C_58,
    q_reg_P_42,
    q_reg_C_59,
    q_reg_P_43,
    q_reg_C_60,
    q_reg_P_44,
    q_reg_C_61,
    q_reg_P_45,
    q_reg_C_62,
    q_reg_P_46,
    q_reg_P_47,
    q_reg_C_63,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_i_3__26,
    mult_ready,
    ALUop);
  output q_reg;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P;
  output q_reg_C_3;
  output [1:0]q_reg_0;
  output q_reg_1;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_P_2;
  output q_reg_C_12;
  output q_reg_P_3;
  output q_reg_C_13;
  output q_reg_P_4;
  output q_reg_C_14;
  output q_reg_P_5;
  output q_reg_P_6;
  output q_reg_P_7;
  output q_reg_P_8;
  output q_reg_C_15;
  output q_reg_P_9;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_P_10;
  output q_reg_C_19;
  output q_reg_2;
  output q_reg_C_20;
  output q_reg_P_11;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_P_12;
  output q_reg_C_28;
  output q_reg_C_29;
  output q_reg_C_30;
  output q_reg_P_13;
  output q_reg_P_14;
  output q_reg_C_31;
  output [10:0]md_result;
  output d0;
  input CLK;
  input ctrl_div;
  input [31:0]XAby;
  input [31:0]alu_inB;
  input q_reg_P_15;
  input q_reg_C_32;
  input q_reg_P_16;
  input q_reg_C_33;
  input q_reg_P_17;
  input q_reg_C_34;
  input q_reg_P_18;
  input q_reg_C_35;
  input q_reg_P_19;
  input q_reg_C_36;
  input q_reg_P_20;
  input q_reg_C_37;
  input q_reg_P_21;
  input q_reg_C_38;
  input q_reg_P_22;
  input q_reg_C_39;
  input q_reg_P_23;
  input q_reg_C_40;
  input q_reg_P_24;
  input q_reg_C_41;
  input q_reg_P_25;
  input q_reg_C_42;
  input q_reg_P_26;
  input q_reg_C_43;
  input q_reg_P_27;
  input q_reg_C_44;
  input q_reg_P_28;
  input q_reg_C_45;
  input q_reg_P_29;
  input q_reg_C_46;
  input q_reg_P_30;
  input q_reg_C_47;
  input q_reg_P_31;
  input q_reg_C_48;
  input q_reg_P_32;
  input q_reg_C_49;
  input q_reg_P_33;
  input q_reg_C_50;
  input q_reg_P_34;
  input q_reg_C_51;
  input q_reg_P_35;
  input q_reg_C_52;
  input q_reg_P_36;
  input q_reg_C_53;
  input q_reg_P_37;
  input q_reg_C_54;
  input q_reg_P_38;
  input q_reg_C_55;
  input q_reg_P_39;
  input q_reg_C_56;
  input q_reg_P_40;
  input q_reg_C_57;
  input q_reg_P_41;
  input q_reg_C_58;
  input q_reg_P_42;
  input q_reg_C_59;
  input q_reg_P_43;
  input q_reg_C_60;
  input q_reg_P_44;
  input q_reg_C_61;
  input q_reg_P_45;
  input q_reg_C_62;
  input q_reg_P_46;
  input q_reg_P_47;
  input q_reg_C_63;
  input q_reg_3;
  input [1:0]q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_i_3__26;
  input mult_ready;
  input [1:0]ALUop;

  wire [1:0]ALUop;
  wire CLK;
  wire [31:0]R;
  wire RQreg_n_33;
  wire RQreg_n_34;
  wire RQreg_n_43;
  wire RQreg_n_82;
  wire RQreg_n_83;
  wire RQreg_n_84;
  wire RQreg_n_85;
  wire RQreg_n_86;
  wire [31:0]XAby;
  wire [31:0]alu_inB;
  wire ctrl_div;
  wire d0;
  wire dvdSign;
  wire dvdSignReg_n_1;
  wire [31:31]dvs;
  wire dvsReg_n_31;
  wire dvsReg_n_32;
  wire dvsReg_n_33;
  wire dvsReg_n_34;
  wire dvsReg_n_35;
  wire dvsReg_n_36;
  wire dvsReg_n_37;
  wire dvsReg_n_38;
  wire dvsReg_n_41;
  wire dvsReg_n_42;
  wire dvsReg_n_43;
  wire dvsReg_n_44;
  wire dvsReg_n_45;
  wire dvsReg_n_46;
  wire dvsReg_n_47;
  wire dvsReg_n_48;
  wire dvsReg_n_49;
  wire dvsReg_n_50;
  wire dvsReg_n_51;
  wire dvsReg_n_52;
  wire dvsReg_n_53;
  wire dvsReg_n_54;
  wire dvsReg_n_55;
  wire dvsReg_n_56;
  wire dvsReg_n_57;
  wire dvsReg_n_58;
  wire dvsReg_n_59;
  wire dvsReg_n_60;
  wire [30:0]dvs__0;
  wire [10:0]md_result;
  wire mult_ready;
  wire q_i_3__26;
  wire q_reg;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [1:0]q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_59;
  wire q_reg_C_6;
  wire q_reg_C_60;
  wire q_reg_C_61;
  wire q_reg_C_62;
  wire q_reg_C_63;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_P;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_10;
  wire q_reg_P_11;
  wire q_reg_P_12;
  wire q_reg_P_13;
  wire q_reg_P_14;
  wire q_reg_P_15;
  wire q_reg_P_16;
  wire q_reg_P_17;
  wire q_reg_P_18;
  wire q_reg_P_19;
  wire q_reg_P_2;
  wire q_reg_P_20;
  wire q_reg_P_21;
  wire q_reg_P_22;
  wire q_reg_P_23;
  wire q_reg_P_24;
  wire q_reg_P_25;
  wire q_reg_P_26;
  wire q_reg_P_27;
  wire q_reg_P_28;
  wire q_reg_P_29;
  wire q_reg_P_3;
  wire q_reg_P_30;
  wire q_reg_P_31;
  wire q_reg_P_32;
  wire q_reg_P_33;
  wire q_reg_P_34;
  wire q_reg_P_35;
  wire q_reg_P_36;
  wire q_reg_P_37;
  wire q_reg_P_38;
  wire q_reg_P_39;
  wire q_reg_P_4;
  wire q_reg_P_40;
  wire q_reg_P_41;
  wire q_reg_P_42;
  wire q_reg_P_43;
  wire q_reg_P_44;
  wire q_reg_P_45;
  wire q_reg_P_46;
  wire q_reg_P_47;
  wire q_reg_P_5;
  wire q_reg_P_6;
  wire q_reg_P_7;
  wire q_reg_P_8;
  wire q_reg_P_9;
  wire [37:33]rqIn;
  wire writeEnable0;

  initRegister RQreg
       (.CLK(CLK),
        .XAby(XAby),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .dvs__0({dvs__0[30:8],dvs__0[6:0]}),
        .md_result(md_result),
        .q_i_2__13(dvsReg_n_57),
        .q_i_2__20(dvsReg_n_41),
        .q_i_3__26(q_i_3__26),
        .q_i_3__83(dvdSignReg_n_1),
        .q_reg({R[31],R[28:24],R[21:19],R[17:15],R[13:0]}),
        .q_reg_0(q_reg),
        .q_reg_1(RQreg_n_33),
        .q_reg_10({rqIn[37],rqIn[33]}),
        .q_reg_11(dvsReg_n_31),
        .q_reg_12(dvsReg_n_32),
        .q_reg_13(dvsReg_n_34),
        .q_reg_14(dvsReg_n_35),
        .q_reg_15(dvsReg_n_49),
        .q_reg_16(dvsReg_n_36),
        .q_reg_17(dvsReg_n_51),
        .q_reg_18(dvsReg_n_37),
        .q_reg_19(dvsReg_n_56),
        .q_reg_2(RQreg_n_34),
        .q_reg_20(dvsReg_n_55),
        .q_reg_21(dvsReg_n_53),
        .q_reg_22(dvsReg_n_38),
        .q_reg_23(dvsReg_n_60),
        .q_reg_24(dvsReg_n_59),
        .q_reg_25(q_reg_3),
        .q_reg_26(q_reg_1),
        .q_reg_27(q_reg_4),
        .q_reg_28(q_reg_5),
        .q_reg_29(q_reg_6),
        .q_reg_3(q_reg_0),
        .q_reg_30(dvsReg_n_43),
        .q_reg_31(dvsReg_n_33),
        .q_reg_32(dvsReg_n_54),
        .q_reg_33(dvsReg_n_52),
        .q_reg_34(dvsReg_n_58),
        .q_reg_35(dvsReg_n_46),
        .q_reg_36(dvsReg_n_45),
        .q_reg_37(dvsReg_n_42),
        .q_reg_38(dvsReg_n_47),
        .q_reg_39(dvsReg_n_50),
        .q_reg_4(q_reg_2),
        .q_reg_40(dvsReg_n_44),
        .q_reg_41(dvsReg_n_48),
        .q_reg_5(RQreg_n_82),
        .q_reg_6(RQreg_n_83),
        .q_reg_7(RQreg_n_84),
        .q_reg_8(RQreg_n_85),
        .q_reg_9(RQreg_n_86),
        .q_reg_C(q_reg_C),
        .q_reg_C_0(q_reg_C_0),
        .q_reg_C_1(q_reg_C_1),
        .q_reg_C_10(q_reg_C_10),
        .q_reg_C_11(q_reg_C_11),
        .q_reg_C_12(q_reg_C_12),
        .q_reg_C_13(q_reg_C_13),
        .q_reg_C_14(q_reg_C_14),
        .q_reg_C_15(q_reg_C_15),
        .q_reg_C_16(q_reg_C_16),
        .q_reg_C_17(q_reg_C_17),
        .q_reg_C_18(q_reg_C_18),
        .q_reg_C_19(q_reg_C_19),
        .q_reg_C_2(q_reg_C_2),
        .q_reg_C_20(q_reg_C_20),
        .q_reg_C_21(q_reg_C_21),
        .q_reg_C_22(q_reg_C_22),
        .q_reg_C_23(q_reg_C_23),
        .q_reg_C_24(q_reg_C_24),
        .q_reg_C_25(q_reg_C_25),
        .q_reg_C_26(q_reg_C_26),
        .q_reg_C_27(q_reg_C_27),
        .q_reg_C_28(q_reg_C_28),
        .q_reg_C_29(q_reg_C_29),
        .q_reg_C_3(q_reg_C_3),
        .q_reg_C_30(q_reg_C_30),
        .q_reg_C_31(q_reg_C_31),
        .q_reg_C_32(q_reg_C_32),
        .q_reg_C_33(q_reg_C_33),
        .q_reg_C_34(q_reg_C_34),
        .q_reg_C_35(q_reg_C_35),
        .q_reg_C_36(q_reg_C_36),
        .q_reg_C_37(q_reg_C_37),
        .q_reg_C_38(q_reg_C_38),
        .q_reg_C_39(q_reg_C_39),
        .q_reg_C_4(q_reg_C_4),
        .q_reg_C_40(q_reg_C_40),
        .q_reg_C_41(q_reg_C_41),
        .q_reg_C_42(q_reg_C_42),
        .q_reg_C_43(q_reg_C_43),
        .q_reg_C_44(q_reg_C_44),
        .q_reg_C_45(q_reg_C_45),
        .q_reg_C_46(q_reg_C_46),
        .q_reg_C_47(q_reg_C_47),
        .q_reg_C_48(q_reg_C_48),
        .q_reg_C_49(q_reg_C_49),
        .q_reg_C_5(q_reg_C_5),
        .q_reg_C_50(q_reg_C_50),
        .q_reg_C_51(q_reg_C_51),
        .q_reg_C_52(q_reg_C_52),
        .q_reg_C_53(q_reg_C_53),
        .q_reg_C_54(q_reg_C_54),
        .q_reg_C_55(q_reg_C_55),
        .q_reg_C_56(q_reg_C_56),
        .q_reg_C_57(q_reg_C_57),
        .q_reg_C_58(q_reg_C_58),
        .q_reg_C_59(q_reg_C_59),
        .q_reg_C_6(q_reg_C_6),
        .q_reg_C_60(q_reg_C_60),
        .q_reg_C_61(q_reg_C_61),
        .q_reg_C_62(q_reg_C_62),
        .q_reg_C_63(q_reg_C_63),
        .q_reg_C_7(q_reg_C_7),
        .q_reg_C_8(q_reg_C_8),
        .q_reg_C_9(q_reg_C_9),
        .q_reg_P(q_reg_P),
        .q_reg_P_0(q_reg_P_0),
        .q_reg_P_1(RQreg_n_43),
        .q_reg_P_10(q_reg_P_9),
        .q_reg_P_11(q_reg_P_10),
        .q_reg_P_12(q_reg_P_11),
        .q_reg_P_13(q_reg_P_12),
        .q_reg_P_14(q_reg_P_13),
        .q_reg_P_15(q_reg_P_14),
        .q_reg_P_16(q_reg_P_15),
        .q_reg_P_17(q_reg_P_16),
        .q_reg_P_18(q_reg_P_17),
        .q_reg_P_19(q_reg_P_18),
        .q_reg_P_2(q_reg_P_1),
        .q_reg_P_20(q_reg_P_19),
        .q_reg_P_21(q_reg_P_20),
        .q_reg_P_22(q_reg_P_21),
        .q_reg_P_23(q_reg_P_22),
        .q_reg_P_24(q_reg_P_23),
        .q_reg_P_25(q_reg_P_24),
        .q_reg_P_26(q_reg_P_25),
        .q_reg_P_27(q_reg_P_26),
        .q_reg_P_28(q_reg_P_27),
        .q_reg_P_29(q_reg_P_28),
        .q_reg_P_3(q_reg_P_2),
        .q_reg_P_30(q_reg_P_29),
        .q_reg_P_31(q_reg_P_30),
        .q_reg_P_32(q_reg_P_31),
        .q_reg_P_33(q_reg_P_32),
        .q_reg_P_34(q_reg_P_33),
        .q_reg_P_35(q_reg_P_34),
        .q_reg_P_36(q_reg_P_35),
        .q_reg_P_37(q_reg_P_36),
        .q_reg_P_38(q_reg_P_37),
        .q_reg_P_39(q_reg_P_38),
        .q_reg_P_4(q_reg_P_3),
        .q_reg_P_40(q_reg_P_39),
        .q_reg_P_41(q_reg_P_40),
        .q_reg_P_42(q_reg_P_41),
        .q_reg_P_43(q_reg_P_42),
        .q_reg_P_44(q_reg_P_43),
        .q_reg_P_45(q_reg_P_44),
        .q_reg_P_46(q_reg_P_45),
        .q_reg_P_47(q_reg_P_46),
        .q_reg_P_48(q_reg_P_47),
        .q_reg_P_5(q_reg_P_4),
        .q_reg_P_6(q_reg_P_5),
        .q_reg_P_7(q_reg_P_6),
        .q_reg_P_8(q_reg_P_7),
        .q_reg_P_9(q_reg_P_8),
        .writeEnable0(writeEnable0));
  counter_268 county_dude
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .writeEnable0(writeEnable0));
  register__parameterized2 dvdSignReg
       (.CLK(CLK),
        .XAby(XAby[31]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .q_reg(dvdSignReg_n_1));
  register_269 dvsReg
       (.ALUop(ALUop),
        .CLK(CLK),
        .alu_inB(alu_inB),
        .ctrl_div(ctrl_div),
        .d0(d0),
        .dvs(dvs),
        .mult_ready(mult_ready),
        .q_i_2__0(RQreg_n_33),
        .q_i_2__15(RQreg_n_83),
        .q_i_2__20(RQreg_n_86),
        .q_reg({dvs__0[30:8],dvs__0[6:0]}),
        .q_reg_0(dvsReg_n_31),
        .q_reg_1(dvsReg_n_32),
        .q_reg_10(dvsReg_n_42),
        .q_reg_11(dvsReg_n_43),
        .q_reg_12(dvsReg_n_44),
        .q_reg_13(dvsReg_n_45),
        .q_reg_14(dvsReg_n_46),
        .q_reg_15(dvsReg_n_47),
        .q_reg_16(dvsReg_n_48),
        .q_reg_17(dvsReg_n_49),
        .q_reg_18(dvsReg_n_50),
        .q_reg_19(dvsReg_n_51),
        .q_reg_2(dvsReg_n_33),
        .q_reg_20(dvsReg_n_52),
        .q_reg_21(dvsReg_n_53),
        .q_reg_22(dvsReg_n_54),
        .q_reg_23(dvsReg_n_55),
        .q_reg_24(dvsReg_n_56),
        .q_reg_25(dvsReg_n_57),
        .q_reg_26(dvsReg_n_58),
        .q_reg_27(dvsReg_n_59),
        .q_reg_28(dvsReg_n_60),
        .q_reg_29(q_reg_1),
        .q_reg_3(dvsReg_n_34),
        .q_reg_30({R[31],R[28:24],R[21:19],R[17:15],R[13:0]}),
        .q_reg_31(RQreg_n_82),
        .q_reg_32(RQreg_n_43),
        .q_reg_33(RQreg_n_85),
        .q_reg_34(RQreg_n_34),
        .q_reg_35(RQreg_n_84),
        .q_reg_36(q_reg_3),
        .q_reg_4(dvsReg_n_35),
        .q_reg_5(dvsReg_n_36),
        .q_reg_6(dvsReg_n_37),
        .q_reg_7(dvsReg_n_38),
        .q_reg_8({rqIn[37],rqIn[33]}),
        .q_reg_9(dvsReg_n_41),
        .writeEnable0(writeEnable0));
endmodule

module i2s
   (JC_OBUF,
    word_falling_reg_0,
    word_rising_reg_0,
    JB_OBUF,
    CLK,
    clock0,
    lopt,
    lopt_1);
  output [1:0]JC_OBUF;
  output [1:0]word_falling_reg_0;
  input [0:0]word_rising_reg_0;
  input [0:0]JB_OBUF;
  input CLK;
  input clock0;
  output lopt;
  output lopt_1;

  wire CLK;
  wire [0:0]JB_OBUF;
  wire [1:0]JC_OBUF;
  wire [14:14]audio_reg_left;
  wire clock0;
  wire [14:0]data_reg;
  wire \data_reg[0]_i_1_n_0 ;
  wire \data_reg[10]_i_1_n_0 ;
  wire \data_reg[11]_i_1_n_0 ;
  wire \data_reg[12]_i_1_n_0 ;
  wire \data_reg[13]_i_1_n_0 ;
  wire \data_reg[14]_i_1_n_0 ;
  wire \data_reg[15]_i_1_n_0 ;
  wire \data_reg[1]_i_1_n_0 ;
  wire \data_reg[2]_i_1_n_0 ;
  wire \data_reg[3]_i_1_n_0 ;
  wire \data_reg[4]_i_1_n_0 ;
  wire \data_reg[5]_i_1_n_0 ;
  wire \data_reg[6]_i_1_n_0 ;
  wire \data_reg[7]_i_1_n_0 ;
  wire \data_reg[8]_i_1_n_0 ;
  wire \data_reg[9]_i_1_n_0 ;
  wire \data_reg_reg[15]_lopt_replica_1 ;
  wire old_word_clock;
  wire [1:0]word_falling_reg_0;
  wire [0:0]word_rising_reg_0;
  wire wordclock_n_1;
  wire wordclock_n_2;

  assign lopt = \data_reg_reg[15]_lopt_replica_1 ;
  FDRE #(
    .INIT(1'b0)) 
    \audio_reg_left_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(JB_OBUF),
        .Q(audio_reg_left),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \data_reg[0]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(word_falling_reg_0[1]),
        .I2(audio_reg_left),
        .O(\data_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[10]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[9]),
        .O(\data_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[11]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[10]),
        .O(\data_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[12]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[11]),
        .O(\data_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[13]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[12]),
        .O(\data_reg[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[14]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[13]),
        .O(\data_reg[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \data_reg[15]_i_1 
       (.I0(word_falling_reg_0[1]),
        .I1(data_reg[14]),
        .I2(word_falling_reg_0[0]),
        .O(\data_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[1]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[0]),
        .O(\data_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[2]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[1]),
        .O(\data_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[3]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[2]),
        .O(\data_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[4]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[3]),
        .O(\data_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[5]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[4]),
        .O(\data_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[6]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[5]),
        .O(\data_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[7]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[6]),
        .O(\data_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[8]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[7]),
        .O(\data_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \data_reg[9]_i_1 
       (.I0(word_falling_reg_0[0]),
        .I1(audio_reg_left),
        .I2(word_falling_reg_0[1]),
        .I3(data_reg[8]),
        .O(\data_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[0] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[0]_i_1_n_0 ),
        .Q(data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[10] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[10]_i_1_n_0 ),
        .Q(data_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[11] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[11]_i_1_n_0 ),
        .Q(data_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[12] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[12]_i_1_n_0 ),
        .Q(data_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[13] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[13]_i_1_n_0 ),
        .Q(data_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[14] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[14]_i_1_n_0 ),
        .Q(data_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[15] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[15]_i_1_n_0 ),
        .Q(JC_OBUF[0]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[15]_lopt_replica 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[15]_i_1_n_0 ),
        .Q(\data_reg_reg[15]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[1] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[1]_i_1_n_0 ),
        .Q(data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[2] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[2]_i_1_n_0 ),
        .Q(data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[3] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[3]_i_1_n_0 ),
        .Q(data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[4] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[4]_i_1_n_0 ),
        .Q(data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[5] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[5]_i_1_n_0 ),
        .Q(data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[6] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[6]_i_1_n_0 ),
        .Q(data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[7] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[7]_i_1_n_0 ),
        .Q(data_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[8] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[8]_i_1_n_0 ),
        .Q(data_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_reg_reg[9] 
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(\data_reg[9]_i_1_n_0 ),
        .Q(data_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    old_word_clock_reg
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(JC_OBUF[1]),
        .Q(old_word_clock),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    word_falling_reg
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(wordclock_n_2),
        .Q(word_falling_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    word_rising_reg
       (.C(word_rising_reg_0),
        .CE(1'b1),
        .D(wordclock_n_1),
        .Q(word_falling_reg_0[0]),
        .R(1'b0));
  sys_counter_wide__parameterized0 wordclock
       (.clock0(clock0),
        .down_reg_reg_0(JC_OBUF[1]),
        .old_word_clock(old_word_clock),
        .word_falling_reg(wordclock_n_2),
        .word_falling_reg_0(word_falling_reg_0[1]),
        .word_rising_reg(wordclock_n_1),
        .word_rising_reg_0(word_falling_reg_0[0]));
endmodule

module initRegister
   (q_reg,
    q_reg_0,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P,
    q_reg_C_3,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_P_2,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_P_3,
    q_reg_C_12,
    q_reg_P_4,
    q_reg_C_13,
    q_reg_P_5,
    q_reg_C_14,
    q_reg_P_6,
    q_reg_P_7,
    q_reg_P_8,
    q_reg_P_9,
    q_reg_C_15,
    q_reg_P_10,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_P_11,
    q_reg_C_19,
    q_reg_4,
    q_reg_C_20,
    q_reg_P_12,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_P_13,
    q_reg_C_28,
    q_reg_C_29,
    q_reg_C_30,
    q_reg_P_14,
    q_reg_P_15,
    q_reg_C_31,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    md_result,
    writeEnable0,
    q_reg_10,
    CLK,
    ctrl_div,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_P_16,
    q_reg_C_32,
    q_reg_P_17,
    q_reg_C_33,
    q_reg_P_18,
    q_reg_C_34,
    q_reg_P_19,
    q_reg_C_35,
    q_reg_P_20,
    q_reg_C_36,
    q_reg_P_21,
    q_reg_C_37,
    q_reg_P_22,
    q_reg_C_38,
    q_reg_P_23,
    q_reg_C_39,
    q_reg_P_24,
    q_reg_C_40,
    q_reg_P_25,
    q_reg_C_41,
    q_reg_P_26,
    q_reg_C_42,
    q_reg_P_27,
    q_reg_C_43,
    q_reg_P_28,
    q_reg_C_44,
    q_reg_P_29,
    q_reg_C_45,
    q_reg_P_30,
    q_reg_C_46,
    q_reg_P_31,
    q_reg_C_47,
    q_reg_P_32,
    q_reg_C_48,
    q_reg_P_33,
    q_reg_C_49,
    q_reg_P_34,
    q_reg_C_50,
    q_reg_P_35,
    q_reg_C_51,
    q_reg_P_36,
    q_reg_C_52,
    q_reg_P_37,
    q_reg_C_53,
    q_reg_P_38,
    q_reg_C_54,
    q_reg_P_39,
    q_reg_C_55,
    q_reg_P_40,
    q_reg_C_56,
    q_reg_P_41,
    q_reg_C_57,
    q_reg_P_42,
    q_reg_C_58,
    q_reg_P_43,
    q_reg_C_59,
    q_reg_P_44,
    q_reg_C_60,
    q_reg_P_45,
    q_reg_C_61,
    q_reg_P_46,
    q_reg_C_62,
    q_reg_P_47,
    q_reg_P_48,
    q_reg_C_63,
    XAby,
    dvs__0,
    dvs,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_i_3__83,
    dvdSign,
    q_i_3__26,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_i_2__13,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_i_2__20);
  output [25:0]q_reg;
  output q_reg_0;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P;
  output q_reg_C_3;
  output q_reg_1;
  output q_reg_2;
  output [1:0]q_reg_3;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_P_2;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_P_3;
  output q_reg_C_12;
  output q_reg_P_4;
  output q_reg_C_13;
  output q_reg_P_5;
  output q_reg_C_14;
  output q_reg_P_6;
  output q_reg_P_7;
  output q_reg_P_8;
  output q_reg_P_9;
  output q_reg_C_15;
  output q_reg_P_10;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_P_11;
  output q_reg_C_19;
  output q_reg_4;
  output q_reg_C_20;
  output q_reg_P_12;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_P_13;
  output q_reg_C_28;
  output q_reg_C_29;
  output q_reg_C_30;
  output q_reg_P_14;
  output q_reg_P_15;
  output q_reg_C_31;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output [10:0]md_result;
  input writeEnable0;
  input [1:0]q_reg_10;
  input CLK;
  input ctrl_div;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_P_16;
  input q_reg_C_32;
  input q_reg_P_17;
  input q_reg_C_33;
  input q_reg_P_18;
  input q_reg_C_34;
  input q_reg_P_19;
  input q_reg_C_35;
  input q_reg_P_20;
  input q_reg_C_36;
  input q_reg_P_21;
  input q_reg_C_37;
  input q_reg_P_22;
  input q_reg_C_38;
  input q_reg_P_23;
  input q_reg_C_39;
  input q_reg_P_24;
  input q_reg_C_40;
  input q_reg_P_25;
  input q_reg_C_41;
  input q_reg_P_26;
  input q_reg_C_42;
  input q_reg_P_27;
  input q_reg_C_43;
  input q_reg_P_28;
  input q_reg_C_44;
  input q_reg_P_29;
  input q_reg_C_45;
  input q_reg_P_30;
  input q_reg_C_46;
  input q_reg_P_31;
  input q_reg_C_47;
  input q_reg_P_32;
  input q_reg_C_48;
  input q_reg_P_33;
  input q_reg_C_49;
  input q_reg_P_34;
  input q_reg_C_50;
  input q_reg_P_35;
  input q_reg_C_51;
  input q_reg_P_36;
  input q_reg_C_52;
  input q_reg_P_37;
  input q_reg_C_53;
  input q_reg_P_38;
  input q_reg_C_54;
  input q_reg_P_39;
  input q_reg_C_55;
  input q_reg_P_40;
  input q_reg_C_56;
  input q_reg_P_41;
  input q_reg_C_57;
  input q_reg_P_42;
  input q_reg_C_58;
  input q_reg_P_43;
  input q_reg_C_59;
  input q_reg_P_44;
  input q_reg_C_60;
  input q_reg_P_45;
  input q_reg_C_61;
  input q_reg_P_46;
  input q_reg_C_62;
  input q_reg_P_47;
  input q_reg_P_48;
  input q_reg_C_63;
  input [31:0]XAby;
  input [29:0]dvs__0;
  input [0:0]dvs;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input [1:0]q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_i_3__83;
  input dvdSign;
  input q_i_3__26;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_i_2__13;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_i_2__20;

  wire CLK;
  wire [30:14]R;
  wire [31:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire [29:0]dvs__0;
  wire \genblk1[0].r_dff_n_0 ;
  wire \genblk1[0].r_dff_n_4 ;
  wire \genblk1[10].r_dff_n_0 ;
  wire \genblk1[10].r_dff_n_2 ;
  wire \genblk1[10].r_dff_n_4 ;
  wire \genblk1[10].r_dff_n_5 ;
  wire \genblk1[11].r_dff_n_0 ;
  wire \genblk1[11].r_dff_n_1 ;
  wire \genblk1[11].r_dff_n_5 ;
  wire \genblk1[11].r_dff_n_6 ;
  wire \genblk1[12].r_dff_n_0 ;
  wire \genblk1[12].r_dff_n_2 ;
  wire \genblk1[12].r_dff_n_3 ;
  wire \genblk1[12].r_dff_n_7 ;
  wire \genblk1[13].r_dff_n_0 ;
  wire \genblk1[13].r_dff_n_2 ;
  wire \genblk1[13].r_dff_n_6 ;
  wire \genblk1[14].r_dff_n_0 ;
  wire \genblk1[14].r_dff_n_3 ;
  wire \genblk1[14].r_dff_n_4 ;
  wire \genblk1[15].r_dff_n_0 ;
  wire \genblk1[15].r_dff_n_2 ;
  wire \genblk1[15].r_dff_n_3 ;
  wire \genblk1[15].r_dff_n_5 ;
  wire \genblk1[16].r_dff_n_0 ;
  wire \genblk1[16].r_dff_n_2 ;
  wire \genblk1[16].r_dff_n_3 ;
  wire \genblk1[16].r_dff_n_6 ;
  wire \genblk1[17].r_dff_n_0 ;
  wire \genblk1[17].r_dff_n_1 ;
  wire \genblk1[17].r_dff_n_2 ;
  wire \genblk1[17].r_dff_n_5 ;
  wire \genblk1[18].r_dff_n_0 ;
  wire \genblk1[18].r_dff_n_3 ;
  wire \genblk1[18].r_dff_n_4 ;
  wire \genblk1[18].r_dff_n_6 ;
  wire \genblk1[19].r_dff_n_0 ;
  wire \genblk1[19].r_dff_n_2 ;
  wire \genblk1[19].r_dff_n_5 ;
  wire \genblk1[1].r_dff_n_0 ;
  wire \genblk1[1].r_dff_n_2 ;
  wire \genblk1[1].r_dff_n_4 ;
  wire \genblk1[20].r_dff_n_0 ;
  wire \genblk1[20].r_dff_n_1 ;
  wire \genblk1[20].r_dff_n_3 ;
  wire \genblk1[20].r_dff_n_6 ;
  wire \genblk1[21].r_dff_n_0 ;
  wire \genblk1[21].r_dff_n_2 ;
  wire \genblk1[21].r_dff_n_6 ;
  wire \genblk1[22].r_dff_n_0 ;
  wire \genblk1[22].r_dff_n_1 ;
  wire \genblk1[22].r_dff_n_2 ;
  wire \genblk1[22].r_dff_n_6 ;
  wire \genblk1[23].r_dff_n_0 ;
  wire \genblk1[23].r_dff_n_2 ;
  wire \genblk1[23].r_dff_n_3 ;
  wire \genblk1[23].r_dff_n_6 ;
  wire \genblk1[23].r_dff_n_8 ;
  wire \genblk1[24].r_dff_n_0 ;
  wire \genblk1[24].r_dff_n_2 ;
  wire \genblk1[24].r_dff_n_5 ;
  wire \genblk1[25].r_dff_n_0 ;
  wire \genblk1[25].r_dff_n_2 ;
  wire \genblk1[25].r_dff_n_6 ;
  wire \genblk1[25].r_dff_n_9 ;
  wire \genblk1[26].r_dff_n_0 ;
  wire \genblk1[26].r_dff_n_3 ;
  wire \genblk1[26].r_dff_n_4 ;
  wire \genblk1[27].r_dff_n_0 ;
  wire \genblk1[27].r_dff_n_3 ;
  wire \genblk1[27].r_dff_n_4 ;
  wire \genblk1[28].r_dff_n_0 ;
  wire \genblk1[28].r_dff_n_3 ;
  wire \genblk1[28].r_dff_n_4 ;
  wire \genblk1[29].r_dff_n_0 ;
  wire \genblk1[29].r_dff_n_3 ;
  wire \genblk1[29].r_dff_n_4 ;
  wire \genblk1[2].r_dff_n_0 ;
  wire \genblk1[2].r_dff_n_3 ;
  wire \genblk1[2].r_dff_n_5 ;
  wire \genblk1[30].r_dff_n_0 ;
  wire \genblk1[30].r_dff_n_3 ;
  wire \genblk1[30].r_dff_n_5 ;
  wire \genblk1[30].r_dff_n_6 ;
  wire \genblk1[31].r_dff_n_0 ;
  wire \genblk1[31].r_dff_n_4 ;
  wire \genblk1[33].r_dff_n_1 ;
  wire \genblk1[33].r_dff_n_2 ;
  wire \genblk1[33].r_dff_n_3 ;
  wire \genblk1[33].r_dff_n_4 ;
  wire \genblk1[35].r_dff_n_1 ;
  wire \genblk1[36].r_dff_n_2 ;
  wire \genblk1[36].r_dff_n_4 ;
  wire \genblk1[36].r_dff_n_5 ;
  wire \genblk1[37].r_dff_n_1 ;
  wire \genblk1[3].r_dff_n_0 ;
  wire \genblk1[3].r_dff_n_2 ;
  wire \genblk1[3].r_dff_n_5 ;
  wire \genblk1[40].r_dff_n_1 ;
  wire \genblk1[42].r_dff_n_2 ;
  wire \genblk1[42].r_dff_n_3 ;
  wire \genblk1[43].r_dff_n_1 ;
  wire \genblk1[44].r_dff_n_2 ;
  wire \genblk1[44].r_dff_n_3 ;
  wire \genblk1[46].r_dff_n_1 ;
  wire \genblk1[46].r_dff_n_2 ;
  wire \genblk1[46].r_dff_n_3 ;
  wire \genblk1[47].r_dff_n_2 ;
  wire \genblk1[47].r_dff_n_3 ;
  wire \genblk1[47].r_dff_n_4 ;
  wire \genblk1[47].r_dff_n_5 ;
  wire \genblk1[47].r_dff_n_6 ;
  wire \genblk1[48].r_dff_n_1 ;
  wire \genblk1[49].r_dff_n_2 ;
  wire \genblk1[4].r_dff_n_0 ;
  wire \genblk1[4].r_dff_n_2 ;
  wire \genblk1[4].r_dff_n_5 ;
  wire \genblk1[50].r_dff_n_2 ;
  wire \genblk1[50].r_dff_n_3 ;
  wire \genblk1[51].r_dff_n_1 ;
  wire \genblk1[51].r_dff_n_2 ;
  wire \genblk1[51].r_dff_n_3 ;
  wire \genblk1[51].r_dff_n_4 ;
  wire \genblk1[52].r_dff_n_1 ;
  wire \genblk1[52].r_dff_n_2 ;
  wire \genblk1[53].r_dff_n_1 ;
  wire \genblk1[53].r_dff_n_2 ;
  wire \genblk1[53].r_dff_n_3 ;
  wire \genblk1[53].r_dff_n_4 ;
  wire \genblk1[54].r_dff_n_0 ;
  wire \genblk1[54].r_dff_n_1 ;
  wire \genblk1[55].r_dff_n_1 ;
  wire \genblk1[55].r_dff_n_2 ;
  wire \genblk1[55].r_dff_n_3 ;
  wire \genblk1[56].r_dff_n_2 ;
  wire \genblk1[57].r_dff_n_1 ;
  wire \genblk1[57].r_dff_n_2 ;
  wire \genblk1[58].r_dff_n_1 ;
  wire \genblk1[58].r_dff_n_2 ;
  wire \genblk1[59].r_dff_n_2 ;
  wire \genblk1[59].r_dff_n_3 ;
  wire \genblk1[5].r_dff_n_0 ;
  wire \genblk1[5].r_dff_n_2 ;
  wire \genblk1[5].r_dff_n_3 ;
  wire \genblk1[5].r_dff_n_6 ;
  wire \genblk1[61].r_dff_n_1 ;
  wire \genblk1[63].r_dff_n_2 ;
  wire \genblk1[6].r_dff_n_0 ;
  wire \genblk1[6].r_dff_n_2 ;
  wire \genblk1[6].r_dff_n_3 ;
  wire \genblk1[6].r_dff_n_7 ;
  wire \genblk1[7].r_dff_n_0 ;
  wire \genblk1[7].r_dff_n_2 ;
  wire \genblk1[7].r_dff_n_4 ;
  wire \genblk1[7].r_dff_n_5 ;
  wire \genblk1[8].r_dff_n_0 ;
  wire \genblk1[8].r_dff_n_1 ;
  wire \genblk1[8].r_dff_n_2 ;
  wire \genblk1[8].r_dff_n_4 ;
  wire \genblk1[8].r_dff_n_8 ;
  wire \genblk1[9].r_dff_n_0 ;
  wire \genblk1[9].r_dff_n_2 ;
  wire \genblk1[9].r_dff_n_6 ;
  wire [10:0]md_result;
  wire [16:15]p_0_in;
  wire q_i_2__13;
  wire q_i_2__20;
  wire q_i_3__26;
  wire q_i_3__83;
  wire [25:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire [1:0]q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire [1:0]q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire [1:0]q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_59;
  wire q_reg_C_6;
  wire q_reg_C_60;
  wire q_reg_C_61;
  wire q_reg_C_62;
  wire q_reg_C_63;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_P;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_10;
  wire q_reg_P_11;
  wire q_reg_P_12;
  wire q_reg_P_13;
  wire q_reg_P_14;
  wire q_reg_P_15;
  wire q_reg_P_16;
  wire q_reg_P_17;
  wire q_reg_P_18;
  wire q_reg_P_19;
  wire q_reg_P_2;
  wire q_reg_P_20;
  wire q_reg_P_21;
  wire q_reg_P_22;
  wire q_reg_P_23;
  wire q_reg_P_24;
  wire q_reg_P_25;
  wire q_reg_P_26;
  wire q_reg_P_27;
  wire q_reg_P_28;
  wire q_reg_P_29;
  wire q_reg_P_3;
  wire q_reg_P_30;
  wire q_reg_P_31;
  wire q_reg_P_32;
  wire q_reg_P_33;
  wire q_reg_P_34;
  wire q_reg_P_35;
  wire q_reg_P_36;
  wire q_reg_P_37;
  wire q_reg_P_38;
  wire q_reg_P_39;
  wire q_reg_P_4;
  wire q_reg_P_40;
  wire q_reg_P_41;
  wire q_reg_P_42;
  wire q_reg_P_43;
  wire q_reg_P_44;
  wire q_reg_P_45;
  wire q_reg_P_46;
  wire q_reg_P_47;
  wire q_reg_P_48;
  wire q_reg_P_5;
  wire q_reg_P_6;
  wire q_reg_P_7;
  wire q_reg_P_8;
  wire q_reg_P_9;
  wire [60:1]rqIn;
  wire writeEnable0;

  dffe_init \genblk1[0].r_dff 
       (.CLK(CLK),
        .XAby(XAby[1:0]),
        .ctrl_div(ctrl_div),
        .q_i_3__83(q_i_3__83),
        .q_i_3__83_0(q_reg_26),
        .q_reg_C_0(\genblk1[0].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_31),
        .q_reg_C_2(q_reg_C_62),
        .q_reg_C_3(\genblk1[63].r_dff_n_2 ),
        .q_reg_C_4(\genblk1[1].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_15),
        .q_reg_P_1(q_reg_P_46),
        .q_reg_P_2(q_reg_P_47),
        .q_reg_inv(\genblk1[0].r_dff_n_4 ),
        .rqIn(rqIn[1]),
        .writeEnable0(writeEnable0));
  dffe_init_309 \genblk1[10].r_dff 
       (.CLK(CLK),
        .XAby(XAby[11:10]),
        .ctrl_div(ctrl_div),
        .q_i_3__30(q_i_3__83),
        .q_i_3__30_0(q_reg_P_13),
        .q_i_3__30_1(q_reg_26),
        .q_reg_C_0(\genblk1[10].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_27),
        .q_reg_C_2(\genblk1[10].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_41),
        .q_reg_C_4(\genblk1[9].r_dff_n_6 ),
        .q_reg_C_5(\genblk1[11].r_dff_n_0 ),
        .q_reg_LDC_i_8(\genblk1[9].r_dff_n_2 ),
        .q_reg_P_0(rqIn[11]),
        .q_reg_P_1(\genblk1[10].r_dff_n_4 ),
        .q_reg_P_2(q_reg_P_25),
        .q_reg_inv(\genblk1[10].r_dff_n_5 ),
        .rqIn(rqIn[10]),
        .writeEnable0(writeEnable0));
  dffe_init_310 \genblk1[11].r_dff 
       (.CLK(CLK),
        .XAby(XAby[12:11]),
        .ctrl_div(ctrl_div),
        .q_i_3__35(q_i_3__83),
        .q_i_3__35_0(q_reg_26),
        .q_reg_C_0(\genblk1[11].r_dff_n_0 ),
        .q_reg_C_1(\genblk1[11].r_dff_n_1 ),
        .q_reg_C_2(q_reg_C_25),
        .q_reg_C_3(q_reg_C_26),
        .q_reg_C_4(q_reg_C_42),
        .q_reg_C_5(\genblk1[10].r_dff_n_5 ),
        .q_reg_C_6(\genblk1[8].r_dff_n_4 ),
        .q_reg_C_7(\genblk1[12].r_dff_n_0 ),
        .q_reg_P_0(\genblk1[11].r_dff_n_5 ),
        .q_reg_P_1(q_reg_P_26),
        .q_reg_P_2(rqIn[11]),
        .q_reg_inv(\genblk1[11].r_dff_n_6 ),
        .rqIn(rqIn[12]),
        .writeEnable0(writeEnable0));
  dffe_init_311 \genblk1[12].r_dff 
       (.CLK(CLK),
        .XAby({XAby[15],XAby[13:12]}),
        .ctrl_div(ctrl_div),
        .p_0_in(p_0_in[15]),
        .q_i_3__37(q_i_3__83),
        .q_i_3__37_0(q_reg_26),
        .q_reg(q_reg_4),
        .q_reg_C_0(\genblk1[12].r_dff_n_0 ),
        .q_reg_C_1(\genblk1[12].r_dff_n_3 ),
        .q_reg_C_2(q_reg_C_23),
        .q_reg_C_3(q_reg_C_24),
        .q_reg_C_4(q_reg_C_43),
        .q_reg_C_5(\genblk1[11].r_dff_n_6 ),
        .q_reg_C_6(\genblk1[8].r_dff_n_4 ),
        .q_reg_C_7(\genblk1[11].r_dff_n_1 ),
        .q_reg_C_8(\genblk1[13].r_dff_n_0 ),
        .q_reg_LDC_i_6__2(\genblk1[11].r_dff_n_5 ),
        .q_reg_LDC_i_6__2_0(\genblk1[14].r_dff_n_3 ),
        .q_reg_LDC_i_6__2_1(\genblk1[13].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[12].r_dff_n_2 ),
        .q_reg_P_1(rqIn[13]),
        .q_reg_P_2(q_reg_P_27),
        .q_reg_inv(\genblk1[12].r_dff_n_7 ),
        .rqIn(rqIn[12]),
        .writeEnable0(writeEnable0));
  dffe_init_312 \genblk1[13].r_dff 
       (.CLK(CLK),
        .XAby(XAby[14:13]),
        .ctrl_div(ctrl_div),
        .q_i_3__39(q_i_3__83),
        .q_i_3__39_0(q_reg_26),
        .q_reg_C_0(\genblk1[13].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_21),
        .q_reg_C_2(q_reg_C_22),
        .q_reg_C_3(q_reg_C_44),
        .q_reg_C_4(\genblk1[12].r_dff_n_7 ),
        .q_reg_C_5(\genblk1[12].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[14].r_dff_n_3 ),
        .q_reg_C_7(\genblk1[14].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_12),
        .q_reg_P_1(\genblk1[13].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_28),
        .q_reg_P_3(rqIn[13]),
        .q_reg_inv(\genblk1[13].r_dff_n_6 ),
        .rqIn(rqIn[14]),
        .writeEnable0(writeEnable0));
  dffe_init_313 \genblk1[14].r_dff 
       (.CLK(CLK),
        .XAby(XAby[15:14]),
        .ctrl_div(ctrl_div),
        .q_i_3__29(q_i_3__83),
        .q_i_3__29_0(q_reg_P_12),
        .q_i_3__29_1(q_reg_26),
        .q_reg_C_0(\genblk1[14].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_20),
        .q_reg_C_2(q_reg_C_45),
        .q_reg_C_3(\genblk1[13].r_dff_n_6 ),
        .q_reg_C_4(\genblk1[15].r_dff_n_0 ),
        .q_reg_P_0(rqIn[15]),
        .q_reg_P_1(\genblk1[14].r_dff_n_3 ),
        .q_reg_P_2(q_reg_P_29),
        .q_reg_inv(\genblk1[14].r_dff_n_4 ),
        .rqIn(rqIn[14]),
        .writeEnable0(writeEnable0));
  dffe_init_314 \genblk1[15].r_dff 
       (.CLK(CLK),
        .XAby(XAby[16:15]),
        .ctrl_div(ctrl_div),
        .p_0_in(p_0_in[15]),
        .q_i_3__34(q_i_3__83),
        .q_i_3__34_0(q_reg_4),
        .q_i_3__34_1(q_reg_26),
        .q_reg_C_0(\genblk1[15].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_19),
        .q_reg_C_2(\genblk1[15].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_46),
        .q_reg_C_4(\genblk1[14].r_dff_n_4 ),
        .q_reg_C_5(\genblk1[16].r_dff_n_0 ),
        .q_reg_LDC_i_5__2(\genblk1[12].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[15].r_dff_n_3 ),
        .q_reg_P_1(q_reg_P_30),
        .q_reg_P_2(rqIn[15]),
        .q_reg_inv(\genblk1[15].r_dff_n_5 ),
        .rqIn(rqIn[16]),
        .writeEnable0(writeEnable0));
  dffe_init_315 \genblk1[16].r_dff 
       (.CLK(CLK),
        .XAby(XAby[17:16]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .p_0_in(p_0_in[16]),
        .q_i_3__81_0(q_reg_P_11),
        .q_reg(q_reg_3[0]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_26),
        .q_reg_2(q_reg_27),
        .q_reg_3(q_reg_28),
        .q_reg_C_0(\genblk1[16].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_47),
        .q_reg_C_2(\genblk1[15].r_dff_n_5 ),
        .q_reg_C_3(\genblk1[15].r_dff_n_3 ),
        .q_reg_C_4(\genblk1[12].r_dff_n_2 ),
        .q_reg_C_5(\genblk1[8].r_dff_n_4 ),
        .q_reg_C_6(\genblk1[17].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[17].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P),
        .q_reg_P_1(\genblk1[16].r_dff_n_2 ),
        .q_reg_P_2(\genblk1[16].r_dff_n_3 ),
        .q_reg_P_3(rqIn[17]),
        .q_reg_P_4(q_reg_P_31),
        .q_reg_inv(\genblk1[16].r_dff_n_6 ),
        .rqIn(rqIn[16]),
        .writeEnable0(writeEnable0));
  dffe_init_316 \genblk1[17].r_dff 
       (.CLK(CLK),
        .XAby(XAby[18:17]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .q_i_3__82_0(q_reg_P),
        .q_reg(q_reg_3[1]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_26),
        .q_reg_2(q_reg_27),
        .q_reg_3(q_reg_29),
        .q_reg_C_0(\genblk1[17].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_48),
        .q_reg_C_2(\genblk1[16].r_dff_n_6 ),
        .q_reg_C_3(\genblk1[18].r_dff_n_0 ),
        .q_reg_LDC_i_3__0(\genblk1[8].r_dff_n_4 ),
        .q_reg_LDC_i_3__0_0(\genblk1[12].r_dff_n_2 ),
        .q_reg_LDC_i_3__0_1(\genblk1[15].r_dff_n_3 ),
        .q_reg_LDC_i_3__0_2(\genblk1[16].r_dff_n_2 ),
        .q_reg_LDC_i_3__0_3(\genblk1[18].r_dff_n_4 ),
        .q_reg_P_0(\genblk1[17].r_dff_n_1 ),
        .q_reg_P_1(\genblk1[17].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_32),
        .q_reg_P_3(rqIn[17]),
        .q_reg_inv(\genblk1[17].r_dff_n_5 ),
        .rqIn(rqIn[18]),
        .writeEnable0(writeEnable0));
  dffe_init_317 \genblk1[18].r_dff 
       (.CLK(CLK),
        .XAby(XAby[19:18]),
        .ctrl_div(ctrl_div),
        .q_i_3__28(q_i_3__83),
        .q_i_3__28_0(q_reg_26),
        .q_reg_C_0(\genblk1[18].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_3),
        .q_reg_C_2(q_reg_C_7),
        .q_reg_C_3(q_reg_C_49),
        .q_reg_C_4(\genblk1[17].r_dff_n_5 ),
        .q_reg_C_5(\genblk1[16].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[19].r_dff_n_0 ),
        .q_reg_LDC_i_3__11(\genblk1[16].r_dff_n_2 ),
        .q_reg_LDC_i_3__11_0(\genblk1[15].r_dff_n_2 ),
        .q_reg_LDC_i_3__11_1(\genblk1[8].r_dff_n_4 ),
        .q_reg_LDC_i_3__11_2(\genblk1[17].r_dff_n_2 ),
        .q_reg_LDC_i_3__11_3(\genblk1[19].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[18].r_dff_n_3 ),
        .q_reg_P_1(\genblk1[18].r_dff_n_4 ),
        .q_reg_P_2(rqIn[19]),
        .q_reg_P_3(q_reg_P_33),
        .q_reg_inv(\genblk1[18].r_dff_n_6 ),
        .rqIn(rqIn[18]),
        .writeEnable0(writeEnable0));
  dffe_init_318 \genblk1[19].r_dff 
       (.CLK(CLK),
        .XAby(XAby[20:19]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[6]),
        .q_i_3__50(q_reg_25),
        .q_i_3__50_0(q_reg_26),
        .q_reg_C_0(\genblk1[19].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_8),
        .q_reg_C_2(q_reg_C_50),
        .q_reg_C_3(\genblk1[18].r_dff_n_6 ),
        .q_reg_C_4(\genblk1[17].r_dff_n_1 ),
        .q_reg_C_5(\genblk1[20].r_dff_n_0 ),
        .q_reg_P_0(\genblk1[19].r_dff_n_2 ),
        .q_reg_P_1(q_reg_P_34),
        .q_reg_P_2(rqIn[19]),
        .q_reg_inv(\genblk1[19].r_dff_n_5 ),
        .rqIn(rqIn[20]),
        .writeEnable0(writeEnable0));
  dffe_init_319 \genblk1[1].r_dff 
       (.CLK(CLK),
        .XAby(XAby[2:1]),
        .ctrl_div(ctrl_div),
        .q_i_3__40(q_i_3__83),
        .q_i_3__40_0(q_reg_26),
        .q_i_4_0(q_reg_P_15),
        .q_reg_C_0(\genblk1[1].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_4),
        .q_reg_C_2(\genblk1[1].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_32),
        .q_reg_C_4(\genblk1[0].r_dff_n_4 ),
        .q_reg_C_5(\genblk1[2].r_dff_n_0 ),
        .q_reg_P_0(rqIn[2]),
        .q_reg_P_1(q_reg_P_16),
        .q_reg_inv(\genblk1[1].r_dff_n_4 ),
        .rqIn(rqIn[1]),
        .writeEnable0(writeEnable0));
  dffe_init_320 \genblk1[20].r_dff 
       (.CLK(CLK),
        .XAby(XAby[21:20]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[7]),
        .q_i_3__51(q_reg_25),
        .q_i_3__51_0(q_reg_26),
        .q_reg_C_0(\genblk1[20].r_dff_n_0 ),
        .q_reg_C_1(\genblk1[20].r_dff_n_1 ),
        .q_reg_C_2(q_reg_C_18),
        .q_reg_C_3(q_reg_C_51),
        .q_reg_C_4(\genblk1[19].r_dff_n_5 ),
        .q_reg_C_5(\genblk1[18].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[21].r_dff_n_0 ),
        .q_reg_P_0(\genblk1[20].r_dff_n_3 ),
        .q_reg_P_1(rqIn[21]),
        .q_reg_P_2(q_reg_P_35),
        .q_reg_inv(\genblk1[20].r_dff_n_6 ),
        .rqIn(rqIn[20]),
        .writeEnable0(writeEnable0));
  dffe_init_321 \genblk1[21].r_dff 
       (.CLK(CLK),
        .XAby(XAby[22:21]),
        .ctrl_div(ctrl_div),
        .q_i_3__38(q_i_3__83),
        .q_i_3__38_0(q_reg_26),
        .q_reg_C_0(\genblk1[21].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_16),
        .q_reg_C_2(q_reg_C_17),
        .q_reg_C_3(q_reg_C_52),
        .q_reg_C_4(\genblk1[20].r_dff_n_6 ),
        .q_reg_C_5(\genblk1[20].r_dff_n_1 ),
        .q_reg_C_6(\genblk1[22].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[22].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_10),
        .q_reg_P_1(\genblk1[21].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_36),
        .q_reg_P_3(rqIn[21]),
        .q_reg_inv(\genblk1[21].r_dff_n_6 ),
        .rqIn(rqIn[22]),
        .writeEnable0(writeEnable0));
  dffe_init_322 \genblk1[22].r_dff 
       (.CLK(CLK),
        .XAby(XAby[23:22]),
        .ctrl_div(ctrl_div),
        .q_i_3__27(q_i_3__83),
        .q_i_3__27_0(q_reg_P_10),
        .q_i_3__27_1(q_reg_26),
        .q_reg_C_0(\genblk1[22].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_15),
        .q_reg_C_2(q_reg_C_53),
        .q_reg_C_3(\genblk1[21].r_dff_n_6 ),
        .q_reg_C_4(\genblk1[18].r_dff_n_3 ),
        .q_reg_C_5(\genblk1[23].r_dff_n_6 ),
        .q_reg_C_6(\genblk1[23].r_dff_n_0 ),
        .q_reg_LDC_i_7__1(\genblk1[20].r_dff_n_3 ),
        .q_reg_LDC_i_7__1_0(\genblk1[21].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[22].r_dff_n_1 ),
        .q_reg_P_1(\genblk1[22].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_9),
        .q_reg_P_3(rqIn[23]),
        .q_reg_P_4(q_reg_P_37),
        .q_reg_inv(\genblk1[22].r_dff_n_6 ),
        .rqIn(rqIn[22]),
        .writeEnable0(writeEnable0));
  dffe_init_323 \genblk1[23].r_dff 
       (.CLK(CLK),
        .XAby(XAby[24:23]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[8]),
        .q_i_2__55(q_reg_25),
        .q_i_2__55_0(q_reg_26),
        .q_i_3__19_0(q_reg_P_9),
        .q_reg_C_0(\genblk1[23].r_dff_n_0 ),
        .q_reg_C_1(\genblk1[23].r_dff_n_2 ),
        .q_reg_C_2(q_reg_C_54),
        .q_reg_C_3(\genblk1[22].r_dff_n_6 ),
        .q_reg_C_4(\genblk1[27].r_dff_n_3 ),
        .q_reg_C_5(\genblk1[28].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[30].r_dff_n_3 ),
        .q_reg_C_7(\genblk1[26].r_dff_n_3 ),
        .q_reg_C_8(\genblk1[25].r_dff_n_2 ),
        .q_reg_C_9(\genblk1[24].r_dff_n_0 ),
        .q_reg_LDC_i_3__2(\genblk1[29].r_dff_n_3 ),
        .q_reg_LDC_i_3__5(\genblk1[18].r_dff_n_4 ),
        .q_reg_LDC_i_3__5_0(\genblk1[8].r_dff_n_1 ),
        .q_reg_LDC_i_3__5_1(\genblk1[17].r_dff_n_2 ),
        .q_reg_LDC_i_3__5_2(\genblk1[19].r_dff_n_2 ),
        .q_reg_LDC_i_3__5_3(\genblk1[24].r_dff_n_2 ),
        .q_reg_LDC_i_5__0_0(\genblk1[22].r_dff_n_1 ),
        .q_reg_P_0(q_reg_P_2),
        .q_reg_P_1(\genblk1[23].r_dff_n_3 ),
        .q_reg_P_2(q_reg_P_7),
        .q_reg_P_3(\genblk1[23].r_dff_n_6 ),
        .q_reg_P_4(q_reg_P_38),
        .q_reg_P_5(rqIn[23]),
        .q_reg_inv(\genblk1[23].r_dff_n_8 ),
        .rqIn(rqIn[24]),
        .writeEnable0(writeEnable0));
  dffe_init_324 \genblk1[24].r_dff 
       (.CLK(CLK),
        .XAby(XAby[25:24]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[9]),
        .q_i_2__54(q_reg_25),
        .q_i_2__54_0(q_reg_26),
        .q_reg_C_0(\genblk1[24].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_55),
        .q_reg_C_2(\genblk1[23].r_dff_n_8 ),
        .q_reg_C_3(\genblk1[18].r_dff_n_3 ),
        .q_reg_C_4(\genblk1[23].r_dff_n_6 ),
        .q_reg_C_5(\genblk1[22].r_dff_n_1 ),
        .q_reg_C_6(\genblk1[25].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_8),
        .q_reg_P_1(\genblk1[24].r_dff_n_2 ),
        .q_reg_P_2(rqIn[25]),
        .q_reg_P_3(q_reg_P_39),
        .q_reg_inv(\genblk1[24].r_dff_n_5 ),
        .rqIn(rqIn[24]),
        .writeEnable0(writeEnable0));
  dffe_init_325 \genblk1[25].r_dff 
       (.CLK(CLK),
        .XAby(XAby[26:25]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[10]),
        .q_i_2__53(q_reg_25),
        .q_i_2__53_0(q_reg_26),
        .q_i_3__21_0(q_reg_P_7),
        .q_i_4__3(\genblk1[30].r_dff_n_5 ),
        .q_reg_C_0(\genblk1[25].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_56),
        .q_reg_C_2(\genblk1[24].r_dff_n_5 ),
        .q_reg_C_3(\genblk1[26].r_dff_n_3 ),
        .q_reg_C_4(\genblk1[27].r_dff_n_3 ),
        .q_reg_C_5(\genblk1[28].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[23].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[29].r_dff_n_3 ),
        .q_reg_C_8(\genblk1[26].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_3),
        .q_reg_P_1(\genblk1[25].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_4),
        .q_reg_P_3(q_reg_P_5),
        .q_reg_P_4(q_reg_P_6),
        .q_reg_P_5(\genblk1[25].r_dff_n_6 ),
        .q_reg_P_6(q_reg_P_40),
        .q_reg_P_7(rqIn[25]),
        .q_reg_inv(\genblk1[25].r_dff_n_9 ),
        .rqIn(rqIn[26]),
        .writeEnable0(writeEnable0));
  dffe_init_326 \genblk1[26].r_dff 
       (.CLK(CLK),
        .XAby(XAby[27:26]),
        .ctrl_div(ctrl_div),
        .q_i_3__26(q_reg_P_6),
        .q_i_3__26_0(q_i_3__83),
        .q_i_3__26_1(q_i_3__26),
        .q_reg_C_0(\genblk1[26].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_14),
        .q_reg_C_2(q_reg_C_57),
        .q_reg_C_3(\genblk1[25].r_dff_n_9 ),
        .q_reg_C_4(\genblk1[27].r_dff_n_0 ),
        .q_reg_P_0(rqIn[27]),
        .q_reg_P_1(\genblk1[26].r_dff_n_3 ),
        .q_reg_P_2(q_reg_P_41),
        .q_reg_inv(\genblk1[26].r_dff_n_4 ),
        .rqIn(rqIn[26]),
        .writeEnable0(writeEnable0));
  dffe_init_327 \genblk1[27].r_dff 
       (.CLK(CLK),
        .XAby(XAby[28:27]),
        .ctrl_div(ctrl_div),
        .q_i_3__33(q_reg_P_5),
        .q_i_3__33_0(q_i_3__83),
        .q_i_3__33_1(q_i_3__26),
        .q_reg_C_0(\genblk1[27].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_13),
        .q_reg_C_2(q_reg_C_58),
        .q_reg_C_3(\genblk1[26].r_dff_n_4 ),
        .q_reg_C_4(\genblk1[28].r_dff_n_0 ),
        .q_reg_P_0(\genblk1[27].r_dff_n_3 ),
        .q_reg_P_1(q_reg_P_42),
        .q_reg_P_2(rqIn[27]),
        .q_reg_inv(\genblk1[27].r_dff_n_4 ),
        .rqIn(rqIn[28]),
        .writeEnable0(writeEnable0));
  dffe_init_328 \genblk1[28].r_dff 
       (.CLK(CLK),
        .XAby(XAby[29:28]),
        .ctrl_div(ctrl_div),
        .q_i_3__36(q_reg_P_4),
        .q_i_3__36_0(q_i_3__83),
        .q_i_3__36_1(q_i_3__26),
        .q_reg_C_0(\genblk1[28].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_12),
        .q_reg_C_2(q_reg_C_59),
        .q_reg_C_3(\genblk1[27].r_dff_n_4 ),
        .q_reg_C_4(\genblk1[29].r_dff_n_0 ),
        .q_reg_P_0(rqIn[29]),
        .q_reg_P_1(\genblk1[28].r_dff_n_3 ),
        .q_reg_P_2(q_reg_P_43),
        .q_reg_inv(\genblk1[28].r_dff_n_4 ),
        .rqIn(rqIn[28]),
        .writeEnable0(writeEnable0));
  dffe_init_329 \genblk1[29].r_dff 
       (.CLK(CLK),
        .XAby(XAby[30:29]),
        .ctrl_div(ctrl_div),
        .q_i_3__66(q_reg_P_3),
        .q_i_3__66_0(q_i_3__83),
        .q_i_3__66_1(q_i_3__26),
        .q_reg_C_0(\genblk1[29].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_11),
        .q_reg_C_2(q_reg_C_60),
        .q_reg_C_3(\genblk1[28].r_dff_n_4 ),
        .q_reg_C_4(\genblk1[30].r_dff_n_0 ),
        .q_reg_P_0(\genblk1[29].r_dff_n_3 ),
        .q_reg_P_1(q_reg_P_44),
        .q_reg_P_2(rqIn[29]),
        .q_reg_inv(\genblk1[29].r_dff_n_4 ),
        .rqIn(rqIn[30]),
        .writeEnable0(writeEnable0));
  dffe_init_330 \genblk1[2].r_dff 
       (.CLK(CLK),
        .XAby(XAby[3:2]),
        .ctrl_div(ctrl_div),
        .q_i_3__31(q_i_3__83),
        .q_i_3__31_0(q_reg_26),
        .q_reg_C_0(\genblk1[2].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C),
        .q_reg_C_2(q_reg_C_5),
        .q_reg_C_3(\genblk1[2].r_dff_n_3 ),
        .q_reg_C_4(q_reg_C_33),
        .q_reg_C_5(\genblk1[1].r_dff_n_4 ),
        .q_reg_C_6(\genblk1[1].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[3].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_17),
        .q_reg_P_1(rqIn[2]),
        .q_reg_inv(\genblk1[2].r_dff_n_5 ),
        .rqIn(rqIn[3]),
        .writeEnable0(writeEnable0));
  dffe_init_331 \genblk1[30].r_dff 
       (.CLK(CLK),
        .XAby(XAby[31:30]),
        .ctrl_div(ctrl_div),
        .q_i_3__25(q_i_3__83),
        .q_i_3__25_0(q_i_3__26),
        .q_reg_C_0(\genblk1[30].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_9),
        .q_reg_C_2(q_reg_C_10),
        .q_reg_C_3(\genblk1[30].r_dff_n_3 ),
        .q_reg_C_4(q_reg_C_61),
        .q_reg_C_5(\genblk1[29].r_dff_n_4 ),
        .q_reg_C_6(\genblk1[23].r_dff_n_3 ),
        .q_reg_C_7(\genblk1[31].r_dff_n_0 ),
        .q_reg_LDC_i_3__1(\genblk1[29].r_dff_n_3 ),
        .q_reg_P_0(rqIn[31]),
        .q_reg_P_1(\genblk1[30].r_dff_n_5 ),
        .q_reg_P_2(q_reg_P_45),
        .q_reg_inv(\genblk1[30].r_dff_n_6 ),
        .rqIn(rqIn[30]),
        .writeEnable0(writeEnable0));
  dffe_init_332 \genblk1[31].r_dff 
       (.CLK(CLK),
        .XAby(XAby[31]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[0]),
        .q_i_2__22(q_reg[25]),
        .q_i_5__68(\genblk1[25].r_dff_n_6 ),
        .q_i_5__68_0(\genblk1[23].r_dff_n_2 ),
        .q_i_5__68_1(q_i_3__83),
        .q_i_5__68_2(q_i_3__26),
        .q_reg(\genblk1[31].r_dff_n_4 ),
        .q_reg_C_0(\genblk1[31].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_63),
        .q_reg_C_2(\genblk1[30].r_dff_n_6 ),
        .q_reg_P_0(q_reg_P_0),
        .q_reg_P_1(q_reg_P_1),
        .q_reg_P_2(q_reg_P_48),
        .q_reg_P_3(rqIn[31]),
        .rqIn(rqIn[32]),
        .writeEnable0(writeEnable0));
  dffe_init_333 \genblk1[32].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[1:0]),
        .q_reg_0(q_reg[0]),
        .q_reg_1(q_reg_1),
        .q_reg_2(q_reg[25]),
        .q_reg_3(q_reg_P_1),
        .rqIn(rqIn[32]),
        .writeEnable0(writeEnable0));
  dffe_init_334 \genblk1[33].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[5:1]),
        .q_i_2__21({q_reg[3:2],q_reg[0]}),
        .q_reg_0(q_reg[1]),
        .q_reg_1(\genblk1[33].r_dff_n_1 ),
        .q_reg_10(q_reg_31),
        .q_reg_11(\genblk1[31].r_dff_n_4 ),
        .q_reg_2(\genblk1[33].r_dff_n_2 ),
        .q_reg_3(\genblk1[33].r_dff_n_3 ),
        .q_reg_4(\genblk1[33].r_dff_n_4 ),
        .q_reg_5(q_reg_10[0]),
        .q_reg_6(q_reg_1),
        .q_reg_7(q_reg[25]),
        .q_reg_8(q_reg_30),
        .q_reg_9(q_reg[4]),
        .writeEnable0(writeEnable0));
  dffe_init_335 \genblk1[34].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[3]),
        .q_reg_0(q_reg[2]),
        .q_reg_1(\genblk1[33].r_dff_n_1 ),
        .q_reg_2(\genblk1[33].r_dff_n_4 ),
        .q_reg_3(q_reg[25]),
        .rqIn(rqIn[35]),
        .writeEnable0(writeEnable0));
  dffe_init_336 \genblk1[35].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[3]),
        .q_reg_1(\genblk1[35].r_dff_n_1 ),
        .q_reg_2(\genblk1[33].r_dff_n_4 ),
        .q_reg_3(q_reg[2]),
        .q_reg_4(q_reg_15),
        .q_reg_5(q_reg_16),
        .rqIn(rqIn[35]),
        .writeEnable0(writeEnable0));
  dffe_init_337 \genblk1[36].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[9:5]),
        .q_reg_0(q_reg[4]),
        .q_reg_1(q_reg_2),
        .q_reg_10(q_reg_31),
        .q_reg_11(q_reg_39),
        .q_reg_12(q_reg_40),
        .q_reg_13(\genblk1[44].r_dff_n_2 ),
        .q_reg_14(\genblk1[46].r_dff_n_3 ),
        .q_reg_15(\genblk1[33].r_dff_n_3 ),
        .q_reg_16(q_reg_30),
        .q_reg_17(q_reg_41),
        .q_reg_2(\genblk1[36].r_dff_n_2 ),
        .q_reg_3(q_reg_5),
        .q_reg_4(\genblk1[36].r_dff_n_4 ),
        .q_reg_5(\genblk1[36].r_dff_n_5 ),
        .q_reg_6(\genblk1[35].r_dff_n_1 ),
        .q_reg_7(q_reg[25]),
        .q_reg_8(q_reg[9]),
        .q_reg_9(q_reg[8:5]),
        .writeEnable0(writeEnable0));
  dffe_init_338 \genblk1[37].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[6]),
        .q_reg_0(q_reg[5]),
        .q_reg_1(\genblk1[37].r_dff_n_1 ),
        .q_reg_2(q_reg_10[1]),
        .q_reg_3(\genblk1[33].r_dff_n_2 ),
        .q_reg_4(q_reg[25]),
        .writeEnable0(writeEnable0));
  dffe_init_339 \genblk1[38].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[6]),
        .q_reg_1(\genblk1[37].r_dff_n_1 ),
        .writeEnable0(writeEnable0));
  dffe_init_340 \genblk1[39].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[7]),
        .q_reg_0(q_reg[7]),
        .q_reg_1(q_reg_11),
        .q_reg_2(\genblk1[36].r_dff_n_4 ),
        .q_reg_3(q_reg[25]),
        .rqIn(rqIn[40]),
        .writeEnable0(writeEnable0));
  dffe_init_341 \genblk1[3].r_dff 
       (.CLK(CLK),
        .XAby(XAby[4:3]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[0]),
        .q_i_2__58(q_reg_25),
        .q_i_2__58_0(q_reg_26),
        .q_reg_C_0(\genblk1[3].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_0),
        .q_reg_C_2(\genblk1[3].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_34),
        .q_reg_C_4(\genblk1[2].r_dff_n_5 ),
        .q_reg_C_5(\genblk1[2].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[4].r_dff_n_0 ),
        .q_reg_P_0(rqIn[4]),
        .q_reg_P_1(q_reg_P_18),
        .q_reg_inv(\genblk1[3].r_dff_n_5 ),
        .rqIn(rqIn[3]),
        .writeEnable0(writeEnable0));
  dffe_init_342 \genblk1[40].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[9:8]),
        .q_i_5__4(q_reg[25]),
        .q_i_5__4_0(q_reg[9]),
        .q_reg_0(q_reg[8]),
        .q_reg_1(\genblk1[40].r_dff_n_1 ),
        .rqIn(rqIn[40]),
        .writeEnable0(writeEnable0));
  dffe_init_343 \genblk1[41].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[9]),
        .q_reg_0(q_reg[9]),
        .q_reg_1(q_reg_12),
        .q_reg_2(\genblk1[36].r_dff_n_2 ),
        .q_reg_3(q_reg[25]),
        .rqIn(rqIn[42]),
        .writeEnable0(writeEnable0));
  dffe_init_344 \genblk1[42].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[13:10]),
        .q_reg_0(q_reg[10]),
        .q_reg_1(rqIn[43]),
        .q_reg_10(q_reg[11]),
        .q_reg_2(\genblk1[42].r_dff_n_2 ),
        .q_reg_3(\genblk1[42].r_dff_n_3 ),
        .q_reg_4(q_reg_8),
        .q_reg_5(q_reg_2),
        .q_reg_6(q_reg[25]),
        .q_reg_7(q_reg[12]),
        .q_reg_8(q_reg_31),
        .q_reg_9(q_reg[13]),
        .rqIn(rqIn[42]),
        .writeEnable0(writeEnable0));
  dffe_init_345 \genblk1[43].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[11]),
        .q_reg_1(\genblk1[43].r_dff_n_1 ),
        .q_reg_2(rqIn[43]),
        .q_reg_3(q_reg[10]),
        .q_reg_4(q_reg_17),
        .q_reg_5(q_reg_2),
        .q_reg_6(q_reg_18),
        .writeEnable0(writeEnable0));
  dffe_init_346 \genblk1[44].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[13:12]),
        .q_i_2__20(\genblk1[40].r_dff_n_1 ),
        .q_i_2__20_0(q_reg_8),
        .q_i_2__20_1(\genblk1[46].r_dff_n_2 ),
        .q_i_2__20_2(q_i_2__20),
        .q_i_5__4_0(q_reg[13]),
        .q_reg_0(q_reg[12]),
        .q_reg_1(\genblk1[44].r_dff_n_2 ),
        .q_reg_2(\genblk1[44].r_dff_n_3 ),
        .q_reg_3(\genblk1[43].r_dff_n_1 ),
        .q_reg_4(\genblk1[42].r_dff_n_3 ),
        .q_reg_5(q_reg[25]),
        .rqIn(rqIn[45]),
        .writeEnable0(writeEnable0));
  dffe_init_347 \genblk1[45].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[13]),
        .rqIn(rqIn[45]),
        .writeEnable0(writeEnable0));
  dffe_init_348 \genblk1[46].r_dff 
       (.CLK(CLK),
        .R(R[14]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[14]),
        .q_reg_0(\genblk1[46].r_dff_n_1 ),
        .q_reg_1(\genblk1[46].r_dff_n_2 ),
        .q_reg_2(\genblk1[46].r_dff_n_3 ),
        .q_reg_3(q_reg_13),
        .q_reg_4(\genblk1[42].r_dff_n_2 ),
        .q_reg_5(q_reg[25]),
        .writeEnable0(writeEnable0));
  dffe_init_349 \genblk1[47].r_dff 
       (.CLK(CLK),
        .R(R[18]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[19:15]),
        .q_i_2__13(q_i_2__13),
        .q_i_2__13_0(\genblk1[50].r_dff_n_3 ),
        .q_reg_0(q_reg[14]),
        .q_reg_1(\genblk1[47].r_dff_n_2 ),
        .q_reg_10(q_reg_31),
        .q_reg_11(q_reg[16]),
        .q_reg_12(q_reg[15]),
        .q_reg_2(\genblk1[47].r_dff_n_3 ),
        .q_reg_3(\genblk1[47].r_dff_n_4 ),
        .q_reg_4(\genblk1[47].r_dff_n_5 ),
        .q_reg_5(\genblk1[47].r_dff_n_6 ),
        .q_reg_6(\genblk1[46].r_dff_n_1 ),
        .q_reg_7(\genblk1[36].r_dff_n_5 ),
        .q_reg_8(q_reg[25]),
        .q_reg_9(q_reg[17]),
        .rqIn(rqIn[48]),
        .writeEnable0(writeEnable0));
  dffe_init_350 \genblk1[48].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[17:16]),
        .q_i_5__6(q_reg[16]),
        .q_reg_0(q_reg[15]),
        .q_reg_1(\genblk1[48].r_dff_n_1 ),
        .q_reg_2(rqIn[49]),
        .q_reg_3(q_reg[25]),
        .q_reg_4(\genblk1[47].r_dff_n_5 ),
        .rqIn(rqIn[48]),
        .writeEnable0(writeEnable0));
  dffe_init_351 \genblk1[49].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[17:16]),
        .q_i_2__11(q_reg[15]),
        .q_reg_0(q_reg[16]),
        .q_reg_1(\genblk1[49].r_dff_n_2 ),
        .q_reg_2(rqIn[49]),
        .q_reg_3(\genblk1[47].r_dff_n_4 ),
        .q_reg_4(q_reg[25]),
        .rqIn(rqIn[50]),
        .writeEnable0(writeEnable0));
  dffe_init_352 \genblk1[4].r_dff 
       (.CLK(CLK),
        .XAby(XAby[5:4]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[1]),
        .q_i_3__53(q_reg_25),
        .q_i_3__53_0(q_reg_26),
        .q_reg_C_0(\genblk1[4].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_1),
        .q_reg_C_2(\genblk1[4].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_35),
        .q_reg_C_4(\genblk1[3].r_dff_n_5 ),
        .q_reg_C_5(\genblk1[3].r_dff_n_2 ),
        .q_reg_C_6(\genblk1[5].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_19),
        .q_reg_P_1(rqIn[4]),
        .q_reg_inv(\genblk1[4].r_dff_n_5 ),
        .rqIn(rqIn[5]),
        .writeEnable0(writeEnable0));
  dffe_init_353 \genblk1[50].r_dff 
       (.CLK(CLK),
        .R(R[18]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[19:17]),
        .q_i_8__0(q_reg[17]),
        .q_i_8__0_0(\genblk1[53].r_dff_n_3 ),
        .q_reg_0(rqIn[51]),
        .q_reg_1(\genblk1[50].r_dff_n_2 ),
        .q_reg_2(\genblk1[50].r_dff_n_3 ),
        .q_reg_3(\genblk1[47].r_dff_n_3 ),
        .q_reg_4(q_reg[25]),
        .q_reg_5(q_reg_31),
        .q_reg_6(\genblk1[53].r_dff_n_4 ),
        .q_reg_7(q_reg[16]),
        .rqIn(rqIn[50]),
        .writeEnable0(writeEnable0));
  dffe_init_354 \genblk1[51].r_dff 
       (.CLK(CLK),
        .R(R[18]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[19:18]),
        .q_i_2__13(q_reg[25]),
        .q_i_3__7(q_reg_31),
        .q_i_3__7_0(\genblk1[48].r_dff_n_1 ),
        .q_reg_0(q_reg[17]),
        .q_reg_1(\genblk1[51].r_dff_n_1 ),
        .q_reg_10(\genblk1[49].r_dff_n_2 ),
        .q_reg_11(q_reg[18]),
        .q_reg_12(q_reg_32),
        .q_reg_2(\genblk1[51].r_dff_n_2 ),
        .q_reg_3(\genblk1[51].r_dff_n_3 ),
        .q_reg_4(\genblk1[51].r_dff_n_4 ),
        .q_reg_5(rqIn[51]),
        .q_reg_6(q_reg_19),
        .q_reg_7(\genblk1[47].r_dff_n_3 ),
        .q_reg_8(q_reg_20),
        .q_reg_9(\genblk1[47].r_dff_n_5 ),
        .writeEnable0(writeEnable0));
  dffe_init_355 \genblk1[52].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[21:20]),
        .q_i_3__7(q_reg[19]),
        .q_reg_0(q_reg[18]),
        .q_reg_1(\genblk1[52].r_dff_n_1 ),
        .q_reg_2(\genblk1[52].r_dff_n_2 ),
        .q_reg_3(\genblk1[51].r_dff_n_1 ),
        .q_reg_4(\genblk1[47].r_dff_n_2 ),
        .q_reg_5(q_reg[25]),
        .writeEnable0(writeEnable0));
  dffe_init_356 \genblk1[53].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[21:19]),
        .q_i_13(q_reg[18]),
        .q_i_4__27(q_reg[17]),
        .q_reg_0(q_reg[19]),
        .q_reg_1(\genblk1[53].r_dff_n_1 ),
        .q_reg_10(\genblk1[49].r_dff_n_2 ),
        .q_reg_11(\genblk1[47].r_dff_n_6 ),
        .q_reg_2(\genblk1[53].r_dff_n_2 ),
        .q_reg_3(\genblk1[53].r_dff_n_3 ),
        .q_reg_4(\genblk1[53].r_dff_n_4 ),
        .q_reg_5(\genblk1[52].r_dff_n_1 ),
        .q_reg_6(\genblk1[51].r_dff_n_2 ),
        .q_reg_7(q_reg[25]),
        .q_reg_8(\genblk1[51].r_dff_n_3 ),
        .q_reg_9(q_reg_33),
        .writeEnable0(writeEnable0));
  dffe_init_357 \genblk1[54].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs__0({dvs__0[22],dvs__0[15]}),
        .q_i_2__19_0(\genblk1[52].r_dff_n_2 ),
        .q_i_2__19_1(\genblk1[53].r_dff_n_3 ),
        .q_i_2__19_2(\genblk1[51].r_dff_n_4 ),
        .q_i_2__19_3(\genblk1[51].r_dff_n_3 ),
        .q_i_2__19_4(\genblk1[49].r_dff_n_2 ),
        .q_reg_0(\genblk1[54].r_dff_n_0 ),
        .q_reg_1(\genblk1[54].r_dff_n_1 ),
        .q_reg_2(\genblk1[53].r_dff_n_1 ),
        .q_reg_3(\genblk1[53].r_dff_n_2 ),
        .q_reg_4(q_reg_21),
        .q_reg_5(\genblk1[50].r_dff_n_2 ),
        .q_reg_6(q_reg_22),
        .q_reg_7(q_reg_31),
        .q_reg_8(q_reg[14]),
        .q_reg_9(\genblk1[36].r_dff_n_5 ),
        .writeEnable0(writeEnable0));
  dffe_init_358 \genblk1[55].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[24:23]),
        .q_i_2__16_0(q_reg_31),
        .q_i_2__17(\genblk1[58].r_dff_n_2 ),
        .q_reg_0(\genblk1[55].r_dff_n_1 ),
        .q_reg_1(\genblk1[55].r_dff_n_2 ),
        .q_reg_10(q_reg_36),
        .q_reg_11(q_reg[20]),
        .q_reg_2(\genblk1[55].r_dff_n_3 ),
        .q_reg_3(q_reg_7),
        .q_reg_4(\genblk1[54].r_dff_n_0 ),
        .q_reg_5(\genblk1[54].r_dff_n_1 ),
        .q_reg_6(q_reg[25]),
        .q_reg_7(\genblk1[59].r_dff_n_3 ),
        .q_reg_8(q_reg_6),
        .q_reg_9(\genblk1[57].r_dff_n_2 ),
        .rqIn(rqIn[56]),
        .writeEnable0(writeEnable0));
  dffe_init_359 \genblk1[56].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[24]),
        .q_reg_0(q_reg[20]),
        .q_reg_1(rqIn[57]),
        .q_reg_2(\genblk1[56].r_dff_n_2 ),
        .q_reg_3(\genblk1[55].r_dff_n_1 ),
        .q_reg_4(q_reg[25]),
        .rqIn(rqIn[56]),
        .writeEnable0(writeEnable0));
  dffe_init_360 \genblk1[57].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[26:25]),
        .q_reg_0(q_reg[21]),
        .q_reg_1(\genblk1[57].r_dff_n_1 ),
        .q_reg_2(\genblk1[57].r_dff_n_2 ),
        .q_reg_3(rqIn[57]),
        .q_reg_4(q_reg[25]),
        .q_reg_5(\genblk1[55].r_dff_n_3 ),
        .q_reg_6(q_reg_31),
        .q_reg_7(\genblk1[56].r_dff_n_2 ),
        .q_reg_8(q_reg[22]),
        .writeEnable0(writeEnable0));
  dffe_init_361 \genblk1[58].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[26:25]),
        .q_i_4__19({q_reg[25],q_reg[21]}),
        .q_reg_0(q_reg[22]),
        .q_reg_1(\genblk1[58].r_dff_n_1 ),
        .q_reg_2(\genblk1[58].r_dff_n_2 ),
        .q_reg_3(\genblk1[57].r_dff_n_1 ),
        .q_reg_4(q_reg_23),
        .q_reg_5(\genblk1[55].r_dff_n_3 ),
        .q_reg_6(q_reg_24),
        .writeEnable0(writeEnable0));
  dffe_init_362 \genblk1[59].r_dff 
       (.CLK(CLK),
        .R(R[29]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[28:27]),
        .q_i_2__15(q_reg[25:24]),
        .q_reg_0(q_reg[23]),
        .q_reg_1(\genblk1[59].r_dff_n_2 ),
        .q_reg_10(q_reg_6),
        .q_reg_11(q_reg_38),
        .q_reg_2(\genblk1[59].r_dff_n_3 ),
        .q_reg_3(\genblk1[58].r_dff_n_1 ),
        .q_reg_4(q_reg_34),
        .q_reg_5(\genblk1[55].r_dff_n_1 ),
        .q_reg_6(\genblk1[57].r_dff_n_2 ),
        .q_reg_7(q_reg_35),
        .q_reg_8(q_reg_37),
        .q_reg_9(q_reg_7),
        .rqIn(rqIn[60]),
        .writeEnable0(writeEnable0));
  dffe_init_363 \genblk1[5].r_dff 
       (.CLK(CLK),
        .XAby(XAby[6:5]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[2]),
        .q_i_2__56(q_reg_25),
        .q_i_2__56_0(q_reg_26),
        .q_reg_C_0(\genblk1[5].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_6),
        .q_reg_C_2(\genblk1[5].r_dff_n_2 ),
        .q_reg_C_3(\genblk1[5].r_dff_n_3 ),
        .q_reg_C_4(q_reg_C_36),
        .q_reg_C_5(\genblk1[4].r_dff_n_5 ),
        .q_reg_C_6(\genblk1[4].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[6].r_dff_n_0 ),
        .q_reg_LDC_i_3__20(\genblk1[7].r_dff_n_4 ),
        .q_reg_LDC_i_3__20_0(\genblk1[6].r_dff_n_3 ),
        .q_reg_P_0(rqIn[6]),
        .q_reg_P_1(q_reg_P_20),
        .q_reg_inv(\genblk1[5].r_dff_n_6 ),
        .rqIn(rqIn[5]),
        .writeEnable0(writeEnable0));
  dffe_init_364 \genblk1[60].r_dff 
       (.CLK(CLK),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[28:27]),
        .q_i_6__5({q_reg[25],q_reg[23]}),
        .q_reg_0(q_reg[24]),
        .q_reg_1(q_reg_6),
        .rqIn(rqIn[60]),
        .writeEnable0(writeEnable0));
  dffe_init_365 \genblk1[61].r_dff 
       (.CLK(CLK),
        .R(R[29]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0(dvs__0[29]),
        .q_reg_0(\genblk1[61].r_dff_n_1 ),
        .q_reg_1(q_reg_14),
        .q_reg_2(\genblk1[55].r_dff_n_2 ),
        .q_reg_3(q_reg[25]),
        .writeEnable0(writeEnable0));
  dffe_init_366 \genblk1[62].r_dff 
       (.CLK(CLK),
        .R(R[30]),
        .ctrl_div(ctrl_div),
        .q_reg_0(\genblk1[61].r_dff_n_1 ),
        .writeEnable0(writeEnable0));
  dffe_init_367 \genblk1[63].r_dff 
       (.CLK(CLK),
        .R({R[30],R[14]}),
        .XAby(XAby[0]),
        .ctrl_div(ctrl_div),
        .dvs(dvs),
        .dvs__0({dvs__0[14],dvs__0[11:10]}),
        .q_i_4__22(q_reg[11:10]),
        .q_i_4__22_0(q_reg_31),
        .q_i_7__4_0(\genblk1[44].r_dff_n_3 ),
        .q_reg_0(q_reg[25]),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_9),
        .q_reg_3(\genblk1[59].r_dff_n_2 ),
        .q_reg_C(\genblk1[0].r_dff_n_0 ),
        .q_reg_inv(\genblk1[63].r_dff_n_2 ),
        .writeEnable0(writeEnable0));
  dffe_init_368 \genblk1[6].r_dff 
       (.CLK(CLK),
        .XAby(XAby[7:6]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[3]),
        .q_i_3__52(q_reg_25),
        .q_i_3__52_0(q_reg_26),
        .q_reg_C_0(\genblk1[6].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_2),
        .q_reg_C_2(q_reg_C_37),
        .q_reg_C_3(\genblk1[5].r_dff_n_6 ),
        .q_reg_C_4(\genblk1[5].r_dff_n_3 ),
        .q_reg_C_5(\genblk1[7].r_dff_n_4 ),
        .q_reg_C_6(\genblk1[7].r_dff_n_0 ),
        .q_reg_LDC_i_3__19(\genblk1[8].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[6].r_dff_n_2 ),
        .q_reg_P_1(\genblk1[6].r_dff_n_3 ),
        .q_reg_P_2(q_reg_P_14),
        .q_reg_P_3(q_reg_P_21),
        .q_reg_P_4(rqIn[6]),
        .q_reg_inv(\genblk1[6].r_dff_n_7 ),
        .rqIn(rqIn[7]),
        .writeEnable0(writeEnable0));
  dffe_init_369 \genblk1[7].r_dff 
       (.CLK(CLK),
        .XAby(XAby[8:7]),
        .ctrl_div(ctrl_div),
        .q_i_2__109(q_reg_P_14),
        .q_i_2__109_0(q_i_3__83),
        .q_i_2__109_1(q_i_3__26),
        .q_reg_C_0(\genblk1[7].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_30),
        .q_reg_C_2(\genblk1[7].r_dff_n_2 ),
        .q_reg_C_3(q_reg_C_38),
        .q_reg_C_4(\genblk1[6].r_dff_n_7 ),
        .q_reg_C_5(\genblk1[8].r_dff_n_0 ),
        .q_reg_LDC_i_8(\genblk1[6].r_dff_n_3 ),
        .q_reg_P_0(rqIn[8]),
        .q_reg_P_1(\genblk1[7].r_dff_n_4 ),
        .q_reg_P_2(q_reg_P_22),
        .q_reg_inv(\genblk1[7].r_dff_n_5 ),
        .rqIn(rqIn[7]),
        .writeEnable0(writeEnable0));
  dffe_init_370 \genblk1[8].r_dff 
       (.CLK(CLK),
        .XAby({XAby[16],XAby[9:8]}),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[4]),
        .p_0_in(p_0_in[16]),
        .q_i_2__57(q_reg_25),
        .q_i_2__57_0(q_reg_26),
        .q_reg_C_0(\genblk1[8].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_29),
        .q_reg_C_2(q_reg_C_39),
        .q_reg_C_3(\genblk1[7].r_dff_n_5 ),
        .q_reg_C_4(\genblk1[12].r_dff_n_2 ),
        .q_reg_C_5(\genblk1[15].r_dff_n_3 ),
        .q_reg_C_6(\genblk1[5].r_dff_n_2 ),
        .q_reg_C_7(\genblk1[9].r_dff_n_0 ),
        .q_reg_LDC_i_3__17(\genblk1[5].r_dff_n_3 ),
        .q_reg_LDC_i_3__17_0(\genblk1[7].r_dff_n_4 ),
        .q_reg_LDC_i_3__17_1(\genblk1[6].r_dff_n_3 ),
        .q_reg_LDC_i_3__17_2(\genblk1[10].r_dff_n_4 ),
        .q_reg_LDC_i_3__17_3(\genblk1[9].r_dff_n_2 ),
        .q_reg_LDC_i_5__0(\genblk1[7].r_dff_n_2 ),
        .q_reg_LDC_i_5__0_0(\genblk1[10].r_dff_n_2 ),
        .q_reg_LDC_i_5__0_1(\genblk1[15].r_dff_n_2 ),
        .q_reg_LDC_i_5__0_2(\genblk1[16].r_dff_n_2 ),
        .q_reg_P_0(\genblk1[8].r_dff_n_1 ),
        .q_reg_P_1(\genblk1[8].r_dff_n_2 ),
        .q_reg_P_2(q_reg_P_11),
        .q_reg_P_3(\genblk1[8].r_dff_n_4 ),
        .q_reg_P_4(q_reg_P_23),
        .q_reg_P_5(rqIn[8]),
        .q_reg_inv(\genblk1[8].r_dff_n_8 ),
        .rqIn(rqIn[9]),
        .writeEnable0(writeEnable0));
  dffe_init_371 \genblk1[9].r_dff 
       (.CLK(CLK),
        .XAby(XAby[10:9]),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .md_result(md_result[5]),
        .q_i_3__22(q_reg_25),
        .q_i_3__22_0(q_reg_26),
        .q_reg_C_0(\genblk1[9].r_dff_n_0 ),
        .q_reg_C_1(q_reg_C_28),
        .q_reg_C_2(q_reg_C_40),
        .q_reg_C_3(\genblk1[8].r_dff_n_8 ),
        .q_reg_C_4(\genblk1[6].r_dff_n_2 ),
        .q_reg_C_5(\genblk1[10].r_dff_n_4 ),
        .q_reg_C_6(\genblk1[10].r_dff_n_0 ),
        .q_reg_P_0(q_reg_P_13),
        .q_reg_P_1(\genblk1[9].r_dff_n_2 ),
        .q_reg_P_2(rqIn[10]),
        .q_reg_P_3(q_reg_P_24),
        .q_reg_inv(\genblk1[9].r_dff_n_6 ),
        .rqIn(rqIn[9]),
        .writeEnable0(writeEnable0));
endmodule

module midi_monitor
   (midi_busy_reading,
    Q,
    D,
    CLK,
    E);
  output midi_busy_reading;
  output [23:0]Q;
  input [0:0]D;
  input CLK;
  input [0:0]E;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire bit_num;
  wire [4:0]bit_num_reg;
  wire busy_reading_i_1_n_0;
  wire busy_reading_i_2_n_0;
  wire down_reg;
  wire midi_busy_reading;
  wire [29:0]midi_message;
  wire \midi_message[0]_i_1_n_0 ;
  wire \midi_message[11]_i_1_n_0 ;
  wire \midi_message[12]_i_1_n_0 ;
  wire \midi_message[13]_i_1_n_0 ;
  wire \midi_message[14]_i_1_n_0 ;
  wire \midi_message[15]_i_1_n_0 ;
  wire \midi_message[16]_i_1_n_0 ;
  wire \midi_message[17]_i_1_n_0 ;
  wire \midi_message[18]_i_1_n_0 ;
  wire \midi_message[1]_i_1_n_0 ;
  wire \midi_message[22]_i_1_n_0 ;
  wire \midi_message[23]_i_1_n_0 ;
  wire \midi_message[24]_i_1_n_0 ;
  wire \midi_message[25]_i_1_n_0 ;
  wire \midi_message[26]_i_1_n_0 ;
  wire \midi_message[27]_i_1_n_0 ;
  wire \midi_message[28]_i_1_n_0 ;
  wire \midi_message[29]_i_1_n_0 ;
  wire \midi_message[2]_i_1_n_0 ;
  wire \midi_message[3]_i_1_n_0 ;
  wire \midi_message[4]_i_1_n_0 ;
  wire \midi_message[5]_i_1_n_0 ;
  wire \midi_message[6]_i_1_n_0 ;
  wire \midi_message[7]_i_1_n_0 ;
  wire [4:0]p_0_in__0;
  wire prev_midi_data;

  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bit_num[0]_i_1 
       (.I0(bit_num_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bit_num[1]_i_1 
       (.I0(bit_num_reg[0]),
        .I1(bit_num_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bit_num[2]_i_1 
       (.I0(bit_num_reg[0]),
        .I1(bit_num_reg[1]),
        .I2(bit_num_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bit_num[3]_i_1 
       (.I0(bit_num_reg[1]),
        .I1(bit_num_reg[0]),
        .I2(bit_num_reg[2]),
        .I3(bit_num_reg[3]),
        .O(p_0_in__0[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \bit_num[4]_i_1 
       (.I0(D),
        .I1(prev_midi_data),
        .I2(midi_busy_reading),
        .O(bit_num));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bit_num[4]_i_2 
       (.I0(bit_num_reg[2]),
        .I1(bit_num_reg[0]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[3]),
        .I4(bit_num_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \bit_num_reg[0] 
       (.C(down_reg),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(bit_num_reg[0]),
        .R(bit_num));
  FDRE #(
    .INIT(1'b1)) 
    \bit_num_reg[1] 
       (.C(down_reg),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(bit_num_reg[1]),
        .R(bit_num));
  FDRE #(
    .INIT(1'b1)) 
    \bit_num_reg[2] 
       (.C(down_reg),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(bit_num_reg[2]),
        .R(bit_num));
  FDRE #(
    .INIT(1'b1)) 
    \bit_num_reg[3] 
       (.C(down_reg),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(bit_num_reg[3]),
        .R(bit_num));
  FDRE #(
    .INIT(1'b1)) 
    \bit_num_reg[4] 
       (.C(down_reg),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(bit_num_reg[4]),
        .R(bit_num));
  LUT4 #(
    .INIT(16'h8B88)) 
    busy_reading_i_1
       (.I0(busy_reading_i_2_n_0),
        .I1(midi_busy_reading),
        .I2(D),
        .I3(prev_midi_data),
        .O(busy_reading_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    busy_reading_i_2
       (.I0(bit_num_reg[0]),
        .I1(bit_num_reg[1]),
        .I2(bit_num_reg[4]),
        .I3(bit_num_reg[3]),
        .I4(bit_num_reg[2]),
        .O(busy_reading_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    busy_reading_reg
       (.C(down_reg),
        .CE(1'b1),
        .D(busy_reading_i_1_n_0),
        .Q(midi_busy_reading),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[0] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[22]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[10] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[13]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[11] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[14]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[12] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[15]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[13] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[16]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[14] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[17]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[15] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[18]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[16] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[0]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[17] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[1]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[18] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[2]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[19] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[3]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[1] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[23]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[20] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[4]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[21] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[5]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[22] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[6]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[23] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[7]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[2] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[24]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[3] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[25]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[4] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[26]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[5] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[27]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[6] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[28]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[7] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[29]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[8] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[11]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \midi_bytes_reg_reg[9] 
       (.C(E),
        .CE(1'b1),
        .D(midi_message[12]),
        .Q(Q[9]),
        .R(1'b0));
  sys_counter midi_down
       (.CLK(down_reg),
        .down_reg_reg_0(CLK));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \midi_message[0]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \midi_message[11]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \midi_message[12]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \midi_message[13]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \midi_message[14]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \midi_message[15]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[1]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[2]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \midi_message[16]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[3]),
        .I5(bit_num_reg[4]),
        .O(\midi_message[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \midi_message[17]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[3]),
        .I5(bit_num_reg[4]),
        .O(\midi_message[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \midi_message[18]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[3]),
        .I5(bit_num_reg[4]),
        .O(\midi_message[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \midi_message[1]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \midi_message[22]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[3]),
        .I5(bit_num_reg[4]),
        .O(\midi_message[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \midi_message[23]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[1]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[2]),
        .I4(bit_num_reg[3]),
        .I5(bit_num_reg[4]),
        .O(\midi_message[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \midi_message[24]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \midi_message[25]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \midi_message[26]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \midi_message[27]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \midi_message[28]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \midi_message[29]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \midi_message[2]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \midi_message[3]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \midi_message[4]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \midi_message[5]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[1]),
        .I3(bit_num_reg[0]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \midi_message[6]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[2]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[1]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \midi_message[7]_i_1 
       (.I0(midi_busy_reading),
        .I1(bit_num_reg[1]),
        .I2(bit_num_reg[0]),
        .I3(bit_num_reg[2]),
        .I4(bit_num_reg[4]),
        .I5(bit_num_reg[3]),
        .O(\midi_message[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[0] 
       (.C(down_reg),
        .CE(\midi_message[0]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[11] 
       (.C(down_reg),
        .CE(\midi_message[11]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[12] 
       (.C(down_reg),
        .CE(\midi_message[12]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[13] 
       (.C(down_reg),
        .CE(\midi_message[13]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[14] 
       (.C(down_reg),
        .CE(\midi_message[14]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[15] 
       (.C(down_reg),
        .CE(\midi_message[15]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[16] 
       (.C(down_reg),
        .CE(\midi_message[16]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[17] 
       (.C(down_reg),
        .CE(\midi_message[17]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[18] 
       (.C(down_reg),
        .CE(\midi_message[18]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[1] 
       (.C(down_reg),
        .CE(\midi_message[1]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[22] 
       (.C(down_reg),
        .CE(\midi_message[22]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[23] 
       (.C(down_reg),
        .CE(\midi_message[23]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[24] 
       (.C(down_reg),
        .CE(\midi_message[24]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[25] 
       (.C(down_reg),
        .CE(\midi_message[25]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[26] 
       (.C(down_reg),
        .CE(\midi_message[26]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[27] 
       (.C(down_reg),
        .CE(\midi_message[27]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[28] 
       (.C(down_reg),
        .CE(\midi_message[28]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[29] 
       (.C(down_reg),
        .CE(\midi_message[29]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[2] 
       (.C(down_reg),
        .CE(\midi_message[2]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[3] 
       (.C(down_reg),
        .CE(\midi_message[3]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[4] 
       (.C(down_reg),
        .CE(\midi_message[4]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[5] 
       (.C(down_reg),
        .CE(\midi_message[5]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[6] 
       (.C(down_reg),
        .CE(\midi_message[6]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \midi_message_reg[7] 
       (.C(down_reg),
        .CE(\midi_message[7]_i_1_n_0 ),
        .D(D),
        .Q(midi_message[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    prev_midi_data_reg
       (.C(down_reg),
        .CE(1'b1),
        .D(D),
        .Q(prev_midi_data),
        .R(1'b0));
endmodule

module mult
   (mult_ready,
    CLK);
  output mult_ready;
  input CLK;

  wire CLK;
  wire mult_ready;

  counter multCounter
       (.CLK(CLK),
        .mult_ready(mult_ready));
endmodule

module multdiv
   (q_reg,
    q_reg_0,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_P,
    q_reg_C_3,
    q_reg_1,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_P_0,
    q_reg_P_1,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_P_2,
    q_reg_C_12,
    q_reg_P_3,
    q_reg_C_13,
    q_reg_P_4,
    q_reg_C_14,
    q_reg_P_5,
    q_reg_P_6,
    q_reg_P_7,
    q_reg_P_8,
    q_reg_C_15,
    q_reg_P_9,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_P_10,
    q_reg_C_19,
    q_reg_2,
    q_reg_C_20,
    q_reg_P_11,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_P_12,
    q_reg_C_28,
    q_reg_C_29,
    q_reg_C_30,
    q_reg_P_13,
    q_reg_P_14,
    q_reg_C_31,
    md_result,
    d0,
    CLK,
    ctrl_div,
    XAby,
    alu_inB,
    q_reg_P_15,
    q_reg_C_32,
    q_reg_P_16,
    q_reg_C_33,
    q_reg_P_17,
    q_reg_C_34,
    q_reg_P_18,
    q_reg_C_35,
    q_reg_P_19,
    q_reg_C_36,
    q_reg_P_20,
    q_reg_C_37,
    q_reg_P_21,
    q_reg_C_38,
    q_reg_P_22,
    q_reg_C_39,
    q_reg_P_23,
    q_reg_C_40,
    q_reg_P_24,
    q_reg_C_41,
    q_reg_P_25,
    q_reg_C_42,
    q_reg_P_26,
    q_reg_C_43,
    q_reg_P_27,
    q_reg_C_44,
    q_reg_P_28,
    q_reg_C_45,
    q_reg_P_29,
    q_reg_C_46,
    q_reg_P_30,
    q_reg_C_47,
    q_reg_P_31,
    q_reg_C_48,
    q_reg_P_32,
    q_reg_C_49,
    q_reg_P_33,
    q_reg_C_50,
    q_reg_P_34,
    q_reg_C_51,
    q_reg_P_35,
    q_reg_C_52,
    q_reg_P_36,
    q_reg_C_53,
    q_reg_P_37,
    q_reg_C_54,
    q_reg_P_38,
    q_reg_C_55,
    q_reg_P_39,
    q_reg_C_56,
    q_reg_P_40,
    q_reg_C_57,
    q_reg_P_41,
    q_reg_C_58,
    q_reg_P_42,
    q_reg_C_59,
    q_reg_P_43,
    q_reg_C_60,
    q_reg_P_44,
    q_reg_C_61,
    q_reg_P_45,
    q_reg_C_62,
    q_reg_P_46,
    q_reg_P_47,
    q_reg_C_63,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    ALUop);
  output q_reg;
  output q_reg_0;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_P;
  output q_reg_C_3;
  output [1:0]q_reg_1;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_P_0;
  output q_reg_P_1;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_P_2;
  output q_reg_C_12;
  output q_reg_P_3;
  output q_reg_C_13;
  output q_reg_P_4;
  output q_reg_C_14;
  output q_reg_P_5;
  output q_reg_P_6;
  output q_reg_P_7;
  output q_reg_P_8;
  output q_reg_C_15;
  output q_reg_P_9;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_P_10;
  output q_reg_C_19;
  output q_reg_2;
  output q_reg_C_20;
  output q_reg_P_11;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_P_12;
  output q_reg_C_28;
  output q_reg_C_29;
  output q_reg_C_30;
  output q_reg_P_13;
  output q_reg_P_14;
  output q_reg_C_31;
  output [10:0]md_result;
  output d0;
  input CLK;
  input ctrl_div;
  input [31:0]XAby;
  input [31:0]alu_inB;
  input q_reg_P_15;
  input q_reg_C_32;
  input q_reg_P_16;
  input q_reg_C_33;
  input q_reg_P_17;
  input q_reg_C_34;
  input q_reg_P_18;
  input q_reg_C_35;
  input q_reg_P_19;
  input q_reg_C_36;
  input q_reg_P_20;
  input q_reg_C_37;
  input q_reg_P_21;
  input q_reg_C_38;
  input q_reg_P_22;
  input q_reg_C_39;
  input q_reg_P_23;
  input q_reg_C_40;
  input q_reg_P_24;
  input q_reg_C_41;
  input q_reg_P_25;
  input q_reg_C_42;
  input q_reg_P_26;
  input q_reg_C_43;
  input q_reg_P_27;
  input q_reg_C_44;
  input q_reg_P_28;
  input q_reg_C_45;
  input q_reg_P_29;
  input q_reg_C_46;
  input q_reg_P_30;
  input q_reg_C_47;
  input q_reg_P_31;
  input q_reg_C_48;
  input q_reg_P_32;
  input q_reg_C_49;
  input q_reg_P_33;
  input q_reg_C_50;
  input q_reg_P_34;
  input q_reg_C_51;
  input q_reg_P_35;
  input q_reg_C_52;
  input q_reg_P_36;
  input q_reg_C_53;
  input q_reg_P_37;
  input q_reg_C_54;
  input q_reg_P_38;
  input q_reg_C_55;
  input q_reg_P_39;
  input q_reg_C_56;
  input q_reg_P_40;
  input q_reg_C_57;
  input q_reg_P_41;
  input q_reg_C_58;
  input q_reg_P_42;
  input q_reg_C_59;
  input q_reg_P_43;
  input q_reg_C_60;
  input q_reg_P_44;
  input q_reg_C_61;
  input q_reg_P_45;
  input q_reg_C_62;
  input q_reg_P_46;
  input q_reg_P_47;
  input q_reg_C_63;
  input q_reg_3;
  input [1:0]q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [1:0]ALUop;

  wire [1:0]ALUop;
  wire CLK;
  wire [31:0]XAby;
  wire [31:0]alu_inB;
  wire ctrl_div;
  wire d0;
  wire div_n_9;
  wire [10:0]md_result;
  wire mult_ready;
  wire opdff_n_1;
  wire q_reg;
  wire q_reg_0;
  wire [1:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [1:0]q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_59;
  wire q_reg_C_6;
  wire q_reg_C_60;
  wire q_reg_C_61;
  wire q_reg_C_62;
  wire q_reg_C_63;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_P;
  wire q_reg_P_0;
  wire q_reg_P_1;
  wire q_reg_P_10;
  wire q_reg_P_11;
  wire q_reg_P_12;
  wire q_reg_P_13;
  wire q_reg_P_14;
  wire q_reg_P_15;
  wire q_reg_P_16;
  wire q_reg_P_17;
  wire q_reg_P_18;
  wire q_reg_P_19;
  wire q_reg_P_2;
  wire q_reg_P_20;
  wire q_reg_P_21;
  wire q_reg_P_22;
  wire q_reg_P_23;
  wire q_reg_P_24;
  wire q_reg_P_25;
  wire q_reg_P_26;
  wire q_reg_P_27;
  wire q_reg_P_28;
  wire q_reg_P_29;
  wire q_reg_P_3;
  wire q_reg_P_30;
  wire q_reg_P_31;
  wire q_reg_P_32;
  wire q_reg_P_33;
  wire q_reg_P_34;
  wire q_reg_P_35;
  wire q_reg_P_36;
  wire q_reg_P_37;
  wire q_reg_P_38;
  wire q_reg_P_39;
  wire q_reg_P_4;
  wire q_reg_P_40;
  wire q_reg_P_41;
  wire q_reg_P_42;
  wire q_reg_P_43;
  wire q_reg_P_44;
  wire q_reg_P_45;
  wire q_reg_P_46;
  wire q_reg_P_47;
  wire q_reg_P_5;
  wire q_reg_P_6;
  wire q_reg_P_7;
  wire q_reg_P_8;
  wire q_reg_P_9;

  div div
       (.ALUop(ALUop),
        .CLK(CLK),
        .XAby(XAby),
        .alu_inB(alu_inB),
        .ctrl_div(ctrl_div),
        .d0(d0),
        .md_result(md_result),
        .mult_ready(mult_ready),
        .q_i_3__26(opdff_n_1),
        .q_reg(q_reg),
        .q_reg_0(q_reg_1),
        .q_reg_1(div_n_9),
        .q_reg_2(q_reg_2),
        .q_reg_3(q_reg_0),
        .q_reg_4(q_reg_4),
        .q_reg_5(q_reg_5),
        .q_reg_6(q_reg_6),
        .q_reg_C(q_reg_C),
        .q_reg_C_0(q_reg_C_0),
        .q_reg_C_1(q_reg_C_1),
        .q_reg_C_10(q_reg_C_10),
        .q_reg_C_11(q_reg_C_11),
        .q_reg_C_12(q_reg_C_12),
        .q_reg_C_13(q_reg_C_13),
        .q_reg_C_14(q_reg_C_14),
        .q_reg_C_15(q_reg_C_15),
        .q_reg_C_16(q_reg_C_16),
        .q_reg_C_17(q_reg_C_17),
        .q_reg_C_18(q_reg_C_18),
        .q_reg_C_19(q_reg_C_19),
        .q_reg_C_2(q_reg_C_2),
        .q_reg_C_20(q_reg_C_20),
        .q_reg_C_21(q_reg_C_21),
        .q_reg_C_22(q_reg_C_22),
        .q_reg_C_23(q_reg_C_23),
        .q_reg_C_24(q_reg_C_24),
        .q_reg_C_25(q_reg_C_25),
        .q_reg_C_26(q_reg_C_26),
        .q_reg_C_27(q_reg_C_27),
        .q_reg_C_28(q_reg_C_28),
        .q_reg_C_29(q_reg_C_29),
        .q_reg_C_3(q_reg_C_3),
        .q_reg_C_30(q_reg_C_30),
        .q_reg_C_31(q_reg_C_31),
        .q_reg_C_32(q_reg_C_32),
        .q_reg_C_33(q_reg_C_33),
        .q_reg_C_34(q_reg_C_34),
        .q_reg_C_35(q_reg_C_35),
        .q_reg_C_36(q_reg_C_36),
        .q_reg_C_37(q_reg_C_37),
        .q_reg_C_38(q_reg_C_38),
        .q_reg_C_39(q_reg_C_39),
        .q_reg_C_4(q_reg_C_4),
        .q_reg_C_40(q_reg_C_40),
        .q_reg_C_41(q_reg_C_41),
        .q_reg_C_42(q_reg_C_42),
        .q_reg_C_43(q_reg_C_43),
        .q_reg_C_44(q_reg_C_44),
        .q_reg_C_45(q_reg_C_45),
        .q_reg_C_46(q_reg_C_46),
        .q_reg_C_47(q_reg_C_47),
        .q_reg_C_48(q_reg_C_48),
        .q_reg_C_49(q_reg_C_49),
        .q_reg_C_5(q_reg_C_5),
        .q_reg_C_50(q_reg_C_50),
        .q_reg_C_51(q_reg_C_51),
        .q_reg_C_52(q_reg_C_52),
        .q_reg_C_53(q_reg_C_53),
        .q_reg_C_54(q_reg_C_54),
        .q_reg_C_55(q_reg_C_55),
        .q_reg_C_56(q_reg_C_56),
        .q_reg_C_57(q_reg_C_57),
        .q_reg_C_58(q_reg_C_58),
        .q_reg_C_59(q_reg_C_59),
        .q_reg_C_6(q_reg_C_6),
        .q_reg_C_60(q_reg_C_60),
        .q_reg_C_61(q_reg_C_61),
        .q_reg_C_62(q_reg_C_62),
        .q_reg_C_63(q_reg_C_63),
        .q_reg_C_7(q_reg_C_7),
        .q_reg_C_8(q_reg_C_8),
        .q_reg_C_9(q_reg_C_9),
        .q_reg_P(q_reg_P),
        .q_reg_P_0(q_reg_P_0),
        .q_reg_P_1(q_reg_P_1),
        .q_reg_P_10(q_reg_P_10),
        .q_reg_P_11(q_reg_P_11),
        .q_reg_P_12(q_reg_P_12),
        .q_reg_P_13(q_reg_P_13),
        .q_reg_P_14(q_reg_P_14),
        .q_reg_P_15(q_reg_P_15),
        .q_reg_P_16(q_reg_P_16),
        .q_reg_P_17(q_reg_P_17),
        .q_reg_P_18(q_reg_P_18),
        .q_reg_P_19(q_reg_P_19),
        .q_reg_P_2(q_reg_P_2),
        .q_reg_P_20(q_reg_P_20),
        .q_reg_P_21(q_reg_P_21),
        .q_reg_P_22(q_reg_P_22),
        .q_reg_P_23(q_reg_P_23),
        .q_reg_P_24(q_reg_P_24),
        .q_reg_P_25(q_reg_P_25),
        .q_reg_P_26(q_reg_P_26),
        .q_reg_P_27(q_reg_P_27),
        .q_reg_P_28(q_reg_P_28),
        .q_reg_P_29(q_reg_P_29),
        .q_reg_P_3(q_reg_P_3),
        .q_reg_P_30(q_reg_P_30),
        .q_reg_P_31(q_reg_P_31),
        .q_reg_P_32(q_reg_P_32),
        .q_reg_P_33(q_reg_P_33),
        .q_reg_P_34(q_reg_P_34),
        .q_reg_P_35(q_reg_P_35),
        .q_reg_P_36(q_reg_P_36),
        .q_reg_P_37(q_reg_P_37),
        .q_reg_P_38(q_reg_P_38),
        .q_reg_P_39(q_reg_P_39),
        .q_reg_P_4(q_reg_P_4),
        .q_reg_P_40(q_reg_P_40),
        .q_reg_P_41(q_reg_P_41),
        .q_reg_P_42(q_reg_P_42),
        .q_reg_P_43(q_reg_P_43),
        .q_reg_P_44(q_reg_P_44),
        .q_reg_P_45(q_reg_P_45),
        .q_reg_P_46(q_reg_P_46),
        .q_reg_P_47(q_reg_P_47),
        .q_reg_P_5(q_reg_P_5),
        .q_reg_P_6(q_reg_P_6),
        .q_reg_P_7(q_reg_P_7),
        .q_reg_P_8(q_reg_P_8),
        .q_reg_P_9(q_reg_P_9));
  mult mult
       (.CLK(CLK),
        .mult_ready(mult_ready));
  dffe_ref_263 opdff
       (.CLK(CLK),
        .q_i_4__8(div_n_9),
        .q_reg_0(q_reg_0),
        .q_reg_1(opdff_n_1),
        .q_reg_2(q_reg_3));
endmodule

module processor
   (instAddr,
    reset,
    q_reg,
    WEA,
    rData,
    E,
    q_reg_0,
    q_reg_1,
    readRegAOneHot,
    D,
    q_reg_2,
    dataIn,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    en,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_i_9__17,
    q_i_9__18,
    q_i_9__19,
    q_i_9__20,
    q_i_9__21,
    q_i_9__22,
    q_i_9__23,
    q_i_9__24,
    q_i_9__25,
    q_i_9__26,
    q_i_9__27,
    q_i_9__28,
    q_i_9__29,
    q_i_9__30,
    q_i_9__31,
    q_i_9__32,
    q_i_9__33,
    q_i_9__34,
    q_i_9__35,
    q_i_9__36,
    q_i_9__37,
    q_i_9__38,
    q_i_9__39,
    q_i_9__40,
    q_i_9__41,
    q_i_9__42,
    q_i_9__43,
    q_i_9__44,
    q_i_9__45,
    q_i_9__46,
    q_i_9__47,
    q_i_9__48,
    q_i_10__14,
    q_i_10__15,
    q_i_10__16,
    q_i_10__17,
    q_i_10__18,
    q_i_10__19,
    q_i_10__20,
    q_i_10__21,
    q_i_10__22,
    q_i_10__23,
    q_i_10__24,
    q_i_10__25,
    q_i_10__26,
    q_i_10__27,
    q_i_10__28,
    q_i_10__29,
    q_i_10__30,
    q_i_10__31,
    q_i_10__32,
    q_i_10__33,
    q_i_10__34,
    q_i_10__35,
    q_i_10__36,
    q_i_10__37,
    q_i_10__38,
    q_i_10__39,
    q_i_10__40,
    q_i_10__41,
    q_i_10__42,
    q_i_10__43,
    q_i_10__44,
    q_i_10__45,
    CLK,
    q_reg_14,
    clk0,
    q_reg_15,
    dataOut,
    Q,
    q_reg_16,
    CPU_RESETN_IBUF);
  output [11:0]instAddr;
  output reset;
  output [11:0]q_reg;
  output [0:0]WEA;
  output [31:0]rData;
  output [0:0]E;
  output q_reg_0;
  output q_reg_1;
  output [5:0]readRegAOneHot;
  output [31:0]D;
  output [3:0]q_reg_2;
  output [31:0]dataIn;
  output [0:0]q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output en;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_i_9__17;
  output q_i_9__18;
  output q_i_9__19;
  output q_i_9__20;
  output q_i_9__21;
  output q_i_9__22;
  output q_i_9__23;
  output q_i_9__24;
  output q_i_9__25;
  output q_i_9__26;
  output q_i_9__27;
  output q_i_9__28;
  output q_i_9__29;
  output q_i_9__30;
  output q_i_9__31;
  output q_i_9__32;
  output q_i_9__33;
  output q_i_9__34;
  output q_i_9__35;
  output q_i_9__36;
  output q_i_9__37;
  output q_i_9__38;
  output q_i_9__39;
  output q_i_9__40;
  output q_i_9__41;
  output q_i_9__42;
  output q_i_9__43;
  output q_i_9__44;
  output q_i_9__45;
  output q_i_9__46;
  output q_i_9__47;
  output q_i_9__48;
  output q_i_10__14;
  output q_i_10__15;
  output q_i_10__16;
  output q_i_10__17;
  output q_i_10__18;
  output q_i_10__19;
  output q_i_10__20;
  output q_i_10__21;
  output q_i_10__22;
  output q_i_10__23;
  output q_i_10__24;
  output q_i_10__25;
  output q_i_10__26;
  output q_i_10__27;
  output q_i_10__28;
  output q_i_10__29;
  output q_i_10__30;
  output q_i_10__31;
  output q_i_10__32;
  output q_i_10__33;
  output q_i_10__34;
  output q_i_10__35;
  output q_i_10__36;
  output q_i_10__37;
  output q_i_10__38;
  output q_i_10__39;
  output q_i_10__40;
  output q_i_10__41;
  output q_i_10__42;
  output q_i_10__43;
  output q_i_10__44;
  output q_i_10__45;
  input CLK;
  input [12:0]q_reg_14;
  input clk0;
  input [63:0]q_reg_15;
  input [31:0]dataOut;
  input [31:0]Q;
  input [23:0]q_reg_16;
  input CPU_RESETN_IBUF;

  wire [1:0]ALUop;
  wire CLK;
  wire CPU_RESETN_IBUF;
  wire [31:0]D;
  wire [152:22]DXIR;
  wire [153:0]DXIRin;
  wire DXIRlatch_n_114;
  wire DXIRlatch_n_179;
  wire DXIRlatch_n_180;
  wire DXIRlatch_n_181;
  wire DXIRlatch_n_188;
  wire DXIRlatch_n_189;
  wire DXIRlatch_n_190;
  wire DXIRlatch_n_191;
  wire DXIRlatch_n_192;
  wire DXIRlatch_n_193;
  wire DXIRlatch_n_194;
  wire DXIRlatch_n_195;
  wire DXIRlatch_n_196;
  wire DXIRlatch_n_197;
  wire DXIRlatch_n_198;
  wire DXIRlatch_n_199;
  wire DXIRlatch_n_200;
  wire DXIRlatch_n_201;
  wire DXIRlatch_n_202;
  wire DXIRlatch_n_203;
  wire DXIRlatch_n_204;
  wire DXIRlatch_n_205;
  wire DXIRlatch_n_206;
  wire DXIRlatch_n_207;
  wire DXIRlatch_n_208;
  wire DXIRlatch_n_209;
  wire DXIRlatch_n_210;
  wire DXIRlatch_n_211;
  wire DXIRlatch_n_212;
  wire DXIRlatch_n_213;
  wire DXIRlatch_n_214;
  wire DXIRlatch_n_215;
  wire DXIRlatch_n_216;
  wire DXIRlatch_n_218;
  wire DXIRlatch_n_219;
  wire DXIRlatch_n_220;
  wire DXIRlatch_n_221;
  wire DXIRlatch_n_222;
  wire DXIRlatch_n_223;
  wire DXIRlatch_n_224;
  wire DXIRlatch_n_225;
  wire DXIRlatch_n_226;
  wire DXIRlatch_n_227;
  wire DXIRlatch_n_228;
  wire DXIRlatch_n_229;
  wire DXIRlatch_n_230;
  wire DXIRlatch_n_231;
  wire DXIRlatch_n_232;
  wire DXIRlatch_n_233;
  wire DXIRlatch_n_234;
  wire DXIRlatch_n_235;
  wire DXIRlatch_n_236;
  wire DXIRlatch_n_237;
  wire DXIRlatch_n_238;
  wire DXIRlatch_n_239;
  wire DXIRlatch_n_240;
  wire DXIRlatch_n_241;
  wire DXIRlatch_n_242;
  wire DXIRlatch_n_243;
  wire DXIRlatch_n_244;
  wire DXIRlatch_n_245;
  wire DXIRlatch_n_246;
  wire DXIRlatch_n_247;
  wire DXIRlatch_n_248;
  wire DXIRlatch_n_249;
  wire DXIRlatch_n_250;
  wire DXIRlatch_n_251;
  wire DXIRlatch_n_252;
  wire DXIRlatch_n_253;
  wire DXIRlatch_n_254;
  wire DXIRlatch_n_255;
  wire DXIRlatch_n_256;
  wire DXIRlatch_n_257;
  wire DXIRlatch_n_258;
  wire DXIRlatch_n_259;
  wire DXIRlatch_n_260;
  wire DXIRlatch_n_261;
  wire DXIRlatch_n_262;
  wire DXIRlatch_n_263;
  wire DXIRlatch_n_264;
  wire DXIRlatch_n_265;
  wire DXIRlatch_n_266;
  wire DXIRlatch_n_267;
  wire DXIRlatch_n_268;
  wire DXIRlatch_n_269;
  wire DXIRlatch_n_270;
  wire DXIRlatch_n_271;
  wire DXIRlatch_n_272;
  wire DXIRlatch_n_273;
  wire DXIRlatch_n_274;
  wire DXIRlatch_n_275;
  wire DXIRlatch_n_276;
  wire DXIRlatch_n_277;
  wire DXIRlatch_n_278;
  wire DXIRlatch_n_279;
  wire DXIRlatch_n_280;
  wire DXIRlatch_n_281;
  wire DXIRlatch_n_282;
  wire DXIRlatch_n_283;
  wire DXIRlatch_n_284;
  wire DXIRlatch_n_285;
  wire DXIRlatch_n_45;
  wire DXIRlatch_n_46;
  wire DXIRlatch_n_49;
  wire [0:0]E;
  wire [31:14]FDIR;
  wire [63:32]FDIRin;
  wire FDIRlatch_n_0;
  wire FDIRlatch_n_62;
  wire FDIRlatch_n_73;
  wire [26:22]MWIR;
  wire MWIRlatch_n_36;
  wire [97:96]Minsn;
  wire [31:0]Mresult;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [31:0]XAby;
  wire [31:0]XBby;
  wire [98:22]XMIR;
  wire [63:32]XMIRin;
  wire [13:13]Xctrlbus;
  wire [31:0]alu_inB;
  wire alu_n_0;
  wire alu_n_11;
  wire alu_n_12;
  wire alu_n_13;
  wire alu_n_14;
  wire alu_n_15;
  wire alu_n_16;
  wire alu_n_17;
  wire alu_n_18;
  wire alu_n_19;
  wire alu_n_20;
  wire alu_n_21;
  wire alu_n_22;
  wire alu_n_23;
  wire alu_n_24;
  wire alu_n_25;
  wire alu_n_26;
  wire alu_n_27;
  wire alu_n_28;
  wire alu_n_29;
  wire alu_n_3;
  wire alu_n_30;
  wire alu_n_31;
  wire alu_n_32;
  wire alu_n_33;
  wire alu_n_34;
  wire alu_n_35;
  wire alu_n_36;
  wire alu_n_37;
  wire alu_n_38;
  wire alu_n_39;
  wire alu_n_4;
  wire alu_n_40;
  wire alu_n_41;
  wire alu_n_42;
  wire alu_n_43;
  wire alu_n_44;
  wire alu_n_45;
  wire alu_n_46;
  wire alu_n_47;
  wire alu_n_48;
  wire alu_n_49;
  wire alu_n_5;
  wire alu_n_50;
  wire alu_n_51;
  wire alu_n_52;
  wire alu_n_53;
  wire alu_n_54;
  wire alu_n_6;
  wire alu_n_7;
  wire alu_n_8;
  wire [17:16]alu_result;
  wire clk0;
  wire ctrl_div;
  wire d;
  wire [31:0]dataIn;
  wire [31:0]dataOut;
  wire div_pulsed;
  wire en;
  wire [11:0]instAddr;
  wire [25:3]md_result;
  wire [31:12]memAddr;
  wire [4:0]modified_rd;
  wire \multdiv/operation ;
  wire pc_n_11;
  wire pc_n_45;
  wire pc_n_46;
  wire pc_n_47;
  wire pc_n_48;
  wire pc_n_49;
  wire pc_n_50;
  wire pc_n_51;
  wire pc_n_52;
  wire pc_n_53;
  wire pc_n_54;
  wire pc_n_55;
  wire pc_n_56;
  wire pc_n_57;
  wire pc_n_58;
  wire pc_n_59;
  wire pc_n_60;
  wire pc_n_61;
  wire pc_n_62;
  wire pc_n_63;
  wire pc_n_64;
  wire pc_n_65;
  wire pc_n_66;
  wire pc_n_67;
  wire pc_n_68;
  wire pc_n_69;
  wire pc_n_70;
  wire pc_n_71;
  wire pc_n_72;
  wire pc_n_73;
  wire pc_n_74;
  wire pc_n_75;
  wire pc_n_76;
  wire pc_n_77;
  wire pc_n_78;
  wire q_i_10__14;
  wire q_i_10__15;
  wire q_i_10__16;
  wire q_i_10__17;
  wire q_i_10__18;
  wire q_i_10__19;
  wire q_i_10__20;
  wire q_i_10__21;
  wire q_i_10__22;
  wire q_i_10__23;
  wire q_i_10__24;
  wire q_i_10__25;
  wire q_i_10__26;
  wire q_i_10__27;
  wire q_i_10__28;
  wire q_i_10__29;
  wire q_i_10__30;
  wire q_i_10__31;
  wire q_i_10__32;
  wire q_i_10__33;
  wire q_i_10__34;
  wire q_i_10__35;
  wire q_i_10__36;
  wire q_i_10__37;
  wire q_i_10__38;
  wire q_i_10__39;
  wire q_i_10__40;
  wire q_i_10__41;
  wire q_i_10__42;
  wire q_i_10__43;
  wire q_i_10__44;
  wire q_i_10__45;
  wire q_i_9__17;
  wire q_i_9__18;
  wire q_i_9__19;
  wire q_i_9__20;
  wire q_i_9__21;
  wire q_i_9__22;
  wire q_i_9__23;
  wire q_i_9__24;
  wire q_i_9__25;
  wire q_i_9__26;
  wire q_i_9__27;
  wire q_i_9__28;
  wire q_i_9__29;
  wire q_i_9__30;
  wire q_i_9__31;
  wire q_i_9__32;
  wire q_i_9__33;
  wire q_i_9__34;
  wire q_i_9__35;
  wire q_i_9__36;
  wire q_i_9__37;
  wire q_i_9__38;
  wire q_i_9__39;
  wire q_i_9__40;
  wire q_i_9__41;
  wire q_i_9__42;
  wire q_i_9__43;
  wire q_i_9__44;
  wire q_i_9__45;
  wire q_i_9__46;
  wire q_i_9__47;
  wire q_i_9__48;
  wire [11:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire [12:0]q_reg_14;
  wire [63:0]q_reg_15;
  wire [23:0]q_reg_16;
  wire [3:0]q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire [5:0]readRegAOneHot;
  wire reset;
  wire rwe;

  register__parameterized1 DXIRlatch
       (.ALUop(ALUop),
        .CPU_RESETN(reset),
        .CPU_RESETN_IBUF(CPU_RESETN_IBUF),
        .D(D),
        .DXIRin({DXIRin[153:150],DXIRin[147:146],DXIRin[144:143],DXIRin[141:139],DXIRin[134:132],DXIRin[130:129],DXIRin[63:32],DXIRin[30],DXIRin[28:27],DXIRin[22],DXIRin[13],DXIRin[1:0]}),
        .E(E),
        .FDIR({FDIR[31],FDIR[29],FDIR[26],FDIR[21],FDIR[17],FDIR[14]}),
        .MWIR({MWIR[26],MWIR[24],MWIR[22]}),
        .XAby(XAby),
        .XBby(XBby),
        .XMIR({XMIR[98],XMIR[26],XMIR[24],XMIR[22]}),
        .XMIRin(XMIRin),
        .Xctrlbus(Xctrlbus),
        .alu_inB(alu_inB),
        .clk0(clk0),
        .ctrl_div(ctrl_div),
        .d(d),
        .div_pulsed(div_pulsed),
        .md_result({md_result[25:23],md_result[20:19],md_result[9:8],md_result[6:3]}),
        .memAddr(memAddr),
        .modified_rd({modified_rd[4:3],modified_rd[0]}),
        .operation(\multdiv/operation ),
        .q_i_2__129(alu_n_20),
        .q_reg({DXIR[152],DXIR[147],DXIR[144:143],DXIR[139],DXIR[132],DXIR[130:129],DXIR[25],DXIR[22]}),
        .q_reg_0(DXIRlatch_n_45),
        .q_reg_1(DXIRlatch_n_46),
        .q_reg_10(DXIRlatch_n_189),
        .q_reg_100(pc_n_61),
        .q_reg_101(pc_n_64),
        .q_reg_102(pc_n_55),
        .q_reg_103(FDIRlatch_n_62),
        .q_reg_104(pc_n_11),
        .q_reg_105(pc_n_46),
        .q_reg_106(pc_n_54),
        .q_reg_107(instAddr[0]),
        .q_reg_108(instAddr[1]),
        .q_reg_109(pc_n_67),
        .q_reg_11(DXIRlatch_n_190),
        .q_reg_110(pc_n_58),
        .q_reg_111(rData[0]),
        .q_reg_112(q_reg[0]),
        .q_reg_113(rData[1]),
        .q_reg_114(q_reg[1]),
        .q_reg_115(rData[2]),
        .q_reg_116(q_reg[2]),
        .q_reg_117(rData[3]),
        .q_reg_118(q_reg[3]),
        .q_reg_119(rData[4]),
        .q_reg_12(DXIRlatch_n_191),
        .q_reg_120(q_reg[4]),
        .q_reg_121(rData[5]),
        .q_reg_122(q_reg[5]),
        .q_reg_123(rData[6]),
        .q_reg_124(q_reg[6]),
        .q_reg_125(rData[7]),
        .q_reg_126(q_reg[7]),
        .q_reg_127(rData[8]),
        .q_reg_128(q_reg[8]),
        .q_reg_129(rData[9]),
        .q_reg_13(DXIRlatch_n_192),
        .q_reg_130(q_reg[9]),
        .q_reg_131(rData[10]),
        .q_reg_132(q_reg[10]),
        .q_reg_133(rData[11]),
        .q_reg_134(q_reg[11]),
        .q_reg_135(rData[12]),
        .q_reg_136(rData[13]),
        .q_reg_137(rData[14]),
        .q_reg_138(rData[15]),
        .q_reg_139(rData[16]),
        .q_reg_14(DXIRlatch_n_193),
        .q_reg_140(rData[17]),
        .q_reg_141(rData[18]),
        .q_reg_142(rData[19]),
        .q_reg_143(rData[20]),
        .q_reg_144(rData[21]),
        .q_reg_145(rData[22]),
        .q_reg_146(rData[23]),
        .q_reg_147(rData[24]),
        .q_reg_148(rData[25]),
        .q_reg_149(rData[26]),
        .q_reg_15(DXIRlatch_n_194),
        .q_reg_150(rData[27]),
        .q_reg_151(rData[28]),
        .q_reg_152(rData[29]),
        .q_reg_153(rData[30]),
        .q_reg_154(rData[31]),
        .q_reg_155(pc_n_76),
        .q_reg_156(pc_n_68),
        .q_reg_157(pc_n_74),
        .q_reg_158(pc_n_71),
        .q_reg_159(instAddr[9]),
        .q_reg_16(DXIRlatch_n_195),
        .q_reg_160(pc_n_53),
        .q_reg_161(alu_n_51),
        .q_reg_162(alu_n_16),
        .q_reg_163(alu_n_54),
        .q_reg_164(pc_n_73),
        .q_reg_165(alu_n_18),
        .q_reg_166(alu_n_26),
        .q_reg_167(alu_n_31),
        .q_reg_168(alu_n_14),
        .q_reg_169(alu_n_39),
        .q_reg_17(DXIRlatch_n_196),
        .q_reg_170(alu_n_47),
        .q_reg_171(alu_n_12),
        .q_reg_172(alu_n_24),
        .q_reg_173(alu_n_37),
        .q_reg_174(alu_n_45),
        .q_reg_175(alu_n_22),
        .q_reg_176(alu_n_43),
        .q_reg_177(alu_n_33),
        .q_reg_178(alu_n_41),
        .q_reg_179(alu_n_11),
        .q_reg_18(DXIRlatch_n_197),
        .q_reg_19(DXIRlatch_n_198),
        .q_reg_2(q_reg_0),
        .q_reg_20(DXIRlatch_n_199),
        .q_reg_21(DXIRlatch_n_200),
        .q_reg_22(DXIRlatch_n_201),
        .q_reg_23(DXIRlatch_n_202),
        .q_reg_24(DXIRlatch_n_203),
        .q_reg_25(DXIRlatch_n_204),
        .q_reg_26(DXIRlatch_n_205),
        .q_reg_27(DXIRlatch_n_206),
        .q_reg_28(DXIRlatch_n_207),
        .q_reg_29(DXIRlatch_n_208),
        .q_reg_3(q_reg_1),
        .q_reg_30(DXIRlatch_n_209),
        .q_reg_31(DXIRlatch_n_210),
        .q_reg_32(DXIRlatch_n_211),
        .q_reg_33(DXIRlatch_n_212),
        .q_reg_34(DXIRlatch_n_213),
        .q_reg_35(DXIRlatch_n_214),
        .q_reg_36(DXIRlatch_n_215),
        .q_reg_37(DXIRlatch_n_216),
        .q_reg_38(DXIRlatch_n_218),
        .q_reg_39(DXIRlatch_n_219),
        .q_reg_4(DXIRlatch_n_49),
        .q_reg_40(DXIRlatch_n_220),
        .q_reg_41(DXIRlatch_n_221),
        .q_reg_42(DXIRlatch_n_222),
        .q_reg_43(DXIRlatch_n_233),
        .q_reg_44(DXIRlatch_n_234),
        .q_reg_45(DXIRlatch_n_241),
        .q_reg_46(DXIRlatch_n_242),
        .q_reg_47(DXIRlatch_n_243),
        .q_reg_48(DXIRlatch_n_244),
        .q_reg_49(DXIRlatch_n_245),
        .q_reg_5(DXIRlatch_n_114),
        .q_reg_50(DXIRlatch_n_246),
        .q_reg_51(DXIRlatch_n_247),
        .q_reg_52(DXIRlatch_n_248),
        .q_reg_53(DXIRlatch_n_249),
        .q_reg_54(DXIRlatch_n_250),
        .q_reg_55(DXIRlatch_n_251),
        .q_reg_56(DXIRlatch_n_252),
        .q_reg_57(DXIRlatch_n_253),
        .q_reg_58(DXIRlatch_n_254),
        .q_reg_59(DXIRlatch_n_255),
        .q_reg_6(DXIRlatch_n_179),
        .q_reg_60(DXIRlatch_n_256),
        .q_reg_61(DXIRlatch_n_261),
        .q_reg_62(DXIRlatch_n_262),
        .q_reg_63(DXIRlatch_n_263),
        .q_reg_64(DXIRlatch_n_264),
        .q_reg_65(DXIRlatch_n_265),
        .q_reg_66(DXIRlatch_n_266),
        .q_reg_67(DXIRlatch_n_273),
        .q_reg_68(DXIRlatch_n_274),
        .q_reg_69(DXIRlatch_n_279),
        .q_reg_7(DXIRlatch_n_180),
        .q_reg_70(DXIRlatch_n_280),
        .q_reg_71(DXIRlatch_n_281),
        .q_reg_72(DXIRlatch_n_282),
        .q_reg_73(DXIRlatch_n_283),
        .q_reg_74(DXIRlatch_n_284),
        .q_reg_75(DXIRlatch_n_285),
        .q_reg_76(q_reg_15),
        .q_reg_77(FDIRlatch_n_73),
        .q_reg_78(pc_n_78),
        .q_reg_79(alu_result),
        .q_reg_8(DXIRlatch_n_181),
        .q_reg_80(pc_n_50),
        .q_reg_81(pc_n_49),
        .q_reg_82(pc_n_48),
        .q_reg_83(pc_n_45),
        .q_reg_84(pc_n_47),
        .q_reg_85(pc_n_77),
        .q_reg_86(pc_n_56),
        .q_reg_87(pc_n_62),
        .q_reg_88(pc_n_63),
        .q_reg_89(pc_n_59),
        .q_reg_9(DXIRlatch_n_188),
        .q_reg_90(pc_n_65),
        .q_reg_91(pc_n_66),
        .q_reg_92(pc_n_52),
        .q_reg_93(pc_n_60),
        .q_reg_94(pc_n_51),
        .q_reg_95(pc_n_75),
        .q_reg_96(pc_n_69),
        .q_reg_97(pc_n_57),
        .q_reg_98(pc_n_72),
        .q_reg_99(pc_n_70),
        .q_reg_C(DXIRlatch_n_223),
        .q_reg_C_0(DXIRlatch_n_224),
        .q_reg_C_1(DXIRlatch_n_225),
        .q_reg_C_10(DXIRlatch_n_236),
        .q_reg_C_11(DXIRlatch_n_237),
        .q_reg_C_12(DXIRlatch_n_238),
        .q_reg_C_13(DXIRlatch_n_239),
        .q_reg_C_14(DXIRlatch_n_240),
        .q_reg_C_15(DXIRlatch_n_257),
        .q_reg_C_16(DXIRlatch_n_258),
        .q_reg_C_17(DXIRlatch_n_259),
        .q_reg_C_18(DXIRlatch_n_260),
        .q_reg_C_19(DXIRlatch_n_267),
        .q_reg_C_2(DXIRlatch_n_226),
        .q_reg_C_20(DXIRlatch_n_268),
        .q_reg_C_21(DXIRlatch_n_269),
        .q_reg_C_22(DXIRlatch_n_270),
        .q_reg_C_23(DXIRlatch_n_271),
        .q_reg_C_24(DXIRlatch_n_272),
        .q_reg_C_25(DXIRlatch_n_275),
        .q_reg_C_26(DXIRlatch_n_276),
        .q_reg_C_27(DXIRlatch_n_277),
        .q_reg_C_28(DXIRlatch_n_278),
        .q_reg_C_29(alu_n_17),
        .q_reg_C_3(DXIRlatch_n_227),
        .q_reg_C_30(alu_n_3),
        .q_reg_C_31(alu_n_4),
        .q_reg_C_32(alu_n_5),
        .q_reg_C_33(alu_n_13),
        .q_reg_C_34(alu_n_6),
        .q_reg_C_35(alu_n_7),
        .q_reg_C_36(alu_n_8),
        .q_reg_C_37(alu_n_15),
        .q_reg_C_38(alu_n_19),
        .q_reg_C_39(alu_n_21),
        .q_reg_C_4(DXIRlatch_n_228),
        .q_reg_C_40(alu_n_23),
        .q_reg_C_41(alu_n_25),
        .q_reg_C_42(alu_n_27),
        .q_reg_C_43(alu_n_28),
        .q_reg_C_44(alu_n_29),
        .q_reg_C_45(alu_n_30),
        .q_reg_C_46(alu_n_32),
        .q_reg_C_47(alu_n_34),
        .q_reg_C_48(alu_n_35),
        .q_reg_C_49(alu_n_36),
        .q_reg_C_5(DXIRlatch_n_229),
        .q_reg_C_50(alu_n_38),
        .q_reg_C_51(alu_n_40),
        .q_reg_C_52(alu_n_42),
        .q_reg_C_53(alu_n_44),
        .q_reg_C_54(alu_n_46),
        .q_reg_C_55(alu_n_48),
        .q_reg_C_56(alu_n_49),
        .q_reg_C_57(alu_n_50),
        .q_reg_C_58(alu_n_52),
        .q_reg_C_6(DXIRlatch_n_230),
        .q_reg_C_7(DXIRlatch_n_231),
        .q_reg_C_8(DXIRlatch_n_232),
        .q_reg_C_9(DXIRlatch_n_235),
        .q_reg_P(alu_n_0),
        .q_reg_P_0(alu_n_53),
        .rwe(rwe));
  register__parameterized0 FDIRlatch
       (.DXIRin({DXIRin[153:150],DXIRin[147:146],DXIRin[144:143],DXIRin[141:139],DXIRin[134:132],DXIRin[130:129],DXIRin[63:32],DXIRin[30],DXIRin[28:27],DXIRin[22],DXIRin[13],DXIRin[1:0]}),
        .FDIRin(FDIRin),
        .clk0(clk0),
        .q_i_10__14(q_i_10__14),
        .q_i_10__15(q_i_10__15),
        .q_i_10__16(q_i_10__16),
        .q_i_10__17(q_i_10__17),
        .q_i_10__18(q_i_10__18),
        .q_i_10__19(q_i_10__19),
        .q_i_10__20(q_i_10__20),
        .q_i_10__21(q_i_10__21),
        .q_i_10__22(q_i_10__22),
        .q_i_10__23(q_i_10__23),
        .q_i_10__24(q_i_10__24),
        .q_i_10__25(q_i_10__25),
        .q_i_10__26(q_i_10__26),
        .q_i_10__27(q_i_10__27),
        .q_i_10__28(q_i_10__28),
        .q_i_10__29(q_i_10__29),
        .q_i_10__30(q_i_10__30),
        .q_i_10__31(q_i_10__31),
        .q_i_10__32(q_i_10__32),
        .q_i_10__33(q_i_10__33),
        .q_i_10__34(q_i_10__34),
        .q_i_10__35(q_i_10__35),
        .q_i_10__36(q_i_10__36),
        .q_i_10__37(q_i_10__37),
        .q_i_10__38(q_i_10__38),
        .q_i_10__39(q_i_10__39),
        .q_i_10__40(q_i_10__40),
        .q_i_10__41(q_i_10__41),
        .q_i_10__42(q_i_10__42),
        .q_i_10__43(q_i_10__43),
        .q_i_10__44(q_i_10__44),
        .q_i_10__45(q_i_10__45),
        .q_i_4__45(DXIRlatch_n_180),
        .q_i_6__30(DXIRlatch_n_179),
        .q_i_9__17(q_i_9__17),
        .q_i_9__18(q_i_9__18),
        .q_i_9__19(q_i_9__19),
        .q_i_9__20(q_i_9__20),
        .q_i_9__21(q_i_9__21),
        .q_i_9__22(q_i_9__22),
        .q_i_9__23(q_i_9__23),
        .q_i_9__24(q_i_9__24),
        .q_i_9__25(q_i_9__25),
        .q_i_9__26(q_i_9__26),
        .q_i_9__27(q_i_9__27),
        .q_i_9__28(q_i_9__28),
        .q_i_9__29(q_i_9__29),
        .q_i_9__30(q_i_9__30),
        .q_i_9__31(q_i_9__31),
        .q_i_9__32(q_i_9__32),
        .q_i_9__33(q_i_9__33),
        .q_i_9__34(q_i_9__34),
        .q_i_9__35(q_i_9__35),
        .q_i_9__36(q_i_9__36),
        .q_i_9__37(q_i_9__37),
        .q_i_9__38(q_i_9__38),
        .q_i_9__39(q_i_9__39),
        .q_i_9__40(q_i_9__40),
        .q_i_9__41(q_i_9__41),
        .q_i_9__42(q_i_9__42),
        .q_i_9__43(q_i_9__43),
        .q_i_9__44(q_i_9__44),
        .q_i_9__45(q_i_9__45),
        .q_i_9__46(q_i_9__46),
        .q_i_9__47(q_i_9__47),
        .q_i_9__48(q_i_9__48),
        .q_reg(FDIRlatch_n_0),
        .q_reg_0({FDIR[31],FDIR[29],FDIR[26],FDIR[21],FDIR[17],FDIR[14]}),
        .q_reg_1(FDIRlatch_n_62),
        .q_reg_10(q_reg_2[1]),
        .q_reg_11(q_reg_2[0]),
        .q_reg_12(FDIRlatch_n_73),
        .q_reg_13(q_reg_7),
        .q_reg_14(q_reg_8),
        .q_reg_15(q_reg_9),
        .q_reg_16(q_reg_13),
        .q_reg_17(q_reg_14),
        .q_reg_18(reset),
        .q_reg_19(q_reg_0),
        .q_reg_2(readRegAOneHot[3]),
        .q_reg_20({DXIR[152],DXIR[147],DXIR[144],DXIR[22]}),
        .q_reg_21(DXIRlatch_n_181),
        .q_reg_3(readRegAOneHot[0]),
        .q_reg_4(readRegAOneHot[1]),
        .q_reg_5(readRegAOneHot[4]),
        .q_reg_6(readRegAOneHot[2]),
        .q_reg_7(readRegAOneHot[5]),
        .q_reg_8(q_reg_2[3]),
        .q_reg_9(q_reg_2[2]));
  register__parameterized4 MWIRlatch
       (.Minsn(Minsn),
        .Mresult(Mresult),
        .XMIR({XMIR[98],XMIR[26],XMIR[24],XMIR[22]}),
        .clk0(clk0),
        .en(en),
        .q_reg({MWIR[26],MWIR[24],MWIR[22]}),
        .q_reg_0(MWIRlatch_n_36),
        .q_reg_1(q_reg_4),
        .q_reg_2(q_reg_5),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_10),
        .q_reg_5(q_reg_11),
        .q_reg_6(q_reg_12),
        .q_reg_7(reset),
        .rData(rData),
        .rwe(rwe));
  register__parameterized3 XMIRlatch
       (.MemoryArray_reg_3(MWIRlatch_n_36),
        .Mresult(Mresult),
        .Q(Q),
        .WEA(WEA),
        .XBby(XBby),
        .XMIRin(XMIRin),
        .clk0(clk0),
        .dataIn(dataIn),
        .dataOut(dataOut),
        .memAddr(memAddr),
        .modified_rd({modified_rd[4:3],modified_rd[0]}),
        .q_reg({XMIR[98],XMIR[26],XMIR[24],XMIR[22]}),
        .q_reg_0(q_reg[0]),
        .q_reg_1(q_reg[1]),
        .q_reg_10(q_reg[10]),
        .q_reg_11(q_reg[11]),
        .q_reg_12(Minsn),
        .q_reg_13(q_reg_3),
        .q_reg_14(reset),
        .q_reg_15({DXIR[152],DXIR[143],DXIR[132],DXIR[130:129]}),
        .q_reg_16(q_reg_16),
        .q_reg_2(q_reg[2]),
        .q_reg_3(q_reg[3]),
        .q_reg_4(q_reg[4]),
        .q_reg_5(q_reg[5]),
        .q_reg_6(q_reg[6]),
        .q_reg_7(q_reg[7]),
        .q_reg_8(q_reg[8]),
        .q_reg_9(q_reg[9]),
        .rData(rData),
        .rwe(rwe));
  alu alu
       (.ALUop(ALUop),
        .CLK(CLK),
        .XAby(XAby),
        .alu_inB(alu_inB),
        .ctrl_div(ctrl_div),
        .div_pulsed(div_pulsed),
        .md_result({md_result[25:23],md_result[20:19],md_result[9:8],md_result[6:3]}),
        .operation(\multdiv/operation ),
        .q_reg(alu_n_0),
        .q_reg_0(alu_result),
        .q_reg_1(alu_n_38),
        .q_reg_2(DXIRlatch_n_283),
        .q_reg_3({DXIR[139],DXIR[25]}),
        .q_reg_4(DXIRlatch_n_285),
        .q_reg_5(DXIRlatch_n_284),
        .q_reg_C(alu_n_3),
        .q_reg_C_0(alu_n_4),
        .q_reg_C_1(alu_n_5),
        .q_reg_C_10(alu_n_19),
        .q_reg_C_11(alu_n_20),
        .q_reg_C_12(alu_n_22),
        .q_reg_C_13(alu_n_24),
        .q_reg_C_14(alu_n_26),
        .q_reg_C_15(alu_n_31),
        .q_reg_C_16(alu_n_33),
        .q_reg_C_17(alu_n_34),
        .q_reg_C_18(alu_n_35),
        .q_reg_C_19(alu_n_37),
        .q_reg_C_2(alu_n_6),
        .q_reg_C_20(alu_n_39),
        .q_reg_C_21(alu_n_41),
        .q_reg_C_22(alu_n_42),
        .q_reg_C_23(alu_n_43),
        .q_reg_C_24(alu_n_44),
        .q_reg_C_25(alu_n_45),
        .q_reg_C_26(alu_n_46),
        .q_reg_C_27(alu_n_47),
        .q_reg_C_28(alu_n_49),
        .q_reg_C_29(alu_n_50),
        .q_reg_C_3(alu_n_8),
        .q_reg_C_30(alu_n_51),
        .q_reg_C_31(alu_n_54),
        .q_reg_C_32(DXIRlatch_n_221),
        .q_reg_C_33(DXIRlatch_n_224),
        .q_reg_C_34(DXIRlatch_n_226),
        .q_reg_C_35(DXIRlatch_n_228),
        .q_reg_C_36(DXIRlatch_n_230),
        .q_reg_C_37(DXIRlatch_n_232),
        .q_reg_C_38(DXIRlatch_n_280),
        .q_reg_C_39(DXIRlatch_n_278),
        .q_reg_C_4(alu_n_11),
        .q_reg_C_40(DXIRlatch_n_276),
        .q_reg_C_41(DXIRlatch_n_274),
        .q_reg_C_42(DXIRlatch_n_272),
        .q_reg_C_43(DXIRlatch_n_270),
        .q_reg_C_44(DXIRlatch_n_268),
        .q_reg_C_45(DXIRlatch_n_266),
        .q_reg_C_46(DXIRlatch_n_264),
        .q_reg_C_47(DXIRlatch_n_262),
        .q_reg_C_48(DXIRlatch_n_234),
        .q_reg_C_49(DXIRlatch_n_236),
        .q_reg_C_5(alu_n_12),
        .q_reg_C_50(DXIRlatch_n_238),
        .q_reg_C_51(DXIRlatch_n_260),
        .q_reg_C_52(DXIRlatch_n_258),
        .q_reg_C_53(DXIRlatch_n_256),
        .q_reg_C_54(DXIRlatch_n_254),
        .q_reg_C_55(DXIRlatch_n_252),
        .q_reg_C_56(DXIRlatch_n_250),
        .q_reg_C_57(DXIRlatch_n_248),
        .q_reg_C_58(DXIRlatch_n_246),
        .q_reg_C_59(DXIRlatch_n_244),
        .q_reg_C_6(alu_n_13),
        .q_reg_C_60(DXIRlatch_n_242),
        .q_reg_C_61(DXIRlatch_n_240),
        .q_reg_C_62(DXIRlatch_n_282),
        .q_reg_C_63(DXIRlatch_n_216),
        .q_reg_C_7(alu_n_14),
        .q_reg_C_8(alu_n_15),
        .q_reg_C_9(alu_n_18),
        .q_reg_P(alu_n_7),
        .q_reg_P_0(alu_n_16),
        .q_reg_P_1(alu_n_17),
        .q_reg_P_10(alu_n_36),
        .q_reg_P_11(alu_n_40),
        .q_reg_P_12(alu_n_48),
        .q_reg_P_13(alu_n_52),
        .q_reg_P_14(alu_n_53),
        .q_reg_P_15(DXIRlatch_n_222),
        .q_reg_P_16(DXIRlatch_n_223),
        .q_reg_P_17(DXIRlatch_n_225),
        .q_reg_P_18(DXIRlatch_n_227),
        .q_reg_P_19(DXIRlatch_n_229),
        .q_reg_P_2(alu_n_21),
        .q_reg_P_20(DXIRlatch_n_231),
        .q_reg_P_21(DXIRlatch_n_279),
        .q_reg_P_22(DXIRlatch_n_277),
        .q_reg_P_23(DXIRlatch_n_275),
        .q_reg_P_24(DXIRlatch_n_273),
        .q_reg_P_25(DXIRlatch_n_271),
        .q_reg_P_26(DXIRlatch_n_269),
        .q_reg_P_27(DXIRlatch_n_267),
        .q_reg_P_28(DXIRlatch_n_265),
        .q_reg_P_29(DXIRlatch_n_263),
        .q_reg_P_3(alu_n_23),
        .q_reg_P_30(DXIRlatch_n_261),
        .q_reg_P_31(DXIRlatch_n_233),
        .q_reg_P_32(DXIRlatch_n_235),
        .q_reg_P_33(DXIRlatch_n_237),
        .q_reg_P_34(DXIRlatch_n_259),
        .q_reg_P_35(DXIRlatch_n_257),
        .q_reg_P_36(DXIRlatch_n_255),
        .q_reg_P_37(DXIRlatch_n_253),
        .q_reg_P_38(DXIRlatch_n_251),
        .q_reg_P_39(DXIRlatch_n_249),
        .q_reg_P_4(alu_n_25),
        .q_reg_P_40(DXIRlatch_n_247),
        .q_reg_P_41(DXIRlatch_n_245),
        .q_reg_P_42(DXIRlatch_n_243),
        .q_reg_P_43(DXIRlatch_n_241),
        .q_reg_P_44(DXIRlatch_n_239),
        .q_reg_P_45(DXIRlatch_n_220),
        .q_reg_P_46(DXIRlatch_n_219),
        .q_reg_P_47(DXIRlatch_n_218),
        .q_reg_P_5(alu_n_27),
        .q_reg_P_6(alu_n_28),
        .q_reg_P_7(alu_n_29),
        .q_reg_P_8(alu_n_30),
        .q_reg_P_9(alu_n_32));
  register_229 pc
       (.CLK(CLK),
        .FDIRin(FDIRin),
        .XBby(XBby[31]),
        .Xctrlbus(Xctrlbus),
        .d(d),
        .q_reg(instAddr[1]),
        .q_reg_0(instAddr[2]),
        .q_reg_1(instAddr[3]),
        .q_reg_10(pc_n_11),
        .q_reg_11(instAddr[0]),
        .q_reg_12(pc_n_45),
        .q_reg_13(pc_n_46),
        .q_reg_14(pc_n_47),
        .q_reg_15(pc_n_48),
        .q_reg_16(pc_n_49),
        .q_reg_17(pc_n_50),
        .q_reg_18(pc_n_51),
        .q_reg_19(pc_n_52),
        .q_reg_2(instAddr[4]),
        .q_reg_20(pc_n_53),
        .q_reg_21(pc_n_54),
        .q_reg_22(pc_n_55),
        .q_reg_23(pc_n_56),
        .q_reg_24(pc_n_57),
        .q_reg_25(pc_n_58),
        .q_reg_26(pc_n_59),
        .q_reg_27(pc_n_60),
        .q_reg_28(pc_n_61),
        .q_reg_29(pc_n_62),
        .q_reg_3(instAddr[5]),
        .q_reg_30(pc_n_63),
        .q_reg_31(pc_n_64),
        .q_reg_32(pc_n_65),
        .q_reg_33(pc_n_66),
        .q_reg_34(pc_n_67),
        .q_reg_35(pc_n_68),
        .q_reg_36(pc_n_69),
        .q_reg_37(pc_n_70),
        .q_reg_38(pc_n_71),
        .q_reg_39(pc_n_72),
        .q_reg_4(instAddr[6]),
        .q_reg_40(pc_n_73),
        .q_reg_41(pc_n_74),
        .q_reg_42(pc_n_75),
        .q_reg_43(pc_n_76),
        .q_reg_44(pc_n_77),
        .q_reg_45(pc_n_78),
        .q_reg_46(FDIRlatch_n_0),
        .q_reg_47(reset),
        .q_reg_48(DXIRlatch_n_188),
        .q_reg_49(DXIRlatch_n_189),
        .q_reg_5(instAddr[7]),
        .q_reg_50(DXIRlatch_n_190),
        .q_reg_51(DXIRlatch_n_281),
        .q_reg_52(DXIRlatch_n_191),
        .q_reg_53(DXIRlatch_n_192),
        .q_reg_54(DXIRlatch_n_193),
        .q_reg_55(DXIRlatch_n_194),
        .q_reg_56(DXIRlatch_n_195),
        .q_reg_57(DXIRlatch_n_196),
        .q_reg_58(DXIRlatch_n_197),
        .q_reg_59(DXIRlatch_n_198),
        .q_reg_6(instAddr[8]),
        .q_reg_60(DXIRlatch_n_199),
        .q_reg_61(DXIRlatch_n_200),
        .q_reg_62(DXIRlatch_n_201),
        .q_reg_63(DXIRlatch_n_202),
        .q_reg_64(DXIRlatch_n_203),
        .q_reg_65(DXIRlatch_n_204),
        .q_reg_66(DXIRlatch_n_205),
        .q_reg_67(DXIRlatch_n_206),
        .q_reg_68(DXIRlatch_n_207),
        .q_reg_69(DXIRlatch_n_208),
        .q_reg_7(instAddr[9]),
        .q_reg_70(DXIRlatch_n_209),
        .q_reg_71(DXIRlatch_n_210),
        .q_reg_72(DXIRlatch_n_211),
        .q_reg_73(DXIRlatch_n_212),
        .q_reg_74(DXIRlatch_n_213),
        .q_reg_75(DXIRlatch_n_214),
        .q_reg_76(DXIRlatch_n_215),
        .q_reg_77(q_reg_1),
        .q_reg_78(DXIRlatch_n_45),
        .q_reg_79(DXIR[143]),
        .q_reg_8(instAddr[10]),
        .q_reg_80(DXIRlatch_n_49),
        .q_reg_81(DXIRlatch_n_46),
        .q_reg_82(DXIRlatch_n_114),
        .q_reg_9(instAddr[11]));
endmodule

module regfile
   (q_reg,
    en,
    rData,
    CLK,
    reset,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    readRegAOneHot,
    q_i_3__90,
    q_i_3__122,
    q_i_3__122_0,
    q_i_3__122_1,
    q_i_3__122_2,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70);
  output [63:0]q_reg;
  input en;
  input [31:0]rData;
  input CLK;
  input reset;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [5:0]readRegAOneHot;
  input q_i_3__90;
  input q_i_3__122;
  input q_i_3__122_0;
  input [3:0]q_i_3__122_1;
  input q_i_3__122_2;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;

  wire CLK;
  wire en;
  wire \genblk1[14].r_n_32 ;
  wire \genblk1[14].r_n_33 ;
  wire \genblk1[14].r_n_34 ;
  wire \genblk1[14].r_n_35 ;
  wire \genblk1[14].r_n_36 ;
  wire \genblk1[14].r_n_37 ;
  wire \genblk1[14].r_n_38 ;
  wire \genblk1[14].r_n_39 ;
  wire \genblk1[14].r_n_40 ;
  wire \genblk1[14].r_n_41 ;
  wire \genblk1[14].r_n_42 ;
  wire \genblk1[14].r_n_43 ;
  wire \genblk1[14].r_n_44 ;
  wire \genblk1[14].r_n_45 ;
  wire \genblk1[14].r_n_46 ;
  wire \genblk1[14].r_n_47 ;
  wire \genblk1[14].r_n_48 ;
  wire \genblk1[14].r_n_49 ;
  wire \genblk1[14].r_n_50 ;
  wire \genblk1[14].r_n_51 ;
  wire \genblk1[14].r_n_52 ;
  wire \genblk1[14].r_n_53 ;
  wire \genblk1[14].r_n_54 ;
  wire \genblk1[14].r_n_55 ;
  wire \genblk1[14].r_n_56 ;
  wire \genblk1[14].r_n_57 ;
  wire \genblk1[14].r_n_58 ;
  wire \genblk1[14].r_n_59 ;
  wire \genblk1[14].r_n_60 ;
  wire \genblk1[14].r_n_61 ;
  wire \genblk1[14].r_n_62 ;
  wire \genblk1[14].r_n_63 ;
  wire [31:0]\genblk1[14].regout ;
  wire \genblk1[15].r_n_32 ;
  wire \genblk1[15].r_n_33 ;
  wire \genblk1[15].r_n_34 ;
  wire \genblk1[15].r_n_35 ;
  wire \genblk1[15].r_n_36 ;
  wire \genblk1[15].r_n_37 ;
  wire \genblk1[15].r_n_38 ;
  wire \genblk1[15].r_n_39 ;
  wire \genblk1[15].r_n_40 ;
  wire \genblk1[15].r_n_41 ;
  wire \genblk1[15].r_n_42 ;
  wire \genblk1[15].r_n_43 ;
  wire \genblk1[15].r_n_44 ;
  wire \genblk1[15].r_n_45 ;
  wire \genblk1[15].r_n_46 ;
  wire \genblk1[15].r_n_47 ;
  wire \genblk1[15].r_n_48 ;
  wire \genblk1[15].r_n_49 ;
  wire \genblk1[15].r_n_50 ;
  wire \genblk1[15].r_n_51 ;
  wire \genblk1[15].r_n_52 ;
  wire \genblk1[15].r_n_53 ;
  wire \genblk1[15].r_n_54 ;
  wire \genblk1[15].r_n_55 ;
  wire \genblk1[15].r_n_56 ;
  wire \genblk1[15].r_n_57 ;
  wire \genblk1[15].r_n_58 ;
  wire \genblk1[15].r_n_59 ;
  wire \genblk1[15].r_n_60 ;
  wire \genblk1[15].r_n_61 ;
  wire \genblk1[15].r_n_62 ;
  wire \genblk1[15].r_n_63 ;
  wire [31:0]\genblk1[15].regout ;
  wire [31:0]\genblk1[16].regout ;
  wire \genblk1[17].r_n_0 ;
  wire \genblk1[17].r_n_1 ;
  wire \genblk1[17].r_n_10 ;
  wire \genblk1[17].r_n_11 ;
  wire \genblk1[17].r_n_12 ;
  wire \genblk1[17].r_n_13 ;
  wire \genblk1[17].r_n_14 ;
  wire \genblk1[17].r_n_15 ;
  wire \genblk1[17].r_n_16 ;
  wire \genblk1[17].r_n_17 ;
  wire \genblk1[17].r_n_18 ;
  wire \genblk1[17].r_n_19 ;
  wire \genblk1[17].r_n_2 ;
  wire \genblk1[17].r_n_20 ;
  wire \genblk1[17].r_n_21 ;
  wire \genblk1[17].r_n_22 ;
  wire \genblk1[17].r_n_23 ;
  wire \genblk1[17].r_n_24 ;
  wire \genblk1[17].r_n_25 ;
  wire \genblk1[17].r_n_26 ;
  wire \genblk1[17].r_n_27 ;
  wire \genblk1[17].r_n_28 ;
  wire \genblk1[17].r_n_29 ;
  wire \genblk1[17].r_n_3 ;
  wire \genblk1[17].r_n_30 ;
  wire \genblk1[17].r_n_31 ;
  wire \genblk1[17].r_n_32 ;
  wire \genblk1[17].r_n_33 ;
  wire \genblk1[17].r_n_34 ;
  wire \genblk1[17].r_n_35 ;
  wire \genblk1[17].r_n_36 ;
  wire \genblk1[17].r_n_37 ;
  wire \genblk1[17].r_n_38 ;
  wire \genblk1[17].r_n_39 ;
  wire \genblk1[17].r_n_4 ;
  wire \genblk1[17].r_n_40 ;
  wire \genblk1[17].r_n_41 ;
  wire \genblk1[17].r_n_42 ;
  wire \genblk1[17].r_n_43 ;
  wire \genblk1[17].r_n_44 ;
  wire \genblk1[17].r_n_45 ;
  wire \genblk1[17].r_n_46 ;
  wire \genblk1[17].r_n_47 ;
  wire \genblk1[17].r_n_48 ;
  wire \genblk1[17].r_n_49 ;
  wire \genblk1[17].r_n_5 ;
  wire \genblk1[17].r_n_50 ;
  wire \genblk1[17].r_n_51 ;
  wire \genblk1[17].r_n_52 ;
  wire \genblk1[17].r_n_53 ;
  wire \genblk1[17].r_n_54 ;
  wire \genblk1[17].r_n_55 ;
  wire \genblk1[17].r_n_56 ;
  wire \genblk1[17].r_n_57 ;
  wire \genblk1[17].r_n_58 ;
  wire \genblk1[17].r_n_59 ;
  wire \genblk1[17].r_n_6 ;
  wire \genblk1[17].r_n_60 ;
  wire \genblk1[17].r_n_61 ;
  wire \genblk1[17].r_n_62 ;
  wire \genblk1[17].r_n_63 ;
  wire \genblk1[17].r_n_7 ;
  wire \genblk1[17].r_n_8 ;
  wire \genblk1[17].r_n_9 ;
  wire \genblk1[1].r_n_32 ;
  wire \genblk1[1].r_n_33 ;
  wire \genblk1[1].r_n_34 ;
  wire \genblk1[1].r_n_35 ;
  wire \genblk1[1].r_n_36 ;
  wire \genblk1[1].r_n_37 ;
  wire \genblk1[1].r_n_38 ;
  wire \genblk1[1].r_n_39 ;
  wire \genblk1[1].r_n_40 ;
  wire \genblk1[1].r_n_41 ;
  wire \genblk1[1].r_n_42 ;
  wire \genblk1[1].r_n_43 ;
  wire \genblk1[1].r_n_44 ;
  wire \genblk1[1].r_n_45 ;
  wire \genblk1[1].r_n_46 ;
  wire \genblk1[1].r_n_47 ;
  wire \genblk1[1].r_n_48 ;
  wire \genblk1[1].r_n_49 ;
  wire \genblk1[1].r_n_50 ;
  wire \genblk1[1].r_n_51 ;
  wire \genblk1[1].r_n_52 ;
  wire \genblk1[1].r_n_53 ;
  wire \genblk1[1].r_n_54 ;
  wire \genblk1[1].r_n_55 ;
  wire \genblk1[1].r_n_56 ;
  wire \genblk1[1].r_n_57 ;
  wire \genblk1[1].r_n_58 ;
  wire \genblk1[1].r_n_59 ;
  wire \genblk1[1].r_n_60 ;
  wire \genblk1[1].r_n_61 ;
  wire \genblk1[1].r_n_62 ;
  wire \genblk1[1].r_n_63 ;
  wire [31:0]\genblk1[1].regout ;
  wire [31:0]\genblk1[30].regout ;
  wire q_i_3__122;
  wire q_i_3__122_0;
  wire [3:0]q_i_3__122_1;
  wire q_i_3__122_2;
  wire q_i_3__90;
  wire [63:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire [5:0]readRegAOneHot;
  wire reset;

  register \genblk1[14].r 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout ),
        .\genblk1[1].regout (\genblk1[1].regout ),
        .q_reg(\genblk1[14].r_n_32 ),
        .q_reg_0(\genblk1[14].r_n_33 ),
        .q_reg_1(\genblk1[14].r_n_34 ),
        .q_reg_10(\genblk1[14].r_n_43 ),
        .q_reg_11(\genblk1[14].r_n_44 ),
        .q_reg_12(\genblk1[14].r_n_45 ),
        .q_reg_13(\genblk1[14].r_n_46 ),
        .q_reg_14(\genblk1[14].r_n_47 ),
        .q_reg_15(\genblk1[14].r_n_48 ),
        .q_reg_16(\genblk1[14].r_n_49 ),
        .q_reg_17(\genblk1[14].r_n_50 ),
        .q_reg_18(\genblk1[14].r_n_51 ),
        .q_reg_19(\genblk1[14].r_n_52 ),
        .q_reg_2(\genblk1[14].r_n_35 ),
        .q_reg_20(\genblk1[14].r_n_53 ),
        .q_reg_21(\genblk1[14].r_n_54 ),
        .q_reg_22(\genblk1[14].r_n_55 ),
        .q_reg_23(\genblk1[14].r_n_56 ),
        .q_reg_24(\genblk1[14].r_n_57 ),
        .q_reg_25(\genblk1[14].r_n_58 ),
        .q_reg_26(\genblk1[14].r_n_59 ),
        .q_reg_27(\genblk1[14].r_n_60 ),
        .q_reg_28(\genblk1[14].r_n_61 ),
        .q_reg_29(\genblk1[14].r_n_62 ),
        .q_reg_3(\genblk1[14].r_n_36 ),
        .q_reg_30(\genblk1[14].r_n_63 ),
        .q_reg_31(q_reg_0),
        .q_reg_4(\genblk1[14].r_n_37 ),
        .q_reg_5(\genblk1[14].r_n_38 ),
        .q_reg_6(\genblk1[14].r_n_39 ),
        .q_reg_7(\genblk1[14].r_n_40 ),
        .q_reg_8(\genblk1[14].r_n_41 ),
        .q_reg_9(\genblk1[14].r_n_42 ),
        .rData(rData),
        .readRegAOneHot(readRegAOneHot[1:0]),
        .reset(reset));
  register_0 \genblk1[15].r 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout ),
        .\genblk1[15].regout (\genblk1[15].regout ),
        .q_i_3__122(q_i_3__122_1[1:0]),
        .q_reg(\genblk1[15].r_n_32 ),
        .q_reg_0(\genblk1[15].r_n_33 ),
        .q_reg_1(\genblk1[15].r_n_34 ),
        .q_reg_10(\genblk1[15].r_n_43 ),
        .q_reg_11(\genblk1[15].r_n_44 ),
        .q_reg_12(\genblk1[15].r_n_45 ),
        .q_reg_13(\genblk1[15].r_n_46 ),
        .q_reg_14(\genblk1[15].r_n_47 ),
        .q_reg_15(\genblk1[15].r_n_48 ),
        .q_reg_16(\genblk1[15].r_n_49 ),
        .q_reg_17(\genblk1[15].r_n_50 ),
        .q_reg_18(\genblk1[15].r_n_51 ),
        .q_reg_19(\genblk1[15].r_n_52 ),
        .q_reg_2(\genblk1[15].r_n_35 ),
        .q_reg_20(\genblk1[15].r_n_53 ),
        .q_reg_21(\genblk1[15].r_n_54 ),
        .q_reg_22(\genblk1[15].r_n_55 ),
        .q_reg_23(\genblk1[15].r_n_56 ),
        .q_reg_24(\genblk1[15].r_n_57 ),
        .q_reg_25(\genblk1[15].r_n_58 ),
        .q_reg_26(\genblk1[15].r_n_59 ),
        .q_reg_27(\genblk1[15].r_n_60 ),
        .q_reg_28(\genblk1[15].r_n_61 ),
        .q_reg_29(\genblk1[15].r_n_62 ),
        .q_reg_3(\genblk1[15].r_n_36 ),
        .q_reg_30(\genblk1[15].r_n_63 ),
        .q_reg_31(q_reg_1),
        .q_reg_4(\genblk1[15].r_n_37 ),
        .q_reg_5(\genblk1[15].r_n_38 ),
        .q_reg_6(\genblk1[15].r_n_39 ),
        .q_reg_7(\genblk1[15].r_n_40 ),
        .q_reg_8(\genblk1[15].r_n_41 ),
        .q_reg_9(\genblk1[15].r_n_42 ),
        .rData(rData),
        .reset(reset));
  register_1 \genblk1[16].r 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout ),
        .q_reg(q_reg_2),
        .rData(rData),
        .reset(reset));
  register_2 \genblk1[17].r 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout ),
        .\genblk1[16].regout (\genblk1[16].regout ),
        .q_i_3__122(q_i_3__122_1[3:2]),
        .q_i_3__90(q_i_3__90),
        .q_reg(\genblk1[17].r_n_0 ),
        .q_reg_0(\genblk1[17].r_n_1 ),
        .q_reg_1(\genblk1[17].r_n_2 ),
        .q_reg_10(\genblk1[17].r_n_11 ),
        .q_reg_11(\genblk1[17].r_n_12 ),
        .q_reg_12(\genblk1[17].r_n_13 ),
        .q_reg_13(\genblk1[17].r_n_14 ),
        .q_reg_14(\genblk1[17].r_n_15 ),
        .q_reg_15(\genblk1[17].r_n_16 ),
        .q_reg_16(\genblk1[17].r_n_17 ),
        .q_reg_17(\genblk1[17].r_n_18 ),
        .q_reg_18(\genblk1[17].r_n_19 ),
        .q_reg_19(\genblk1[17].r_n_20 ),
        .q_reg_2(\genblk1[17].r_n_3 ),
        .q_reg_20(\genblk1[17].r_n_21 ),
        .q_reg_21(\genblk1[17].r_n_22 ),
        .q_reg_22(\genblk1[17].r_n_23 ),
        .q_reg_23(\genblk1[17].r_n_24 ),
        .q_reg_24(\genblk1[17].r_n_25 ),
        .q_reg_25(\genblk1[17].r_n_26 ),
        .q_reg_26(\genblk1[17].r_n_27 ),
        .q_reg_27(\genblk1[17].r_n_28 ),
        .q_reg_28(\genblk1[17].r_n_29 ),
        .q_reg_29(\genblk1[17].r_n_30 ),
        .q_reg_3(\genblk1[17].r_n_4 ),
        .q_reg_30(\genblk1[17].r_n_31 ),
        .q_reg_31(\genblk1[17].r_n_32 ),
        .q_reg_32(\genblk1[17].r_n_33 ),
        .q_reg_33(\genblk1[17].r_n_34 ),
        .q_reg_34(\genblk1[17].r_n_35 ),
        .q_reg_35(\genblk1[17].r_n_36 ),
        .q_reg_36(\genblk1[17].r_n_37 ),
        .q_reg_37(\genblk1[17].r_n_38 ),
        .q_reg_38(\genblk1[17].r_n_39 ),
        .q_reg_39(\genblk1[17].r_n_40 ),
        .q_reg_4(\genblk1[17].r_n_5 ),
        .q_reg_40(\genblk1[17].r_n_41 ),
        .q_reg_41(\genblk1[17].r_n_42 ),
        .q_reg_42(\genblk1[17].r_n_43 ),
        .q_reg_43(\genblk1[17].r_n_44 ),
        .q_reg_44(\genblk1[17].r_n_45 ),
        .q_reg_45(\genblk1[17].r_n_46 ),
        .q_reg_46(\genblk1[17].r_n_47 ),
        .q_reg_47(\genblk1[17].r_n_48 ),
        .q_reg_48(\genblk1[17].r_n_49 ),
        .q_reg_49(\genblk1[17].r_n_50 ),
        .q_reg_5(\genblk1[17].r_n_6 ),
        .q_reg_50(\genblk1[17].r_n_51 ),
        .q_reg_51(\genblk1[17].r_n_52 ),
        .q_reg_52(\genblk1[17].r_n_53 ),
        .q_reg_53(\genblk1[17].r_n_54 ),
        .q_reg_54(\genblk1[17].r_n_55 ),
        .q_reg_55(\genblk1[17].r_n_56 ),
        .q_reg_56(\genblk1[17].r_n_57 ),
        .q_reg_57(\genblk1[17].r_n_58 ),
        .q_reg_58(\genblk1[17].r_n_59 ),
        .q_reg_59(\genblk1[17].r_n_60 ),
        .q_reg_6(\genblk1[17].r_n_7 ),
        .q_reg_60(\genblk1[17].r_n_61 ),
        .q_reg_61(\genblk1[17].r_n_62 ),
        .q_reg_62(\genblk1[17].r_n_63 ),
        .q_reg_63(q_reg_3),
        .q_reg_7(\genblk1[17].r_n_8 ),
        .q_reg_8(\genblk1[17].r_n_9 ),
        .q_reg_9(\genblk1[17].r_n_10 ),
        .rData(rData),
        .readRegAOneHot(readRegAOneHot[3:2]),
        .reset(reset));
  register_3 \genblk1[1].r 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout ),
        .q_i_3__122(q_i_3__122_2),
        .q_reg(\genblk1[1].r_n_32 ),
        .q_reg_0(\genblk1[1].r_n_33 ),
        .q_reg_1(\genblk1[1].r_n_34 ),
        .q_reg_10(\genblk1[1].r_n_43 ),
        .q_reg_11(\genblk1[1].r_n_44 ),
        .q_reg_12(\genblk1[1].r_n_45 ),
        .q_reg_13(\genblk1[1].r_n_46 ),
        .q_reg_14(\genblk1[1].r_n_47 ),
        .q_reg_15(\genblk1[1].r_n_48 ),
        .q_reg_16(\genblk1[1].r_n_49 ),
        .q_reg_17(\genblk1[1].r_n_50 ),
        .q_reg_18(\genblk1[1].r_n_51 ),
        .q_reg_19(\genblk1[1].r_n_52 ),
        .q_reg_2(\genblk1[1].r_n_35 ),
        .q_reg_20(\genblk1[1].r_n_53 ),
        .q_reg_21(\genblk1[1].r_n_54 ),
        .q_reg_22(\genblk1[1].r_n_55 ),
        .q_reg_23(\genblk1[1].r_n_56 ),
        .q_reg_24(\genblk1[1].r_n_57 ),
        .q_reg_25(\genblk1[1].r_n_58 ),
        .q_reg_26(\genblk1[1].r_n_59 ),
        .q_reg_27(\genblk1[1].r_n_60 ),
        .q_reg_28(\genblk1[1].r_n_61 ),
        .q_reg_29(\genblk1[1].r_n_62 ),
        .q_reg_3(\genblk1[1].r_n_36 ),
        .q_reg_30(\genblk1[1].r_n_63 ),
        .q_reg_4(\genblk1[1].r_n_37 ),
        .q_reg_5(\genblk1[1].r_n_38 ),
        .q_reg_6(\genblk1[1].r_n_39 ),
        .q_reg_7(\genblk1[1].r_n_40 ),
        .q_reg_8(\genblk1[1].r_n_41 ),
        .q_reg_9(\genblk1[1].r_n_42 ),
        .rData(rData),
        .reset(reset));
  register_4 \genblk1[30].r 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout ),
        .q_reg(q_reg_4),
        .rData(rData),
        .reset(reset));
  register_5 \genblk1[31].r 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout ),
        .q_i_2__131(\genblk1[17].r_n_0 ),
        .q_i_2__131_0(\genblk1[14].r_n_32 ),
        .q_i_2__132(\genblk1[17].r_n_1 ),
        .q_i_2__132_0(\genblk1[14].r_n_33 ),
        .q_i_2__133(\genblk1[17].r_n_2 ),
        .q_i_2__133_0(\genblk1[14].r_n_34 ),
        .q_i_2__134(\genblk1[17].r_n_3 ),
        .q_i_2__134_0(\genblk1[14].r_n_35 ),
        .q_i_2__135(\genblk1[17].r_n_4 ),
        .q_i_2__135_0(\genblk1[14].r_n_36 ),
        .q_i_2__136(\genblk1[17].r_n_5 ),
        .q_i_2__136_0(\genblk1[14].r_n_37 ),
        .q_i_2__137(\genblk1[17].r_n_6 ),
        .q_i_2__137_0(\genblk1[14].r_n_38 ),
        .q_i_2__138(\genblk1[17].r_n_7 ),
        .q_i_2__138_0(\genblk1[14].r_n_39 ),
        .q_i_2__139(\genblk1[17].r_n_8 ),
        .q_i_2__139_0(\genblk1[14].r_n_40 ),
        .q_i_2__140(\genblk1[17].r_n_9 ),
        .q_i_2__140_0(\genblk1[14].r_n_41 ),
        .q_i_2__141(\genblk1[17].r_n_10 ),
        .q_i_2__141_0(\genblk1[14].r_n_42 ),
        .q_i_2__142(\genblk1[17].r_n_11 ),
        .q_i_2__142_0(\genblk1[14].r_n_43 ),
        .q_i_2__143(\genblk1[17].r_n_12 ),
        .q_i_2__143_0(\genblk1[14].r_n_44 ),
        .q_i_2__144(\genblk1[17].r_n_13 ),
        .q_i_2__144_0(\genblk1[14].r_n_45 ),
        .q_i_2__145(\genblk1[17].r_n_14 ),
        .q_i_2__145_0(\genblk1[14].r_n_46 ),
        .q_i_2__146(\genblk1[17].r_n_15 ),
        .q_i_2__146_0(\genblk1[14].r_n_47 ),
        .q_i_2__147(\genblk1[17].r_n_16 ),
        .q_i_2__147_0(\genblk1[14].r_n_48 ),
        .q_i_2__148(\genblk1[17].r_n_17 ),
        .q_i_2__148_0(\genblk1[14].r_n_49 ),
        .q_i_2__149(\genblk1[17].r_n_18 ),
        .q_i_2__149_0(\genblk1[14].r_n_50 ),
        .q_i_2__150(\genblk1[17].r_n_19 ),
        .q_i_2__150_0(\genblk1[14].r_n_51 ),
        .q_i_2__151(\genblk1[17].r_n_20 ),
        .q_i_2__151_0(\genblk1[14].r_n_52 ),
        .q_i_2__152(\genblk1[17].r_n_21 ),
        .q_i_2__152_0(\genblk1[14].r_n_53 ),
        .q_i_2__153(\genblk1[17].r_n_22 ),
        .q_i_2__153_0(\genblk1[14].r_n_54 ),
        .q_i_2__154(\genblk1[17].r_n_23 ),
        .q_i_2__154_0(\genblk1[14].r_n_55 ),
        .q_i_2__155(\genblk1[17].r_n_24 ),
        .q_i_2__155_0(\genblk1[14].r_n_56 ),
        .q_i_2__156(\genblk1[17].r_n_25 ),
        .q_i_2__156_0(\genblk1[14].r_n_57 ),
        .q_i_2__157(\genblk1[17].r_n_26 ),
        .q_i_2__157_0(\genblk1[14].r_n_58 ),
        .q_i_2__158(\genblk1[17].r_n_27 ),
        .q_i_2__158_0(\genblk1[14].r_n_59 ),
        .q_i_2__159(\genblk1[17].r_n_28 ),
        .q_i_2__159_0(\genblk1[14].r_n_60 ),
        .q_i_2__160(\genblk1[17].r_n_29 ),
        .q_i_2__160_0(\genblk1[14].r_n_61 ),
        .q_i_2__161(\genblk1[17].r_n_30 ),
        .q_i_2__161_0(\genblk1[14].r_n_62 ),
        .q_i_2__162(\genblk1[17].r_n_31 ),
        .q_i_2__162_0(\genblk1[14].r_n_63 ),
        .q_i_2__163(\genblk1[17].r_n_32 ),
        .q_i_2__163_0(\genblk1[15].r_n_32 ),
        .q_i_2__163_1(\genblk1[1].r_n_32 ),
        .q_i_2__164(\genblk1[17].r_n_33 ),
        .q_i_2__164_0(\genblk1[15].r_n_33 ),
        .q_i_2__164_1(\genblk1[1].r_n_33 ),
        .q_i_2__165(\genblk1[17].r_n_34 ),
        .q_i_2__165_0(\genblk1[15].r_n_34 ),
        .q_i_2__165_1(\genblk1[1].r_n_34 ),
        .q_i_2__166(\genblk1[17].r_n_35 ),
        .q_i_2__166_0(\genblk1[15].r_n_35 ),
        .q_i_2__166_1(\genblk1[1].r_n_35 ),
        .q_i_2__167(\genblk1[17].r_n_36 ),
        .q_i_2__167_0(\genblk1[15].r_n_36 ),
        .q_i_2__167_1(\genblk1[1].r_n_36 ),
        .q_i_2__168(\genblk1[17].r_n_37 ),
        .q_i_2__168_0(\genblk1[15].r_n_37 ),
        .q_i_2__168_1(\genblk1[1].r_n_37 ),
        .q_i_2__169(\genblk1[17].r_n_38 ),
        .q_i_2__169_0(\genblk1[15].r_n_38 ),
        .q_i_2__169_1(\genblk1[1].r_n_38 ),
        .q_i_2__170(\genblk1[17].r_n_39 ),
        .q_i_2__170_0(\genblk1[15].r_n_39 ),
        .q_i_2__170_1(\genblk1[1].r_n_39 ),
        .q_i_2__171(\genblk1[17].r_n_40 ),
        .q_i_2__171_0(\genblk1[15].r_n_40 ),
        .q_i_2__171_1(\genblk1[1].r_n_40 ),
        .q_i_2__172(\genblk1[17].r_n_41 ),
        .q_i_2__172_0(\genblk1[15].r_n_41 ),
        .q_i_2__172_1(\genblk1[1].r_n_41 ),
        .q_i_2__173(\genblk1[17].r_n_42 ),
        .q_i_2__173_0(\genblk1[15].r_n_42 ),
        .q_i_2__173_1(\genblk1[1].r_n_42 ),
        .q_i_2__174(\genblk1[17].r_n_43 ),
        .q_i_2__174_0(\genblk1[15].r_n_43 ),
        .q_i_2__174_1(\genblk1[1].r_n_43 ),
        .q_i_2__175(\genblk1[17].r_n_44 ),
        .q_i_2__175_0(\genblk1[15].r_n_44 ),
        .q_i_2__175_1(\genblk1[1].r_n_44 ),
        .q_i_2__176(\genblk1[17].r_n_45 ),
        .q_i_2__176_0(\genblk1[15].r_n_45 ),
        .q_i_2__176_1(\genblk1[1].r_n_45 ),
        .q_i_2__177(\genblk1[17].r_n_46 ),
        .q_i_2__177_0(\genblk1[15].r_n_46 ),
        .q_i_2__177_1(\genblk1[1].r_n_46 ),
        .q_i_2__178(\genblk1[17].r_n_47 ),
        .q_i_2__178_0(\genblk1[15].r_n_47 ),
        .q_i_2__178_1(\genblk1[1].r_n_47 ),
        .q_i_2__179(\genblk1[17].r_n_48 ),
        .q_i_2__179_0(\genblk1[15].r_n_48 ),
        .q_i_2__179_1(\genblk1[1].r_n_48 ),
        .q_i_2__180(\genblk1[17].r_n_49 ),
        .q_i_2__180_0(\genblk1[15].r_n_49 ),
        .q_i_2__180_1(\genblk1[1].r_n_49 ),
        .q_i_2__181(\genblk1[17].r_n_50 ),
        .q_i_2__181_0(\genblk1[15].r_n_50 ),
        .q_i_2__181_1(\genblk1[1].r_n_50 ),
        .q_i_2__182(\genblk1[17].r_n_51 ),
        .q_i_2__182_0(\genblk1[15].r_n_51 ),
        .q_i_2__182_1(\genblk1[1].r_n_51 ),
        .q_i_2__183(\genblk1[17].r_n_52 ),
        .q_i_2__183_0(\genblk1[15].r_n_52 ),
        .q_i_2__183_1(\genblk1[1].r_n_52 ),
        .q_i_2__184(\genblk1[17].r_n_53 ),
        .q_i_2__184_0(\genblk1[15].r_n_53 ),
        .q_i_2__184_1(\genblk1[1].r_n_53 ),
        .q_i_2__185(\genblk1[17].r_n_54 ),
        .q_i_2__185_0(\genblk1[15].r_n_54 ),
        .q_i_2__185_1(\genblk1[1].r_n_54 ),
        .q_i_2__186(\genblk1[17].r_n_55 ),
        .q_i_2__186_0(\genblk1[15].r_n_55 ),
        .q_i_2__186_1(\genblk1[1].r_n_55 ),
        .q_i_2__187(\genblk1[17].r_n_56 ),
        .q_i_2__187_0(\genblk1[15].r_n_56 ),
        .q_i_2__187_1(\genblk1[1].r_n_56 ),
        .q_i_2__188(\genblk1[17].r_n_57 ),
        .q_i_2__188_0(\genblk1[15].r_n_57 ),
        .q_i_2__188_1(\genblk1[1].r_n_57 ),
        .q_i_2__189(\genblk1[17].r_n_58 ),
        .q_i_2__189_0(\genblk1[15].r_n_58 ),
        .q_i_2__189_1(\genblk1[1].r_n_58 ),
        .q_i_2__190(\genblk1[17].r_n_59 ),
        .q_i_2__190_0(\genblk1[15].r_n_59 ),
        .q_i_2__190_1(\genblk1[1].r_n_59 ),
        .q_i_2__191(\genblk1[17].r_n_60 ),
        .q_i_2__191_0(\genblk1[15].r_n_60 ),
        .q_i_2__191_1(\genblk1[1].r_n_60 ),
        .q_i_2__192(\genblk1[17].r_n_61 ),
        .q_i_2__192_0(\genblk1[15].r_n_61 ),
        .q_i_2__192_1(\genblk1[1].r_n_61 ),
        .q_i_2__193(\genblk1[17].r_n_62 ),
        .q_i_2__193_0(\genblk1[15].r_n_62 ),
        .q_i_2__193_1(\genblk1[1].r_n_62 ),
        .q_i_2__194(\genblk1[17].r_n_63 ),
        .q_i_2__194_0(\genblk1[15].r_n_63 ),
        .q_i_2__194_1(\genblk1[1].r_n_63 ),
        .q_i_3__122(q_i_3__122),
        .q_i_3__122_0(q_i_3__122_0),
        .q_reg(q_reg),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_6),
        .q_reg_10(q_reg_15),
        .q_reg_11(q_reg_16),
        .q_reg_12(q_reg_17),
        .q_reg_13(q_reg_18),
        .q_reg_14(q_reg_19),
        .q_reg_15(q_reg_20),
        .q_reg_16(q_reg_21),
        .q_reg_17(q_reg_22),
        .q_reg_18(q_reg_23),
        .q_reg_19(q_reg_24),
        .q_reg_2(q_reg_7),
        .q_reg_20(q_reg_25),
        .q_reg_21(q_reg_26),
        .q_reg_22(q_reg_27),
        .q_reg_23(q_reg_28),
        .q_reg_24(q_reg_29),
        .q_reg_25(q_reg_30),
        .q_reg_26(q_reg_31),
        .q_reg_27(q_reg_32),
        .q_reg_28(q_reg_33),
        .q_reg_29(q_reg_34),
        .q_reg_3(q_reg_8),
        .q_reg_30(q_reg_35),
        .q_reg_31(q_reg_36),
        .q_reg_32(q_reg_37),
        .q_reg_33(q_reg_38),
        .q_reg_34(q_reg_39),
        .q_reg_35(q_reg_40),
        .q_reg_36(q_reg_41),
        .q_reg_37(q_reg_42),
        .q_reg_38(q_reg_43),
        .q_reg_39(q_reg_44),
        .q_reg_4(q_reg_9),
        .q_reg_40(q_reg_45),
        .q_reg_41(q_reg_46),
        .q_reg_42(q_reg_47),
        .q_reg_43(q_reg_48),
        .q_reg_44(q_reg_49),
        .q_reg_45(q_reg_50),
        .q_reg_46(q_reg_51),
        .q_reg_47(q_reg_52),
        .q_reg_48(q_reg_53),
        .q_reg_49(q_reg_54),
        .q_reg_5(q_reg_10),
        .q_reg_50(q_reg_55),
        .q_reg_51(q_reg_56),
        .q_reg_52(q_reg_57),
        .q_reg_53(q_reg_58),
        .q_reg_54(q_reg_59),
        .q_reg_55(q_reg_60),
        .q_reg_56(q_reg_61),
        .q_reg_57(q_reg_62),
        .q_reg_58(q_reg_63),
        .q_reg_59(q_reg_64),
        .q_reg_6(q_reg_11),
        .q_reg_60(q_reg_65),
        .q_reg_61(q_reg_66),
        .q_reg_62(q_reg_67),
        .q_reg_63(q_reg_68),
        .q_reg_64(q_reg_69),
        .q_reg_65(q_reg_70),
        .q_reg_7(q_reg_12),
        .q_reg_8(q_reg_13),
        .q_reg_9(q_reg_14),
        .rData(rData),
        .readRegAOneHot(readRegAOneHot[5:4]),
        .reset(reset));
endmodule

module register
   (\genblk1[14].regout ,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[1].regout );
  output [31:0]\genblk1[14].regout ;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  input q_reg_31;
  input [31:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [31:0]\genblk1[1].regout ;

  wire CLK;
  wire [31:0]\genblk1[14].regout ;
  wire [31:0]\genblk1[1].regout ;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  dffe_ref_197 \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [0]),
        .\genblk1[1].regout (\genblk1[1].regout [0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .rData(rData[0]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_198 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [10]),
        .\genblk1[1].regout (\genblk1[1].regout [10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_31),
        .rData(rData[10]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_199 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [11]),
        .\genblk1[1].regout (\genblk1[1].regout [11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_31),
        .rData(rData[11]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_200 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [12]),
        .\genblk1[1].regout (\genblk1[1].regout [12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_31),
        .rData(rData[12]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_201 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [13]),
        .\genblk1[1].regout (\genblk1[1].regout [13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_31),
        .rData(rData[13]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_202 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [14]),
        .\genblk1[1].regout (\genblk1[1].regout [14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_31),
        .rData(rData[14]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_203 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [15]),
        .\genblk1[1].regout (\genblk1[1].regout [15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_31),
        .rData(rData[15]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_204 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [16]),
        .\genblk1[1].regout (\genblk1[1].regout [16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_31),
        .rData(rData[16]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_205 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [17]),
        .\genblk1[1].regout (\genblk1[1].regout [17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_31),
        .rData(rData[17]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_206 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [18]),
        .\genblk1[1].regout (\genblk1[1].regout [18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_31),
        .rData(rData[18]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_207 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [19]),
        .\genblk1[1].regout (\genblk1[1].regout [19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_31),
        .rData(rData[19]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_208 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [1]),
        .\genblk1[1].regout (\genblk1[1].regout [1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_31),
        .rData(rData[1]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_209 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [20]),
        .\genblk1[1].regout (\genblk1[1].regout [20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_31),
        .rData(rData[20]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_210 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [21]),
        .\genblk1[1].regout (\genblk1[1].regout [21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_31),
        .rData(rData[21]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_211 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [22]),
        .\genblk1[1].regout (\genblk1[1].regout [22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_31),
        .rData(rData[22]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_212 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [23]),
        .\genblk1[1].regout (\genblk1[1].regout [23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_31),
        .rData(rData[23]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_213 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [24]),
        .\genblk1[1].regout (\genblk1[1].regout [24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_31),
        .rData(rData[24]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_214 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [25]),
        .\genblk1[1].regout (\genblk1[1].regout [25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_31),
        .rData(rData[25]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_215 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [26]),
        .\genblk1[1].regout (\genblk1[1].regout [26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_31),
        .rData(rData[26]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_216 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [27]),
        .\genblk1[1].regout (\genblk1[1].regout [27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_31),
        .rData(rData[27]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_217 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [28]),
        .\genblk1[1].regout (\genblk1[1].regout [28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_31),
        .rData(rData[28]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_218 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [29]),
        .\genblk1[1].regout (\genblk1[1].regout [29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_31),
        .rData(rData[29]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_219 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [2]),
        .\genblk1[1].regout (\genblk1[1].regout [2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_31),
        .rData(rData[2]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_220 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [30]),
        .\genblk1[1].regout (\genblk1[1].regout [30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_31),
        .rData(rData[30]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_221 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [31]),
        .\genblk1[1].regout (\genblk1[1].regout [31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_31),
        .rData(rData[31]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_222 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [3]),
        .\genblk1[1].regout (\genblk1[1].regout [3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_31),
        .rData(rData[3]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_223 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [4]),
        .\genblk1[1].regout (\genblk1[1].regout [4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_31),
        .rData(rData[4]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_224 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [5]),
        .\genblk1[1].regout (\genblk1[1].regout [5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_31),
        .rData(rData[5]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_225 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [6]),
        .\genblk1[1].regout (\genblk1[1].regout [6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_31),
        .rData(rData[6]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_226 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [7]),
        .\genblk1[1].regout (\genblk1[1].regout [7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_31),
        .rData(rData[7]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_227 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [8]),
        .\genblk1[1].regout (\genblk1[1].regout [8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_31),
        .rData(rData[8]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_228 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [9]),
        .\genblk1[1].regout (\genblk1[1].regout [9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_31),
        .rData(rData[9]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_0
   (\genblk1[15].regout ,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    rData,
    CLK,
    reset,
    q_i_3__122,
    \genblk1[14].regout );
  output [31:0]\genblk1[15].regout ;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  input q_reg_31;
  input [31:0]rData;
  input CLK;
  input reset;
  input [1:0]q_i_3__122;
  input [31:0]\genblk1[14].regout ;

  wire CLK;
  wire [31:0]\genblk1[14].regout ;
  wire [31:0]\genblk1[15].regout ;
  wire [1:0]q_i_3__122;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire reset;

  dffe_ref_165 \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [0]),
        .\genblk1[15].regout (\genblk1[15].regout [0]),
        .q_i_3__122(q_i_3__122),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .rData(rData[0]),
        .reset(reset));
  dffe_ref_166 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [10]),
        .\genblk1[15].regout (\genblk1[15].regout [10]),
        .q_i_3__132(q_i_3__122),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_31),
        .rData(rData[10]),
        .reset(reset));
  dffe_ref_167 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [11]),
        .\genblk1[15].regout (\genblk1[15].regout [11]),
        .q_i_3__133(q_i_3__122),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_31),
        .rData(rData[11]),
        .reset(reset));
  dffe_ref_168 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [12]),
        .\genblk1[15].regout (\genblk1[15].regout [12]),
        .q_i_3__134(q_i_3__122),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_31),
        .rData(rData[12]),
        .reset(reset));
  dffe_ref_169 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [13]),
        .\genblk1[15].regout (\genblk1[15].regout [13]),
        .q_i_3__135(q_i_3__122),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_31),
        .rData(rData[13]),
        .reset(reset));
  dffe_ref_170 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [14]),
        .\genblk1[15].regout (\genblk1[15].regout [14]),
        .q_i_3__136(q_i_3__122),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_31),
        .rData(rData[14]),
        .reset(reset));
  dffe_ref_171 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [15]),
        .\genblk1[15].regout (\genblk1[15].regout [15]),
        .q_i_3__137(q_i_3__122),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_31),
        .rData(rData[15]),
        .reset(reset));
  dffe_ref_172 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [16]),
        .\genblk1[15].regout (\genblk1[15].regout [16]),
        .q_i_3__138(q_i_3__122),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_31),
        .rData(rData[16]),
        .reset(reset));
  dffe_ref_173 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [17]),
        .\genblk1[15].regout (\genblk1[15].regout [17]),
        .q_i_3__139(q_i_3__122),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_31),
        .rData(rData[17]),
        .reset(reset));
  dffe_ref_174 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [18]),
        .\genblk1[15].regout (\genblk1[15].regout [18]),
        .q_i_3__140(q_i_3__122),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_31),
        .rData(rData[18]),
        .reset(reset));
  dffe_ref_175 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [19]),
        .\genblk1[15].regout (\genblk1[15].regout [19]),
        .q_i_3__141(q_i_3__122),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_31),
        .rData(rData[19]),
        .reset(reset));
  dffe_ref_176 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [1]),
        .\genblk1[15].regout (\genblk1[15].regout [1]),
        .q_i_3__123(q_i_3__122),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_31),
        .rData(rData[1]),
        .reset(reset));
  dffe_ref_177 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [20]),
        .\genblk1[15].regout (\genblk1[15].regout [20]),
        .q_i_3__142(q_i_3__122),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_31),
        .rData(rData[20]),
        .reset(reset));
  dffe_ref_178 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [21]),
        .\genblk1[15].regout (\genblk1[15].regout [21]),
        .q_i_3__143(q_i_3__122),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_31),
        .rData(rData[21]),
        .reset(reset));
  dffe_ref_179 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [22]),
        .\genblk1[15].regout (\genblk1[15].regout [22]),
        .q_i_3__144(q_i_3__122),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_31),
        .rData(rData[22]),
        .reset(reset));
  dffe_ref_180 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [23]),
        .\genblk1[15].regout (\genblk1[15].regout [23]),
        .q_i_3__145(q_i_3__122),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_31),
        .rData(rData[23]),
        .reset(reset));
  dffe_ref_181 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [24]),
        .\genblk1[15].regout (\genblk1[15].regout [24]),
        .q_i_3__146(q_i_3__122),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_31),
        .rData(rData[24]),
        .reset(reset));
  dffe_ref_182 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [25]),
        .\genblk1[15].regout (\genblk1[15].regout [25]),
        .q_i_3__147(q_i_3__122),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_31),
        .rData(rData[25]),
        .reset(reset));
  dffe_ref_183 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [26]),
        .\genblk1[15].regout (\genblk1[15].regout [26]),
        .q_i_3__148(q_i_3__122),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_31),
        .rData(rData[26]),
        .reset(reset));
  dffe_ref_184 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [27]),
        .\genblk1[15].regout (\genblk1[15].regout [27]),
        .q_i_3__149(q_i_3__122),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_31),
        .rData(rData[27]),
        .reset(reset));
  dffe_ref_185 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [28]),
        .\genblk1[15].regout (\genblk1[15].regout [28]),
        .q_i_3__150(q_i_3__122),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_31),
        .rData(rData[28]),
        .reset(reset));
  dffe_ref_186 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [29]),
        .\genblk1[15].regout (\genblk1[15].regout [29]),
        .q_i_3__151(q_i_3__122),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_31),
        .rData(rData[29]),
        .reset(reset));
  dffe_ref_187 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [2]),
        .\genblk1[15].regout (\genblk1[15].regout [2]),
        .q_i_3__124(q_i_3__122),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_31),
        .rData(rData[2]),
        .reset(reset));
  dffe_ref_188 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [30]),
        .\genblk1[15].regout (\genblk1[15].regout [30]),
        .q_i_3__152(q_i_3__122),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_31),
        .rData(rData[30]),
        .reset(reset));
  dffe_ref_189 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [31]),
        .\genblk1[15].regout (\genblk1[15].regout [31]),
        .q_i_3__153(q_i_3__122),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_31),
        .rData(rData[31]),
        .reset(reset));
  dffe_ref_190 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [3]),
        .\genblk1[15].regout (\genblk1[15].regout [3]),
        .q_i_3__125(q_i_3__122),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_31),
        .rData(rData[3]),
        .reset(reset));
  dffe_ref_191 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [4]),
        .\genblk1[15].regout (\genblk1[15].regout [4]),
        .q_i_3__126(q_i_3__122),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_31),
        .rData(rData[4]),
        .reset(reset));
  dffe_ref_192 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [5]),
        .\genblk1[15].regout (\genblk1[15].regout [5]),
        .q_i_3__127(q_i_3__122),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_31),
        .rData(rData[5]),
        .reset(reset));
  dffe_ref_193 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [6]),
        .\genblk1[15].regout (\genblk1[15].regout [6]),
        .q_i_3__128(q_i_3__122),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_31),
        .rData(rData[6]),
        .reset(reset));
  dffe_ref_194 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [7]),
        .\genblk1[15].regout (\genblk1[15].regout [7]),
        .q_i_3__129(q_i_3__122),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_31),
        .rData(rData[7]),
        .reset(reset));
  dffe_ref_195 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [8]),
        .\genblk1[15].regout (\genblk1[15].regout [8]),
        .q_i_3__130(q_i_3__122),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_31),
        .rData(rData[8]),
        .reset(reset));
  dffe_ref_196 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[14].regout (\genblk1[14].regout [9]),
        .\genblk1[15].regout (\genblk1[15].regout [9]),
        .q_i_3__131(q_i_3__122),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_31),
        .rData(rData[9]),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_1
   (\genblk1[16].regout ,
    q_reg,
    rData,
    CLK,
    reset);
  output [31:0]\genblk1[16].regout ;
  input q_reg;
  input [31:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [31:0]\genblk1[16].regout ;
  wire q_reg;
  wire [31:0]rData;
  wire reset;

  dffe_ref_133 \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [0]),
        .q_reg_0(q_reg),
        .rData(rData[0]),
        .reset(reset));
  dffe_ref_134 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [10]),
        .q_reg_0(q_reg),
        .rData(rData[10]),
        .reset(reset));
  dffe_ref_135 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [11]),
        .q_reg_0(q_reg),
        .rData(rData[11]),
        .reset(reset));
  dffe_ref_136 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [12]),
        .q_reg_0(q_reg),
        .rData(rData[12]),
        .reset(reset));
  dffe_ref_137 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [13]),
        .q_reg_0(q_reg),
        .rData(rData[13]),
        .reset(reset));
  dffe_ref_138 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [14]),
        .q_reg_0(q_reg),
        .rData(rData[14]),
        .reset(reset));
  dffe_ref_139 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [15]),
        .q_reg_0(q_reg),
        .rData(rData[15]),
        .reset(reset));
  dffe_ref_140 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [16]),
        .q_reg_0(q_reg),
        .rData(rData[16]),
        .reset(reset));
  dffe_ref_141 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [17]),
        .q_reg_0(q_reg),
        .rData(rData[17]),
        .reset(reset));
  dffe_ref_142 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [18]),
        .q_reg_0(q_reg),
        .rData(rData[18]),
        .reset(reset));
  dffe_ref_143 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [19]),
        .q_reg_0(q_reg),
        .rData(rData[19]),
        .reset(reset));
  dffe_ref_144 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [1]),
        .q_reg_0(q_reg),
        .rData(rData[1]),
        .reset(reset));
  dffe_ref_145 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [20]),
        .q_reg_0(q_reg),
        .rData(rData[20]),
        .reset(reset));
  dffe_ref_146 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [21]),
        .q_reg_0(q_reg),
        .rData(rData[21]),
        .reset(reset));
  dffe_ref_147 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [22]),
        .q_reg_0(q_reg),
        .rData(rData[22]),
        .reset(reset));
  dffe_ref_148 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [23]),
        .q_reg_0(q_reg),
        .rData(rData[23]),
        .reset(reset));
  dffe_ref_149 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [24]),
        .q_reg_0(q_reg),
        .rData(rData[24]),
        .reset(reset));
  dffe_ref_150 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [25]),
        .q_reg_0(q_reg),
        .rData(rData[25]),
        .reset(reset));
  dffe_ref_151 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [26]),
        .q_reg_0(q_reg),
        .rData(rData[26]),
        .reset(reset));
  dffe_ref_152 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [27]),
        .q_reg_0(q_reg),
        .rData(rData[27]),
        .reset(reset));
  dffe_ref_153 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [28]),
        .q_reg_0(q_reg),
        .rData(rData[28]),
        .reset(reset));
  dffe_ref_154 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [29]),
        .q_reg_0(q_reg),
        .rData(rData[29]),
        .reset(reset));
  dffe_ref_155 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [2]),
        .q_reg_0(q_reg),
        .rData(rData[2]),
        .reset(reset));
  dffe_ref_156 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [30]),
        .q_reg_0(q_reg),
        .rData(rData[30]),
        .reset(reset));
  dffe_ref_157 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [31]),
        .q_reg_0(q_reg),
        .rData(rData[31]),
        .reset(reset));
  dffe_ref_158 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [3]),
        .q_reg_0(q_reg),
        .rData(rData[3]),
        .reset(reset));
  dffe_ref_159 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [4]),
        .q_reg_0(q_reg),
        .rData(rData[4]),
        .reset(reset));
  dffe_ref_160 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [5]),
        .q_reg_0(q_reg),
        .rData(rData[5]),
        .reset(reset));
  dffe_ref_161 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [6]),
        .q_reg_0(q_reg),
        .rData(rData[6]),
        .reset(reset));
  dffe_ref_162 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [7]),
        .q_reg_0(q_reg),
        .rData(rData[7]),
        .reset(reset));
  dffe_ref_163 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [8]),
        .q_reg_0(q_reg),
        .rData(rData[8]),
        .reset(reset));
  dffe_ref_164 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[16].regout (\genblk1[16].regout [9]),
        .q_reg_0(q_reg),
        .rData(rData[9]),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_2
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    rData,
    CLK,
    reset,
    readRegAOneHot,
    \genblk1[16].regout ,
    q_i_3__90,
    \genblk1[15].regout ,
    q_i_3__122);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input q_reg_63;
  input [31:0]rData;
  input CLK;
  input reset;
  input [1:0]readRegAOneHot;
  input [31:0]\genblk1[16].regout ;
  input q_i_3__90;
  input [31:0]\genblk1[15].regout ;
  input [1:0]q_i_3__122;

  wire CLK;
  wire [31:0]\genblk1[15].regout ;
  wire [31:0]\genblk1[16].regout ;
  wire [1:0]q_i_3__122;
  wire q_i_3__90;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  dffe_ref_101 \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [0]),
        .\genblk1[16].regout (\genblk1[16].regout [0]),
        .q_i_3__122(q_i_3__122),
        .q_i_3__90(q_i_3__90),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_2(q_reg_63),
        .rData(rData[0]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_102 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [10]),
        .\genblk1[16].regout (\genblk1[16].regout [10]),
        .q_i_3__100(q_i_3__90),
        .q_i_3__132(q_i_3__122),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_63),
        .rData(rData[10]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_103 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [11]),
        .\genblk1[16].regout (\genblk1[16].regout [11]),
        .q_i_3__101(q_i_3__90),
        .q_i_3__133(q_i_3__122),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_2(q_reg_63),
        .rData(rData[11]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_104 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [12]),
        .\genblk1[16].regout (\genblk1[16].regout [12]),
        .q_i_3__102(q_i_3__90),
        .q_i_3__134(q_i_3__122),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_2(q_reg_63),
        .rData(rData[12]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_105 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [13]),
        .\genblk1[16].regout (\genblk1[16].regout [13]),
        .q_i_3__103(q_i_3__90),
        .q_i_3__135(q_i_3__122),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_63),
        .rData(rData[13]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_106 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [14]),
        .\genblk1[16].regout (\genblk1[16].regout [14]),
        .q_i_3__104(q_i_3__90),
        .q_i_3__136(q_i_3__122),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_2(q_reg_63),
        .rData(rData[14]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_107 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [15]),
        .\genblk1[16].regout (\genblk1[16].regout [15]),
        .q_i_3__105(q_i_3__90),
        .q_i_3__137(q_i_3__122),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_63),
        .rData(rData[15]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_108 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [16]),
        .\genblk1[16].regout (\genblk1[16].regout [16]),
        .q_i_3__106(q_i_3__90),
        .q_i_3__138(q_i_3__122),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_2(q_reg_63),
        .rData(rData[16]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_109 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [17]),
        .\genblk1[16].regout (\genblk1[16].regout [17]),
        .q_i_3__107(q_i_3__90),
        .q_i_3__139(q_i_3__122),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_63),
        .rData(rData[17]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_110 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [18]),
        .\genblk1[16].regout (\genblk1[16].regout [18]),
        .q_i_3__108(q_i_3__90),
        .q_i_3__140(q_i_3__122),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_2(q_reg_63),
        .rData(rData[18]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_111 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [19]),
        .\genblk1[16].regout (\genblk1[16].regout [19]),
        .q_i_3__109(q_i_3__90),
        .q_i_3__141(q_i_3__122),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_2(q_reg_63),
        .rData(rData[19]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_112 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [1]),
        .\genblk1[16].regout (\genblk1[16].regout [1]),
        .q_i_3__123(q_i_3__122),
        .q_i_3__91(q_i_3__90),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_2(q_reg_63),
        .rData(rData[1]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_113 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [20]),
        .\genblk1[16].regout (\genblk1[16].regout [20]),
        .q_i_3__110(q_i_3__90),
        .q_i_3__142(q_i_3__122),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_2(q_reg_63),
        .rData(rData[20]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_114 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [21]),
        .\genblk1[16].regout (\genblk1[16].regout [21]),
        .q_i_3__111(q_i_3__90),
        .q_i_3__143(q_i_3__122),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_63),
        .rData(rData[21]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_115 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [22]),
        .\genblk1[16].regout (\genblk1[16].regout [22]),
        .q_i_3__112(q_i_3__90),
        .q_i_3__144(q_i_3__122),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_2(q_reg_63),
        .rData(rData[22]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_116 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [23]),
        .\genblk1[16].regout (\genblk1[16].regout [23]),
        .q_i_3__113(q_i_3__90),
        .q_i_3__145(q_i_3__122),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_2(q_reg_63),
        .rData(rData[23]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_117 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [24]),
        .\genblk1[16].regout (\genblk1[16].regout [24]),
        .q_i_3__114(q_i_3__90),
        .q_i_3__146(q_i_3__122),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_2(q_reg_63),
        .rData(rData[24]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_118 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [25]),
        .\genblk1[16].regout (\genblk1[16].regout [25]),
        .q_i_3__115(q_i_3__90),
        .q_i_3__147(q_i_3__122),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_2(q_reg_63),
        .rData(rData[25]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_119 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [26]),
        .\genblk1[16].regout (\genblk1[16].regout [26]),
        .q_i_3__116(q_i_3__90),
        .q_i_3__148(q_i_3__122),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_63),
        .rData(rData[26]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_120 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [27]),
        .\genblk1[16].regout (\genblk1[16].regout [27]),
        .q_i_3__117(q_i_3__90),
        .q_i_3__149(q_i_3__122),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_2(q_reg_63),
        .rData(rData[27]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_121 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [28]),
        .\genblk1[16].regout (\genblk1[16].regout [28]),
        .q_i_3__118(q_i_3__90),
        .q_i_3__150(q_i_3__122),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_2(q_reg_63),
        .rData(rData[28]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_122 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [29]),
        .\genblk1[16].regout (\genblk1[16].regout [29]),
        .q_i_3__119(q_i_3__90),
        .q_i_3__151(q_i_3__122),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_63),
        .rData(rData[29]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_123 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [2]),
        .\genblk1[16].regout (\genblk1[16].regout [2]),
        .q_i_3__124(q_i_3__122),
        .q_i_3__92(q_i_3__90),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_63),
        .rData(rData[2]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_124 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [30]),
        .\genblk1[16].regout (\genblk1[16].regout [30]),
        .q_i_3__120(q_i_3__90),
        .q_i_3__152(q_i_3__122),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_2(q_reg_63),
        .rData(rData[30]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_125 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [31]),
        .\genblk1[16].regout (\genblk1[16].regout [31]),
        .q_i_3__121(q_i_3__90),
        .q_i_3__153(q_i_3__122),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_2(q_reg_63),
        .rData(rData[31]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_126 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [3]),
        .\genblk1[16].regout (\genblk1[16].regout [3]),
        .q_i_3__125(q_i_3__122),
        .q_i_3__93(q_i_3__90),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_2(q_reg_63),
        .rData(rData[3]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_127 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [4]),
        .\genblk1[16].regout (\genblk1[16].regout [4]),
        .q_i_3__126(q_i_3__122),
        .q_i_3__94(q_i_3__90),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_2(q_reg_63),
        .rData(rData[4]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_128 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [5]),
        .\genblk1[16].regout (\genblk1[16].regout [5]),
        .q_i_3__127(q_i_3__122),
        .q_i_3__95(q_i_3__90),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_2(q_reg_63),
        .rData(rData[5]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_129 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [6]),
        .\genblk1[16].regout (\genblk1[16].regout [6]),
        .q_i_3__128(q_i_3__122),
        .q_i_3__96(q_i_3__90),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_2(q_reg_63),
        .rData(rData[6]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_130 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [7]),
        .\genblk1[16].regout (\genblk1[16].regout [7]),
        .q_i_3__129(q_i_3__122),
        .q_i_3__97(q_i_3__90),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_2(q_reg_63),
        .rData(rData[7]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_131 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [8]),
        .\genblk1[16].regout (\genblk1[16].regout [8]),
        .q_i_3__130(q_i_3__122),
        .q_i_3__98(q_i_3__90),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_2(q_reg_63),
        .rData(rData[8]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_132 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[15].regout (\genblk1[15].regout [9]),
        .\genblk1[16].regout (\genblk1[16].regout [9]),
        .q_i_3__131(q_i_3__122),
        .q_i_3__99(q_i_3__90),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_63),
        .rData(rData[9]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_229
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    FDIRin,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    d,
    CLK,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_80,
    q_reg_81,
    XBby,
    Xctrlbus,
    q_reg_82);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output [31:0]FDIRin;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  input q_reg_46;
  input d;
  input CLK;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input [0:0]q_reg_79;
  input q_reg_80;
  input q_reg_81;
  input [0:0]XBby;
  input [0:0]Xctrlbus;
  input q_reg_82;

  wire CLK;
  wire [31:0]FDIRin;
  wire [0:0]XBby;
  wire [0:0]Xctrlbus;
  wire d;
  wire \genblk1[10].r_dff_n_3 ;
  wire \genblk1[12].r_dff_n_0 ;
  wire \genblk1[13].r_dff_n_0 ;
  wire \genblk1[14].r_dff_n_0 ;
  wire \genblk1[15].r_dff_n_0 ;
  wire \genblk1[16].r_dff_n_0 ;
  wire \genblk1[17].r_dff_n_0 ;
  wire \genblk1[18].r_dff_n_0 ;
  wire \genblk1[18].r_dff_n_2 ;
  wire \genblk1[19].r_dff_n_0 ;
  wire \genblk1[19].r_dff_n_2 ;
  wire \genblk1[20].r_dff_n_0 ;
  wire \genblk1[21].r_dff_n_0 ;
  wire \genblk1[22].r_dff_n_0 ;
  wire \genblk1[23].r_dff_n_0 ;
  wire \genblk1[24].r_dff_n_0 ;
  wire \genblk1[26].r_dff_n_0 ;
  wire \genblk1[26].r_dff_n_3 ;
  wire \genblk1[26].r_dff_n_4 ;
  wire \genblk1[27].r_dff_n_0 ;
  wire \genblk1[28].r_dff_n_0 ;
  wire \genblk1[29].r_dff_n_0 ;
  wire \genblk1[2].r_dff_n_2 ;
  wire \genblk1[30].r_dff_n_0 ;
  wire \genblk1[4].r_dff_n_3 ;
  wire \genblk1[7].r_dff_n_2 ;
  wire \genblk1[8].r_dff_n_2 ;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire [0:0]q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_9;

  dffe_ref_230 \genblk1[0].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[0]),
        .q_i_5__38(q_reg),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_24),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_76),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77));
  dffe_ref_231 \genblk1[10].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[10]),
        .q_i_5__46(\genblk1[13].r_dff_n_0 ),
        .q_i_5__46_0(\genblk1[14].r_dff_n_0 ),
        .q_i_5__46_1(\genblk1[15].r_dff_n_0 ),
        .q_i_5__46_2(\genblk1[12].r_dff_n_0 ),
        .q_i_5__46_3(q_reg_9),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_18),
        .q_reg_10(q_reg_6),
        .q_reg_11(q_reg_7),
        .q_reg_2(\genblk1[10].r_dff_n_3 ),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_56),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(q_reg_11),
        .q_reg_8(q_reg),
        .q_reg_9(\genblk1[2].r_dff_n_2 ));
  dffe_ref_232 \genblk1[11].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[11]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_34),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_57),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_7),
        .q_reg_7(q_reg_8),
        .q_reg_8(q_reg_20));
  dffe_ref_233 \genblk1[12].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[12]),
        .q_reg_0(\genblk1[12].r_dff_n_0 ),
        .q_reg_1(q_reg_27),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_58),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_8),
        .q_reg_7(q_reg_7),
        .q_reg_8(q_reg_9),
        .q_reg_9(q_reg_20));
  dffe_ref_234 \genblk1[13].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[13]),
        .q_reg_0(\genblk1[13].r_dff_n_0 ),
        .q_reg_1(q_reg_19),
        .q_reg_10(q_reg_20),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_59),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_9),
        .q_reg_7(q_reg_7),
        .q_reg_8(q_reg_8),
        .q_reg_9(\genblk1[12].r_dff_n_0 ));
  dffe_ref_235 \genblk1[14].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[14]),
        .q_reg_0(\genblk1[14].r_dff_n_0 ),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_60),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[7].r_dff_n_2 ));
  dffe_ref_236 \genblk1[15].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[15]),
        .q_reg_0(\genblk1[15].r_dff_n_0 ),
        .q_reg_1(q_reg_32),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_61),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[14].r_dff_n_0 ),
        .q_reg_7(\genblk1[7].r_dff_n_2 ));
  dffe_ref_237 \genblk1[16].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[16]),
        .q_reg_0(\genblk1[16].r_dff_n_0 ),
        .q_reg_1(q_reg_26),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_62),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[8].r_dff_n_2 ));
  dffe_ref_238 \genblk1[17].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[17]),
        .q_reg_0(\genblk1[17].r_dff_n_0 ),
        .q_reg_1(q_reg_28),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_63),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[16].r_dff_n_0 ),
        .q_reg_7(\genblk1[14].r_dff_n_0 ),
        .q_reg_8(\genblk1[7].r_dff_n_2 ),
        .q_reg_9(\genblk1[15].r_dff_n_0 ));
  dffe_ref_239 \genblk1[18].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[18]),
        .q_reg_0(\genblk1[18].r_dff_n_0 ),
        .q_reg_1(\genblk1[18].r_dff_n_2 ),
        .q_reg_10(\genblk1[14].r_dff_n_0 ),
        .q_reg_11(\genblk1[16].r_dff_n_0 ),
        .q_reg_2(q_reg_31),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_64),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(\genblk1[17].r_dff_n_0 ),
        .q_reg_8(\genblk1[15].r_dff_n_0 ),
        .q_reg_9(\genblk1[7].r_dff_n_2 ));
  dffe_ref_240 \genblk1[19].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[19]),
        .q_i_3__89(\genblk1[21].r_dff_n_0 ),
        .q_i_3__89_0(\genblk1[22].r_dff_n_0 ),
        .q_i_3__89_1(\genblk1[23].r_dff_n_0 ),
        .q_i_3__89_2(\genblk1[20].r_dff_n_0 ),
        .q_i_3__89_3(\genblk1[18].r_dff_n_0 ),
        .q_reg_0(\genblk1[19].r_dff_n_0 ),
        .q_reg_1(\genblk1[19].r_dff_n_2 ),
        .q_reg_2(q_reg_30),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_65),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(\genblk1[18].r_dff_n_2 ));
  dffe_ref_241 \genblk1[1].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[1]),
        .d(d),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_47),
        .q_reg_3(q_reg_77));
  dffe_ref_242 \genblk1[20].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[20]),
        .q_reg_0(\genblk1[20].r_dff_n_0 ),
        .q_reg_1(q_reg_29),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_66),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[19].r_dff_n_0 ),
        .q_reg_7(\genblk1[18].r_dff_n_2 ));
  dffe_ref_243 \genblk1[21].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[21]),
        .q_reg_0(\genblk1[21].r_dff_n_0 ),
        .q_reg_1(q_reg_21),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_67),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[20].r_dff_n_0 ),
        .q_reg_7(\genblk1[18].r_dff_n_2 ),
        .q_reg_8(\genblk1[19].r_dff_n_0 ));
  dffe_ref_244 \genblk1[22].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[22]),
        .q_reg_0(\genblk1[22].r_dff_n_0 ),
        .q_reg_1(q_reg_23),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_68),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[21].r_dff_n_0 ),
        .q_reg_7(\genblk1[19].r_dff_n_0 ),
        .q_reg_8(\genblk1[18].r_dff_n_2 ),
        .q_reg_9(\genblk1[20].r_dff_n_0 ));
  dffe_ref_245 \genblk1[23].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[23]),
        .q_reg_0(\genblk1[23].r_dff_n_0 ),
        .q_reg_1(q_reg_22),
        .q_reg_10(\genblk1[22].r_dff_n_0 ),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_69),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[20].r_dff_n_0 ),
        .q_reg_7(\genblk1[18].r_dff_n_2 ),
        .q_reg_8(\genblk1[19].r_dff_n_0 ),
        .q_reg_9(\genblk1[21].r_dff_n_0 ));
  dffe_ref_246 \genblk1[24].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[24]),
        .q_reg_0(\genblk1[24].r_dff_n_0 ),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_70),
        .q_reg_3(q_reg_47),
        .q_reg_4(q_reg_77));
  dffe_ref_247 \genblk1[25].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[25]),
        .q_i_2__36(q_reg_13),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_14),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_71),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77));
  dffe_ref_248 \genblk1[26].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[26]),
        .q_reg_0(\genblk1[26].r_dff_n_0 ),
        .q_reg_1(q_reg_12),
        .q_reg_10(q_reg_79),
        .q_reg_11(\genblk1[29].r_dff_n_0 ),
        .q_reg_12(\genblk1[30].r_dff_n_0 ),
        .q_reg_13(\genblk1[28].r_dff_n_0 ),
        .q_reg_14(\genblk1[27].r_dff_n_0 ),
        .q_reg_2(\genblk1[26].r_dff_n_3 ),
        .q_reg_3(\genblk1[26].r_dff_n_4 ),
        .q_reg_4(q_reg_46),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(q_reg_10),
        .q_reg_8(q_reg_13),
        .q_reg_9(q_reg_78));
  dffe_ref_249 \genblk1[27].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[27]),
        .q_reg_0(\genblk1[27].r_dff_n_0 ),
        .q_reg_1(q_reg_15),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_72),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_10),
        .q_reg_7(\genblk1[26].r_dff_n_0 ),
        .q_reg_8(q_reg_13));
  dffe_ref_250 \genblk1[28].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[28]),
        .q_reg_0(\genblk1[28].r_dff_n_0 ),
        .q_reg_1(q_reg_16),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_73),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[27].r_dff_n_0 ),
        .q_reg_7(\genblk1[26].r_dff_n_0 ),
        .q_reg_8(q_reg_10),
        .q_reg_9(q_reg_13));
  dffe_ref_251 \genblk1[29].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[29]),
        .q_reg_0(\genblk1[29].r_dff_n_0 ),
        .q_reg_1(q_reg_25),
        .q_reg_10(q_reg_13),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_74),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[26].r_dff_n_0 ),
        .q_reg_7(\genblk1[27].r_dff_n_0 ),
        .q_reg_8(\genblk1[28].r_dff_n_0 ),
        .q_reg_9(q_reg_10));
  dffe_ref_252 \genblk1[2].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[2]),
        .q_i_3__60(q_reg_1),
        .q_i_3__60_0(q_reg_3),
        .q_i_3__60_1(q_reg_4),
        .q_i_3__60_2(q_reg_5),
        .q_i_3__60_3(q_reg_2),
        .q_reg_0(q_reg_0),
        .q_reg_1(\genblk1[2].r_dff_n_2 ),
        .q_reg_2(q_reg_43),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_48),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(q_reg),
        .q_reg_8(q_reg_11));
  dffe_ref_253 \genblk1[30].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[30]),
        .q_reg_0(\genblk1[30].r_dff_n_0 ),
        .q_reg_1(q_reg_17),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_75),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(\genblk1[26].r_dff_n_4 ),
        .q_reg_7(q_reg_13));
  dffe_ref_254 \genblk1[31].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[31]),
        .XBby(XBby),
        .Xctrlbus(Xctrlbus),
        .q_reg_0(q_reg_45),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_47),
        .q_reg_3(q_reg_77),
        .q_reg_4(\genblk1[26].r_dff_n_3 ),
        .q_reg_5(q_reg_13),
        .q_reg_6(q_reg_80),
        .q_reg_7(q_reg_81),
        .q_reg_8(q_reg_79),
        .q_reg_9(q_reg_82));
  dffe_ref_255 \genblk1[3].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[3]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_35),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_49),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_0),
        .q_reg_7(q_reg_11),
        .q_reg_8(q_reg));
  dffe_ref_256 \genblk1[4].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[4]),
        .q_i_4__72(q_reg_3),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_36),
        .q_reg_10(q_reg_0),
        .q_reg_2(\genblk1[4].r_dff_n_3 ),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_50),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(q_reg_1),
        .q_reg_8(q_reg),
        .q_reg_9(q_reg_11));
  dffe_ref_257 \genblk1[5].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[5]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_37),
        .q_reg_10(q_reg_1),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_51),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77),
        .q_reg_6(q_reg_2),
        .q_reg_7(q_reg_0),
        .q_reg_8(q_reg_11),
        .q_reg_9(q_reg));
  dffe_ref_258 \genblk1[6].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[6]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_38),
        .q_reg_10(q_reg_6),
        .q_reg_2(q_reg_42),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_52),
        .q_reg_5(q_reg_47),
        .q_reg_6(q_reg_77),
        .q_reg_7(q_reg_79),
        .q_reg_8(\genblk1[4].r_dff_n_3 ),
        .q_reg_9(q_reg_5));
  dffe_ref_259 \genblk1[7].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[7]),
        .q_i_3__80(\genblk1[13].r_dff_n_0 ),
        .q_i_3__80_0(q_reg_9),
        .q_i_3__80_1(q_reg_7),
        .q_i_3__80_2(q_reg_8),
        .q_i_3__80_3(\genblk1[12].r_dff_n_0 ),
        .q_reg_0(q_reg_5),
        .q_reg_1(\genblk1[7].r_dff_n_2 ),
        .q_reg_10(q_reg_6),
        .q_reg_2(q_reg_20),
        .q_reg_3(q_reg_41),
        .q_reg_4(q_reg_46),
        .q_reg_5(q_reg_53),
        .q_reg_6(q_reg_47),
        .q_reg_7(q_reg_77),
        .q_reg_8(\genblk1[4].r_dff_n_3 ),
        .q_reg_9(q_reg_4));
  dffe_ref_260 \genblk1[8].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[8]),
        .q_i_2__47(q_reg_5),
        .q_i_2__47_0(\genblk1[4].r_dff_n_3 ),
        .q_i_2__47_1(q_reg_4),
        .q_i_3__73(\genblk1[10].r_dff_n_3 ),
        .q_i_3__73_0(q_reg_7),
        .q_i_3__73_1(q_reg_11),
        .q_i_3__73_2(q_reg),
        .q_i_3__73_3(\genblk1[2].r_dff_n_2 ),
        .q_reg_0(q_reg_6),
        .q_reg_1(\genblk1[8].r_dff_n_2 ),
        .q_reg_10(\genblk1[19].r_dff_n_2 ),
        .q_reg_11(\genblk1[17].r_dff_n_0 ),
        .q_reg_12(\genblk1[24].r_dff_n_0 ),
        .q_reg_2(q_reg_39),
        .q_reg_3(q_reg_13),
        .q_reg_4(q_reg_44),
        .q_reg_5(q_reg_46),
        .q_reg_6(q_reg_54),
        .q_reg_7(q_reg_47),
        .q_reg_8(q_reg_77),
        .q_reg_9(\genblk1[16].r_dff_n_0 ));
  dffe_ref_261 \genblk1[9].r_dff 
       (.CLK(CLK),
        .FDIRin(FDIRin[9]),
        .q_i_2__120(q_reg_20),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_46),
        .q_reg_3(q_reg_55),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_77));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_269
   (q_reg,
    dvs,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    d0,
    ctrl_div,
    alu_inB,
    CLK,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_i_2__0,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_i_2__20,
    q_i_2__15,
    writeEnable0,
    q_reg_36,
    mult_ready,
    ALUop);
  output [29:0]q_reg;
  output [0:0]dvs;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output [1:0]q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output d0;
  input ctrl_div;
  input [31:0]alu_inB;
  input CLK;
  input [25:0]q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_i_2__0;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_i_2__20;
  input q_i_2__15;
  input writeEnable0;
  input q_reg_36;
  input mult_ready;
  input [1:0]ALUop;

  wire [1:0]ALUop;
  wire CLK;
  wire [31:0]alu_inB;
  wire ctrl_div;
  wire d0;
  wire [0:0]dvs;
  wire [7:7]dvs__0;
  wire \genblk1[10].r_dff_n_1 ;
  wire \genblk1[15].r_dff_n_1 ;
  wire \genblk1[18].r_dff_n_1 ;
  wire \genblk1[21].r_dff_n_2 ;
  wire \genblk1[26].r_dff_n_2 ;
  wire \genblk1[2].r_dff_n_1 ;
  wire \genblk1[31].r_dff_n_13 ;
  wire mult_ready;
  wire q_i_2__0;
  wire q_i_2__15;
  wire q_i_2__20;
  wire [29:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire [25:0]q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [1:0]q_reg_8;
  wire q_reg_9;
  wire writeEnable0;

  dffe_ref_270 \genblk1[0].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[0]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[0]),
        .q_reg_1(q_reg_8[0]),
        .q_reg_2(q_reg_30[0]),
        .q_reg_3(q_reg_32),
        .q_reg_4(q_reg_2),
        .q_reg_5(q_reg[1]));
  dffe_ref_271 \genblk1[10].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[10]),
        .ctrl_div(ctrl_div),
        .q_i_6__9(q_reg[10]),
        .q_i_6__9_0(q_reg[7]),
        .q_i_6__9_1(q_reg[8]),
        .q_reg_0(q_reg[9]),
        .q_reg_1(\genblk1[10].r_dff_n_1 ));
  dffe_ref_272 \genblk1[11].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[11]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[10]),
        .q_reg_1(q_reg_19),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_273 \genblk1[12].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[12]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[11]),
        .q_reg_1(q_reg_6),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_274 \genblk1[13].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[13]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[12]));
  dffe_ref_275 \genblk1[14].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[14]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[13]));
  dffe_ref_276 \genblk1[15].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[15]),
        .ctrl_div(ctrl_div),
        .q_i_2__29(q_reg[13:11]),
        .q_i_2__29_0(\genblk1[10].r_dff_n_1 ),
        .q_reg_0(q_reg[14]),
        .q_reg_1(\genblk1[15].r_dff_n_1 ));
  dffe_ref_277 \genblk1[16].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[16]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[15]));
  dffe_ref_278 \genblk1[17].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[17]),
        .ctrl_div(ctrl_div),
        .q_i_2__13({q_reg_30[25],q_reg_30[15:14]}),
        .q_i_2__13_0(q_reg[15]),
        .q_i_2__13_1(dvs),
        .q_reg_0(q_reg[16]),
        .q_reg_1(q_reg_20));
  dffe_ref_279 \genblk1[18].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[18]),
        .ctrl_div(ctrl_div),
        .q_i_7__8({q_reg[18],q_reg[16:15]}),
        .q_reg_0(q_reg[17]),
        .q_reg_1(\genblk1[18].r_dff_n_1 ));
  dffe_ref_280 \genblk1[19].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[19]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[18]),
        .q_reg_1(q_reg_24),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_281 \genblk1[1].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[1]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[1]));
  dffe_ref_282 \genblk1[20].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[20]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[19]),
        .q_reg_1(q_reg_23),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_283 \genblk1[21].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[21]),
        .ctrl_div(ctrl_div),
        .q_i_2__11(q_reg_30[25]),
        .q_i_2__11_0(dvs),
        .q_i_2__29({q_reg[22:21],q_reg[19]}),
        .q_i_2__29_0(\genblk1[18].r_dff_n_1 ),
        .q_reg_0(q_reg[20]),
        .q_reg_1(q_reg_22),
        .q_reg_2(\genblk1[21].r_dff_n_2 ));
  dffe_ref_284 \genblk1[22].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[22]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[21]));
  dffe_ref_285 \genblk1[23].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[23]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[22]),
        .q_reg_1(q_reg_7),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_286 \genblk1[24].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[24]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[23]));
  dffe_ref_287 \genblk1[25].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[25]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[24]));
  dffe_ref_288 \genblk1[26].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[26]),
        .ctrl_div(ctrl_div),
        .q_i_8__2(q_reg[26]),
        .q_i_8__2_0(q_reg[24:23]),
        .q_reg_0(q_reg[25]),
        .q_reg_1(q_reg_28),
        .q_reg_2(\genblk1[26].r_dff_n_2 ),
        .q_reg_3(q_reg_30[25]),
        .q_reg_4(dvs));
  dffe_ref_289 \genblk1[27].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[27]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[26]),
        .q_reg_1(q_reg_27),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_290 \genblk1[28].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[28]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[27]),
        .q_reg_1(q_reg_14),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_291 \genblk1[29].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[29]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[28]));
  dffe_ref_292 \genblk1[2].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[2]),
        .ctrl_div(ctrl_div),
        .q_i_5__10(q_reg[3]),
        .q_i_5__10_0(q_reg[1:0]),
        .q_reg_0(q_reg[2]),
        .q_reg_1(\genblk1[2].r_dff_n_1 ));
  dffe_ref_293 \genblk1[30].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[30]),
        .ctrl_div(ctrl_div),
        .q_i_2__18(q_reg_30[25]),
        .q_i_2__18_0(dvs),
        .q_reg_0(q_reg[29]),
        .q_reg_1(q_reg_15));
  dffe_ref_294 \genblk1[31].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[31]),
        .ctrl_div(ctrl_div),
        .q_i_2__15(q_i_2__15),
        .q_i_2__20(q_i_2__20),
        .q_i_2__29({q_reg[29:24],q_reg[21:19],q_reg[17],q_reg[13:9],q_reg[7],q_reg[4:3]}),
        .q_i_2__29_0(\genblk1[26].r_dff_n_2 ),
        .q_reg_0(dvs),
        .q_reg_1(q_reg_1),
        .q_reg_10(q_reg_21),
        .q_reg_11(q_reg_25),
        .q_reg_12(q_reg_26),
        .q_reg_13(\genblk1[31].r_dff_n_13 ),
        .q_reg_14({q_reg_30[25:16],q_reg_30[13:7],q_reg_30[3:2]}),
        .q_reg_15(q_reg_31),
        .q_reg_16(q_reg[8]),
        .q_reg_17(q_reg_33),
        .q_reg_18(q_reg_34),
        .q_reg_19(q_reg_35),
        .q_reg_2(q_reg_2),
        .q_reg_3(q_reg_3),
        .q_reg_4(q_reg_4),
        .q_reg_5(q_reg_9),
        .q_reg_6(q_reg_10),
        .q_reg_7(q_reg_11),
        .q_reg_8(q_reg_12),
        .q_reg_9(q_reg_13));
  dffe_ref_295 \genblk1[3].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[3]),
        .ctrl_div(ctrl_div),
        .dvs__0(dvs__0),
        .q_i_2__0_0(q_i_2__0),
        .q_reg_0(q_reg[3]),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_8[1]),
        .q_reg_3(q_reg_17),
        .q_reg_4({q_reg_30[25],q_reg_30[6:1]}),
        .q_reg_5(dvs),
        .q_reg_6(q_reg[5]),
        .q_reg_7({q_reg[6],q_reg[4],q_reg[2]}),
        .q_reg_8(q_reg_2));
  dffe_ref_296 \genblk1[4].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[4]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[4]),
        .q_reg_1(q_reg_5),
        .q_reg_2(q_reg_30[25]),
        .q_reg_3(dvs));
  dffe_ref_297 \genblk1[5].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[5]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[5]));
  dffe_ref_298 \genblk1[6].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[6]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[6]));
  dffe_ref_299 \genblk1[7].r_dff 
       (.ALUop(ALUop),
        .CLK(CLK),
        .alu_inB(alu_inB[7]),
        .ctrl_div(ctrl_div),
        .d0(d0),
        .dvs__0(dvs__0),
        .mult_ready(mult_ready),
        .q_i_2__21(q_reg_30[25]),
        .q_i_2__21_0(dvs),
        .q_i_2__29_0({q_reg[6],q_reg[4]}),
        .q_i_2__29_1(q_reg[5]),
        .q_i_2__29_2(\genblk1[2].r_dff_n_1 ),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_29),
        .q_reg_2(\genblk1[15].r_dff_n_1 ),
        .q_reg_3(\genblk1[21].r_dff_n_2 ),
        .q_reg_4(\genblk1[31].r_dff_n_13 ),
        .q_reg_5(q_reg_36),
        .writeEnable0(writeEnable0));
  dffe_ref_300 \genblk1[8].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[8]),
        .ctrl_div(ctrl_div),
        .q_i_2__20(q_reg_30[25]),
        .q_i_2__20_0(dvs),
        .q_reg_0(q_reg[7]),
        .q_reg_1(q_reg_18));
  dffe_ref_301 \genblk1[9].r_dff 
       (.CLK(CLK),
        .alu_inB(alu_inB[9]),
        .ctrl_div(ctrl_div),
        .q_reg_0(q_reg[8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_3
   (\genblk1[1].regout ,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    en,
    rData,
    CLK,
    reset,
    q_i_3__122);
  output [31:0]\genblk1[1].regout ;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  input en;
  input [31:0]rData;
  input CLK;
  input reset;
  input q_i_3__122;

  wire CLK;
  wire en;
  wire [31:0]\genblk1[1].regout ;
  wire q_i_3__122;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire reset;

  dffe_ref_69 \genblk1[0].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [0]),
        .q_i_3__122(q_i_3__122),
        .q_reg_0(q_reg),
        .rData(rData[0]),
        .reset(reset));
  dffe_ref_70 \genblk1[10].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [10]),
        .q_i_3__132(q_i_3__122),
        .q_reg_0(q_reg_9),
        .rData(rData[10]),
        .reset(reset));
  dffe_ref_71 \genblk1[11].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [11]),
        .q_i_3__133(q_i_3__122),
        .q_reg_0(q_reg_10),
        .rData(rData[11]),
        .reset(reset));
  dffe_ref_72 \genblk1[12].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [12]),
        .q_i_3__134(q_i_3__122),
        .q_reg_0(q_reg_11),
        .rData(rData[12]),
        .reset(reset));
  dffe_ref_73 \genblk1[13].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [13]),
        .q_i_3__135(q_i_3__122),
        .q_reg_0(q_reg_12),
        .rData(rData[13]),
        .reset(reset));
  dffe_ref_74 \genblk1[14].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [14]),
        .q_i_3__136(q_i_3__122),
        .q_reg_0(q_reg_13),
        .rData(rData[14]),
        .reset(reset));
  dffe_ref_75 \genblk1[15].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [15]),
        .q_i_3__137(q_i_3__122),
        .q_reg_0(q_reg_14),
        .rData(rData[15]),
        .reset(reset));
  dffe_ref_76 \genblk1[16].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [16]),
        .q_i_3__138(q_i_3__122),
        .q_reg_0(q_reg_15),
        .rData(rData[16]),
        .reset(reset));
  dffe_ref_77 \genblk1[17].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [17]),
        .q_i_3__139(q_i_3__122),
        .q_reg_0(q_reg_16),
        .rData(rData[17]),
        .reset(reset));
  dffe_ref_78 \genblk1[18].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [18]),
        .q_i_3__140(q_i_3__122),
        .q_reg_0(q_reg_17),
        .rData(rData[18]),
        .reset(reset));
  dffe_ref_79 \genblk1[19].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [19]),
        .q_i_3__141(q_i_3__122),
        .q_reg_0(q_reg_18),
        .rData(rData[19]),
        .reset(reset));
  dffe_ref_80 \genblk1[1].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [1]),
        .q_i_3__123(q_i_3__122),
        .q_reg_0(q_reg_0),
        .rData(rData[1]),
        .reset(reset));
  dffe_ref_81 \genblk1[20].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [20]),
        .q_i_3__142(q_i_3__122),
        .q_reg_0(q_reg_19),
        .rData(rData[20]),
        .reset(reset));
  dffe_ref_82 \genblk1[21].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [21]),
        .q_i_3__143(q_i_3__122),
        .q_reg_0(q_reg_20),
        .rData(rData[21]),
        .reset(reset));
  dffe_ref_83 \genblk1[22].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [22]),
        .q_i_3__144(q_i_3__122),
        .q_reg_0(q_reg_21),
        .rData(rData[22]),
        .reset(reset));
  dffe_ref_84 \genblk1[23].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [23]),
        .q_i_3__145(q_i_3__122),
        .q_reg_0(q_reg_22),
        .rData(rData[23]),
        .reset(reset));
  dffe_ref_85 \genblk1[24].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [24]),
        .q_i_3__146(q_i_3__122),
        .q_reg_0(q_reg_23),
        .rData(rData[24]),
        .reset(reset));
  dffe_ref_86 \genblk1[25].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [25]),
        .q_i_3__147(q_i_3__122),
        .q_reg_0(q_reg_24),
        .rData(rData[25]),
        .reset(reset));
  dffe_ref_87 \genblk1[26].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [26]),
        .q_i_3__148(q_i_3__122),
        .q_reg_0(q_reg_25),
        .rData(rData[26]),
        .reset(reset));
  dffe_ref_88 \genblk1[27].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [27]),
        .q_i_3__149(q_i_3__122),
        .q_reg_0(q_reg_26),
        .rData(rData[27]),
        .reset(reset));
  dffe_ref_89 \genblk1[28].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [28]),
        .q_i_3__150(q_i_3__122),
        .q_reg_0(q_reg_27),
        .rData(rData[28]),
        .reset(reset));
  dffe_ref_90 \genblk1[29].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [29]),
        .q_i_3__151(q_i_3__122),
        .q_reg_0(q_reg_28),
        .rData(rData[29]),
        .reset(reset));
  dffe_ref_91 \genblk1[2].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [2]),
        .q_i_3__124(q_i_3__122),
        .q_reg_0(q_reg_1),
        .rData(rData[2]),
        .reset(reset));
  dffe_ref_92 \genblk1[30].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [30]),
        .q_i_3__152(q_i_3__122),
        .q_reg_0(q_reg_29),
        .rData(rData[30]),
        .reset(reset));
  dffe_ref_93 \genblk1[31].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [31]),
        .q_i_3__153(q_i_3__122),
        .q_reg_0(q_reg_30),
        .rData(rData[31]),
        .reset(reset));
  dffe_ref_94 \genblk1[3].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [3]),
        .q_i_3__125(q_i_3__122),
        .q_reg_0(q_reg_2),
        .rData(rData[3]),
        .reset(reset));
  dffe_ref_95 \genblk1[4].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [4]),
        .q_i_3__126(q_i_3__122),
        .q_reg_0(q_reg_3),
        .rData(rData[4]),
        .reset(reset));
  dffe_ref_96 \genblk1[5].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [5]),
        .q_i_3__127(q_i_3__122),
        .q_reg_0(q_reg_4),
        .rData(rData[5]),
        .reset(reset));
  dffe_ref_97 \genblk1[6].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [6]),
        .q_i_3__128(q_i_3__122),
        .q_reg_0(q_reg_5),
        .rData(rData[6]),
        .reset(reset));
  dffe_ref_98 \genblk1[7].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [7]),
        .q_i_3__129(q_i_3__122),
        .q_reg_0(q_reg_6),
        .rData(rData[7]),
        .reset(reset));
  dffe_ref_99 \genblk1[8].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [8]),
        .q_i_3__130(q_i_3__122),
        .q_reg_0(q_reg_7),
        .rData(rData[8]),
        .reset(reset));
  dffe_ref_100 \genblk1[9].r_dff 
       (.CLK(CLK),
        .en(en),
        .\genblk1[1].regout (\genblk1[1].regout [9]),
        .q_i_3__131(q_i_3__122),
        .q_reg_0(q_reg_8),
        .rData(rData[9]),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_4
   (\genblk1[30].regout ,
    q_reg,
    rData,
    CLK,
    reset);
  output [31:0]\genblk1[30].regout ;
  input q_reg;
  input [31:0]rData;
  input CLK;
  input reset;

  wire CLK;
  wire [31:0]\genblk1[30].regout ;
  wire q_reg;
  wire [31:0]rData;
  wire reset;

  dffe_ref_37 \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [0]),
        .q_reg_0(q_reg),
        .rData(rData[0]),
        .reset(reset));
  dffe_ref_38 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [10]),
        .q_reg_0(q_reg),
        .rData(rData[10]),
        .reset(reset));
  dffe_ref_39 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [11]),
        .q_reg_0(q_reg),
        .rData(rData[11]),
        .reset(reset));
  dffe_ref_40 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [12]),
        .q_reg_0(q_reg),
        .rData(rData[12]),
        .reset(reset));
  dffe_ref_41 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [13]),
        .q_reg_0(q_reg),
        .rData(rData[13]),
        .reset(reset));
  dffe_ref_42 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [14]),
        .q_reg_0(q_reg),
        .rData(rData[14]),
        .reset(reset));
  dffe_ref_43 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [15]),
        .q_reg_0(q_reg),
        .rData(rData[15]),
        .reset(reset));
  dffe_ref_44 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [16]),
        .q_reg_0(q_reg),
        .rData(rData[16]),
        .reset(reset));
  dffe_ref_45 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [17]),
        .q_reg_0(q_reg),
        .rData(rData[17]),
        .reset(reset));
  dffe_ref_46 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [18]),
        .q_reg_0(q_reg),
        .rData(rData[18]),
        .reset(reset));
  dffe_ref_47 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [19]),
        .q_reg_0(q_reg),
        .rData(rData[19]),
        .reset(reset));
  dffe_ref_48 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [1]),
        .q_reg_0(q_reg),
        .rData(rData[1]),
        .reset(reset));
  dffe_ref_49 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [20]),
        .q_reg_0(q_reg),
        .rData(rData[20]),
        .reset(reset));
  dffe_ref_50 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [21]),
        .q_reg_0(q_reg),
        .rData(rData[21]),
        .reset(reset));
  dffe_ref_51 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [22]),
        .q_reg_0(q_reg),
        .rData(rData[22]),
        .reset(reset));
  dffe_ref_52 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [23]),
        .q_reg_0(q_reg),
        .rData(rData[23]),
        .reset(reset));
  dffe_ref_53 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [24]),
        .q_reg_0(q_reg),
        .rData(rData[24]),
        .reset(reset));
  dffe_ref_54 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [25]),
        .q_reg_0(q_reg),
        .rData(rData[25]),
        .reset(reset));
  dffe_ref_55 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [26]),
        .q_reg_0(q_reg),
        .rData(rData[26]),
        .reset(reset));
  dffe_ref_56 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [27]),
        .q_reg_0(q_reg),
        .rData(rData[27]),
        .reset(reset));
  dffe_ref_57 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [28]),
        .q_reg_0(q_reg),
        .rData(rData[28]),
        .reset(reset));
  dffe_ref_58 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [29]),
        .q_reg_0(q_reg),
        .rData(rData[29]),
        .reset(reset));
  dffe_ref_59 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [2]),
        .q_reg_0(q_reg),
        .rData(rData[2]),
        .reset(reset));
  dffe_ref_60 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [30]),
        .q_reg_0(q_reg),
        .rData(rData[30]),
        .reset(reset));
  dffe_ref_61 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [31]),
        .q_reg_0(q_reg),
        .rData(rData[31]),
        .reset(reset));
  dffe_ref_62 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [3]),
        .q_reg_0(q_reg),
        .rData(rData[3]),
        .reset(reset));
  dffe_ref_63 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [4]),
        .q_reg_0(q_reg),
        .rData(rData[4]),
        .reset(reset));
  dffe_ref_64 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [5]),
        .q_reg_0(q_reg),
        .rData(rData[5]),
        .reset(reset));
  dffe_ref_65 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [6]),
        .q_reg_0(q_reg),
        .rData(rData[6]),
        .reset(reset));
  dffe_ref_66 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [7]),
        .q_reg_0(q_reg),
        .rData(rData[7]),
        .reset(reset));
  dffe_ref_67 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [8]),
        .q_reg_0(q_reg),
        .rData(rData[8]),
        .reset(reset));
  dffe_ref_68 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [9]),
        .q_reg_0(q_reg),
        .rData(rData[9]),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_5
   (q_reg,
    q_reg_0,
    rData,
    CLK,
    reset,
    q_reg_1,
    readRegAOneHot,
    \genblk1[30].regout ,
    q_i_2__131,
    q_i_2__131_0,
    q_i_2__132,
    q_i_2__132_0,
    q_i_2__133,
    q_i_2__133_0,
    q_i_2__134,
    q_i_2__134_0,
    q_i_2__135,
    q_i_2__135_0,
    q_i_2__136,
    q_i_2__136_0,
    q_i_2__137,
    q_i_2__137_0,
    q_i_2__138,
    q_i_2__138_0,
    q_i_2__139,
    q_i_2__139_0,
    q_i_2__140,
    q_i_2__140_0,
    q_i_2__141,
    q_i_2__141_0,
    q_i_2__142,
    q_i_2__142_0,
    q_i_2__143,
    q_i_2__143_0,
    q_i_2__144,
    q_i_2__144_0,
    q_i_2__145,
    q_i_2__145_0,
    q_i_2__146,
    q_i_2__146_0,
    q_i_2__147,
    q_i_2__147_0,
    q_i_2__148,
    q_i_2__148_0,
    q_i_2__149,
    q_i_2__149_0,
    q_i_2__150,
    q_i_2__150_0,
    q_i_2__151,
    q_i_2__151_0,
    q_i_2__152,
    q_i_2__152_0,
    q_i_2__153,
    q_i_2__153_0,
    q_i_2__154,
    q_i_2__154_0,
    q_i_2__155,
    q_i_2__155_0,
    q_i_2__156,
    q_i_2__156_0,
    q_i_2__157,
    q_i_2__157_0,
    q_i_2__158,
    q_i_2__158_0,
    q_i_2__159,
    q_i_2__159_0,
    q_i_2__160,
    q_i_2__160_0,
    q_i_2__161,
    q_i_2__161_0,
    q_i_2__162,
    q_i_2__162_0,
    q_i_3__122,
    q_i_3__122_0,
    q_i_2__163,
    q_i_2__163_0,
    q_i_2__163_1,
    q_i_2__164,
    q_i_2__164_0,
    q_i_2__164_1,
    q_i_2__165,
    q_i_2__165_0,
    q_i_2__165_1,
    q_i_2__166,
    q_i_2__166_0,
    q_i_2__166_1,
    q_i_2__167,
    q_i_2__167_0,
    q_i_2__167_1,
    q_i_2__168,
    q_i_2__168_0,
    q_i_2__168_1,
    q_i_2__169,
    q_i_2__169_0,
    q_i_2__169_1,
    q_i_2__170,
    q_i_2__170_0,
    q_i_2__170_1,
    q_i_2__171,
    q_i_2__171_0,
    q_i_2__171_1,
    q_i_2__172,
    q_i_2__172_0,
    q_i_2__172_1,
    q_i_2__173,
    q_i_2__173_0,
    q_i_2__173_1,
    q_i_2__174,
    q_i_2__174_0,
    q_i_2__174_1,
    q_i_2__175,
    q_i_2__175_0,
    q_i_2__175_1,
    q_i_2__176,
    q_i_2__176_0,
    q_i_2__176_1,
    q_i_2__177,
    q_i_2__177_0,
    q_i_2__177_1,
    q_i_2__178,
    q_i_2__178_0,
    q_i_2__178_1,
    q_i_2__179,
    q_i_2__179_0,
    q_i_2__179_1,
    q_i_2__180,
    q_i_2__180_0,
    q_i_2__180_1,
    q_i_2__181,
    q_i_2__181_0,
    q_i_2__181_1,
    q_i_2__182,
    q_i_2__182_0,
    q_i_2__182_1,
    q_i_2__183,
    q_i_2__183_0,
    q_i_2__183_1,
    q_i_2__184,
    q_i_2__184_0,
    q_i_2__184_1,
    q_i_2__185,
    q_i_2__185_0,
    q_i_2__185_1,
    q_i_2__186,
    q_i_2__186_0,
    q_i_2__186_1,
    q_i_2__187,
    q_i_2__187_0,
    q_i_2__187_1,
    q_i_2__188,
    q_i_2__188_0,
    q_i_2__188_1,
    q_i_2__189,
    q_i_2__189_0,
    q_i_2__189_1,
    q_i_2__190,
    q_i_2__190_0,
    q_i_2__190_1,
    q_i_2__191,
    q_i_2__191_0,
    q_i_2__191_1,
    q_i_2__192,
    q_i_2__192_0,
    q_i_2__192_1,
    q_i_2__193,
    q_i_2__193_0,
    q_i_2__193_1,
    q_i_2__194,
    q_i_2__194_0,
    q_i_2__194_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65);
  output [63:0]q_reg;
  input q_reg_0;
  input [31:0]rData;
  input CLK;
  input reset;
  input q_reg_1;
  input [1:0]readRegAOneHot;
  input [31:0]\genblk1[30].regout ;
  input q_i_2__131;
  input q_i_2__131_0;
  input q_i_2__132;
  input q_i_2__132_0;
  input q_i_2__133;
  input q_i_2__133_0;
  input q_i_2__134;
  input q_i_2__134_0;
  input q_i_2__135;
  input q_i_2__135_0;
  input q_i_2__136;
  input q_i_2__136_0;
  input q_i_2__137;
  input q_i_2__137_0;
  input q_i_2__138;
  input q_i_2__138_0;
  input q_i_2__139;
  input q_i_2__139_0;
  input q_i_2__140;
  input q_i_2__140_0;
  input q_i_2__141;
  input q_i_2__141_0;
  input q_i_2__142;
  input q_i_2__142_0;
  input q_i_2__143;
  input q_i_2__143_0;
  input q_i_2__144;
  input q_i_2__144_0;
  input q_i_2__145;
  input q_i_2__145_0;
  input q_i_2__146;
  input q_i_2__146_0;
  input q_i_2__147;
  input q_i_2__147_0;
  input q_i_2__148;
  input q_i_2__148_0;
  input q_i_2__149;
  input q_i_2__149_0;
  input q_i_2__150;
  input q_i_2__150_0;
  input q_i_2__151;
  input q_i_2__151_0;
  input q_i_2__152;
  input q_i_2__152_0;
  input q_i_2__153;
  input q_i_2__153_0;
  input q_i_2__154;
  input q_i_2__154_0;
  input q_i_2__155;
  input q_i_2__155_0;
  input q_i_2__156;
  input q_i_2__156_0;
  input q_i_2__157;
  input q_i_2__157_0;
  input q_i_2__158;
  input q_i_2__158_0;
  input q_i_2__159;
  input q_i_2__159_0;
  input q_i_2__160;
  input q_i_2__160_0;
  input q_i_2__161;
  input q_i_2__161_0;
  input q_i_2__162;
  input q_i_2__162_0;
  input q_i_3__122;
  input q_i_3__122_0;
  input q_i_2__163;
  input q_i_2__163_0;
  input q_i_2__163_1;
  input q_i_2__164;
  input q_i_2__164_0;
  input q_i_2__164_1;
  input q_i_2__165;
  input q_i_2__165_0;
  input q_i_2__165_1;
  input q_i_2__166;
  input q_i_2__166_0;
  input q_i_2__166_1;
  input q_i_2__167;
  input q_i_2__167_0;
  input q_i_2__167_1;
  input q_i_2__168;
  input q_i_2__168_0;
  input q_i_2__168_1;
  input q_i_2__169;
  input q_i_2__169_0;
  input q_i_2__169_1;
  input q_i_2__170;
  input q_i_2__170_0;
  input q_i_2__170_1;
  input q_i_2__171;
  input q_i_2__171_0;
  input q_i_2__171_1;
  input q_i_2__172;
  input q_i_2__172_0;
  input q_i_2__172_1;
  input q_i_2__173;
  input q_i_2__173_0;
  input q_i_2__173_1;
  input q_i_2__174;
  input q_i_2__174_0;
  input q_i_2__174_1;
  input q_i_2__175;
  input q_i_2__175_0;
  input q_i_2__175_1;
  input q_i_2__176;
  input q_i_2__176_0;
  input q_i_2__176_1;
  input q_i_2__177;
  input q_i_2__177_0;
  input q_i_2__177_1;
  input q_i_2__178;
  input q_i_2__178_0;
  input q_i_2__178_1;
  input q_i_2__179;
  input q_i_2__179_0;
  input q_i_2__179_1;
  input q_i_2__180;
  input q_i_2__180_0;
  input q_i_2__180_1;
  input q_i_2__181;
  input q_i_2__181_0;
  input q_i_2__181_1;
  input q_i_2__182;
  input q_i_2__182_0;
  input q_i_2__182_1;
  input q_i_2__183;
  input q_i_2__183_0;
  input q_i_2__183_1;
  input q_i_2__184;
  input q_i_2__184_0;
  input q_i_2__184_1;
  input q_i_2__185;
  input q_i_2__185_0;
  input q_i_2__185_1;
  input q_i_2__186;
  input q_i_2__186_0;
  input q_i_2__186_1;
  input q_i_2__187;
  input q_i_2__187_0;
  input q_i_2__187_1;
  input q_i_2__188;
  input q_i_2__188_0;
  input q_i_2__188_1;
  input q_i_2__189;
  input q_i_2__189_0;
  input q_i_2__189_1;
  input q_i_2__190;
  input q_i_2__190_0;
  input q_i_2__190_1;
  input q_i_2__191;
  input q_i_2__191_0;
  input q_i_2__191_1;
  input q_i_2__192;
  input q_i_2__192_0;
  input q_i_2__192_1;
  input q_i_2__193;
  input q_i_2__193_0;
  input q_i_2__193_1;
  input q_i_2__194;
  input q_i_2__194_0;
  input q_i_2__194_1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;

  wire CLK;
  wire [31:0]\genblk1[30].regout ;
  wire q_i_2__131;
  wire q_i_2__131_0;
  wire q_i_2__132;
  wire q_i_2__132_0;
  wire q_i_2__133;
  wire q_i_2__133_0;
  wire q_i_2__134;
  wire q_i_2__134_0;
  wire q_i_2__135;
  wire q_i_2__135_0;
  wire q_i_2__136;
  wire q_i_2__136_0;
  wire q_i_2__137;
  wire q_i_2__137_0;
  wire q_i_2__138;
  wire q_i_2__138_0;
  wire q_i_2__139;
  wire q_i_2__139_0;
  wire q_i_2__140;
  wire q_i_2__140_0;
  wire q_i_2__141;
  wire q_i_2__141_0;
  wire q_i_2__142;
  wire q_i_2__142_0;
  wire q_i_2__143;
  wire q_i_2__143_0;
  wire q_i_2__144;
  wire q_i_2__144_0;
  wire q_i_2__145;
  wire q_i_2__145_0;
  wire q_i_2__146;
  wire q_i_2__146_0;
  wire q_i_2__147;
  wire q_i_2__147_0;
  wire q_i_2__148;
  wire q_i_2__148_0;
  wire q_i_2__149;
  wire q_i_2__149_0;
  wire q_i_2__150;
  wire q_i_2__150_0;
  wire q_i_2__151;
  wire q_i_2__151_0;
  wire q_i_2__152;
  wire q_i_2__152_0;
  wire q_i_2__153;
  wire q_i_2__153_0;
  wire q_i_2__154;
  wire q_i_2__154_0;
  wire q_i_2__155;
  wire q_i_2__155_0;
  wire q_i_2__156;
  wire q_i_2__156_0;
  wire q_i_2__157;
  wire q_i_2__157_0;
  wire q_i_2__158;
  wire q_i_2__158_0;
  wire q_i_2__159;
  wire q_i_2__159_0;
  wire q_i_2__160;
  wire q_i_2__160_0;
  wire q_i_2__161;
  wire q_i_2__161_0;
  wire q_i_2__162;
  wire q_i_2__162_0;
  wire q_i_2__163;
  wire q_i_2__163_0;
  wire q_i_2__163_1;
  wire q_i_2__164;
  wire q_i_2__164_0;
  wire q_i_2__164_1;
  wire q_i_2__165;
  wire q_i_2__165_0;
  wire q_i_2__165_1;
  wire q_i_2__166;
  wire q_i_2__166_0;
  wire q_i_2__166_1;
  wire q_i_2__167;
  wire q_i_2__167_0;
  wire q_i_2__167_1;
  wire q_i_2__168;
  wire q_i_2__168_0;
  wire q_i_2__168_1;
  wire q_i_2__169;
  wire q_i_2__169_0;
  wire q_i_2__169_1;
  wire q_i_2__170;
  wire q_i_2__170_0;
  wire q_i_2__170_1;
  wire q_i_2__171;
  wire q_i_2__171_0;
  wire q_i_2__171_1;
  wire q_i_2__172;
  wire q_i_2__172_0;
  wire q_i_2__172_1;
  wire q_i_2__173;
  wire q_i_2__173_0;
  wire q_i_2__173_1;
  wire q_i_2__174;
  wire q_i_2__174_0;
  wire q_i_2__174_1;
  wire q_i_2__175;
  wire q_i_2__175_0;
  wire q_i_2__175_1;
  wire q_i_2__176;
  wire q_i_2__176_0;
  wire q_i_2__176_1;
  wire q_i_2__177;
  wire q_i_2__177_0;
  wire q_i_2__177_1;
  wire q_i_2__178;
  wire q_i_2__178_0;
  wire q_i_2__178_1;
  wire q_i_2__179;
  wire q_i_2__179_0;
  wire q_i_2__179_1;
  wire q_i_2__180;
  wire q_i_2__180_0;
  wire q_i_2__180_1;
  wire q_i_2__181;
  wire q_i_2__181_0;
  wire q_i_2__181_1;
  wire q_i_2__182;
  wire q_i_2__182_0;
  wire q_i_2__182_1;
  wire q_i_2__183;
  wire q_i_2__183_0;
  wire q_i_2__183_1;
  wire q_i_2__184;
  wire q_i_2__184_0;
  wire q_i_2__184_1;
  wire q_i_2__185;
  wire q_i_2__185_0;
  wire q_i_2__185_1;
  wire q_i_2__186;
  wire q_i_2__186_0;
  wire q_i_2__186_1;
  wire q_i_2__187;
  wire q_i_2__187_0;
  wire q_i_2__187_1;
  wire q_i_2__188;
  wire q_i_2__188_0;
  wire q_i_2__188_1;
  wire q_i_2__189;
  wire q_i_2__189_0;
  wire q_i_2__189_1;
  wire q_i_2__190;
  wire q_i_2__190_0;
  wire q_i_2__190_1;
  wire q_i_2__191;
  wire q_i_2__191_0;
  wire q_i_2__191_1;
  wire q_i_2__192;
  wire q_i_2__192_0;
  wire q_i_2__192_1;
  wire q_i_2__193;
  wire q_i_2__193_0;
  wire q_i_2__193_1;
  wire q_i_2__194;
  wire q_i_2__194_0;
  wire q_i_2__194_1;
  wire q_i_3__122;
  wire q_i_3__122_0;
  wire [63:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire [1:0]readRegAOneHot;
  wire reset;

  dffe_ref \genblk1[0].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [0]),
        .q_i_2__131_0(q_i_2__131),
        .q_i_2__131_1(q_i_2__131_0),
        .q_i_2__163_0(q_i_2__163),
        .q_i_2__163_1(q_i_2__163_0),
        .q_i_2__163_2(q_i_2__163_1),
        .q_i_3__122_0(q_i_3__122),
        .q_i_3__122_1(q_i_3__122_0),
        .q_reg_0({q_reg[32],q_reg[0]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_2),
        .q_reg_4(q_reg_34),
        .rData(rData[0]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_6 \genblk1[10].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [10]),
        .q_i_2__141_0(q_i_2__141),
        .q_i_2__141_1(q_i_2__141_0),
        .q_i_2__173_0(q_i_2__173),
        .q_i_2__173_1(q_i_2__173_0),
        .q_i_2__173_2(q_i_2__173_1),
        .q_i_3__132_0(q_i_3__122),
        .q_i_3__132_1(q_i_3__122_0),
        .q_reg_0({q_reg[42],q_reg[10]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_12),
        .q_reg_4(q_reg_44),
        .rData(rData[10]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_7 \genblk1[11].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [11]),
        .q_i_2__142_0(q_i_2__142),
        .q_i_2__142_1(q_i_2__142_0),
        .q_i_2__174_0(q_i_2__174),
        .q_i_2__174_1(q_i_2__174_0),
        .q_i_2__174_2(q_i_2__174_1),
        .q_i_3__133_0(q_i_3__122),
        .q_i_3__133_1(q_i_3__122_0),
        .q_reg_0({q_reg[43],q_reg[11]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_13),
        .q_reg_4(q_reg_45),
        .rData(rData[11]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_8 \genblk1[12].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [12]),
        .q_i_2__143_0(q_i_2__143),
        .q_i_2__143_1(q_i_2__143_0),
        .q_i_2__175_0(q_i_2__175),
        .q_i_2__175_1(q_i_2__175_0),
        .q_i_2__175_2(q_i_2__175_1),
        .q_i_3__134_0(q_i_3__122),
        .q_i_3__134_1(q_i_3__122_0),
        .q_reg_0({q_reg[44],q_reg[12]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_14),
        .q_reg_4(q_reg_46),
        .rData(rData[12]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_9 \genblk1[13].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [13]),
        .q_i_2__144_0(q_i_2__144),
        .q_i_2__144_1(q_i_2__144_0),
        .q_i_2__176_0(q_i_2__176),
        .q_i_2__176_1(q_i_2__176_0),
        .q_i_2__176_2(q_i_2__176_1),
        .q_i_3__135_0(q_i_3__122),
        .q_i_3__135_1(q_i_3__122_0),
        .q_reg_0({q_reg[45],q_reg[13]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_15),
        .q_reg_4(q_reg_47),
        .rData(rData[13]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_10 \genblk1[14].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [14]),
        .q_i_2__145_0(q_i_2__145),
        .q_i_2__145_1(q_i_2__145_0),
        .q_i_2__177_0(q_i_2__177),
        .q_i_2__177_1(q_i_2__177_0),
        .q_i_2__177_2(q_i_2__177_1),
        .q_i_3__136_0(q_i_3__122),
        .q_i_3__136_1(q_i_3__122_0),
        .q_reg_0({q_reg[46],q_reg[14]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_16),
        .q_reg_4(q_reg_48),
        .rData(rData[14]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_11 \genblk1[15].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [15]),
        .q_i_2__146_0(q_i_2__146),
        .q_i_2__146_1(q_i_2__146_0),
        .q_i_2__178_0(q_i_2__178),
        .q_i_2__178_1(q_i_2__178_0),
        .q_i_2__178_2(q_i_2__178_1),
        .q_i_3__137_0(q_i_3__122),
        .q_i_3__137_1(q_i_3__122_0),
        .q_reg_0({q_reg[47],q_reg[15]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_17),
        .q_reg_4(q_reg_49),
        .rData(rData[15]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_12 \genblk1[16].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [16]),
        .q_i_2__147_0(q_i_2__147),
        .q_i_2__147_1(q_i_2__147_0),
        .q_i_2__179_0(q_i_2__179),
        .q_i_2__179_1(q_i_2__179_0),
        .q_i_2__179_2(q_i_2__179_1),
        .q_i_3__138_0(q_i_3__122),
        .q_i_3__138_1(q_i_3__122_0),
        .q_reg_0({q_reg[48],q_reg[16]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_18),
        .q_reg_4(q_reg_50),
        .rData(rData[16]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_13 \genblk1[17].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [17]),
        .q_i_2__148_0(q_i_2__148),
        .q_i_2__148_1(q_i_2__148_0),
        .q_i_2__180_0(q_i_2__180),
        .q_i_2__180_1(q_i_2__180_0),
        .q_i_2__180_2(q_i_2__180_1),
        .q_i_3__139_0(q_i_3__122),
        .q_i_3__139_1(q_i_3__122_0),
        .q_reg_0({q_reg[49],q_reg[17]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_19),
        .q_reg_4(q_reg_51),
        .rData(rData[17]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_14 \genblk1[18].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [18]),
        .q_i_2__149_0(q_i_2__149),
        .q_i_2__149_1(q_i_2__149_0),
        .q_i_2__181_0(q_i_2__181),
        .q_i_2__181_1(q_i_2__181_0),
        .q_i_2__181_2(q_i_2__181_1),
        .q_i_3__140_0(q_i_3__122),
        .q_i_3__140_1(q_i_3__122_0),
        .q_reg_0({q_reg[50],q_reg[18]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_20),
        .q_reg_4(q_reg_52),
        .rData(rData[18]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_15 \genblk1[19].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [19]),
        .q_i_2__150_0(q_i_2__150),
        .q_i_2__150_1(q_i_2__150_0),
        .q_i_2__182_0(q_i_2__182),
        .q_i_2__182_1(q_i_2__182_0),
        .q_i_2__182_2(q_i_2__182_1),
        .q_i_3__141_0(q_i_3__122),
        .q_i_3__141_1(q_i_3__122_0),
        .q_reg_0({q_reg[51],q_reg[19]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_21),
        .q_reg_4(q_reg_53),
        .rData(rData[19]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_16 \genblk1[1].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [1]),
        .q_i_2__132_0(q_i_2__132),
        .q_i_2__132_1(q_i_2__132_0),
        .q_i_2__164_0(q_i_2__164),
        .q_i_2__164_1(q_i_2__164_0),
        .q_i_2__164_2(q_i_2__164_1),
        .q_i_3__123_0(q_i_3__122),
        .q_i_3__123_1(q_i_3__122_0),
        .q_reg_0({q_reg[33],q_reg[1]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_3),
        .q_reg_4(q_reg_35),
        .rData(rData[1]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_17 \genblk1[20].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [20]),
        .q_i_2__151_0(q_i_2__151),
        .q_i_2__151_1(q_i_2__151_0),
        .q_i_2__183_0(q_i_2__183),
        .q_i_2__183_1(q_i_2__183_0),
        .q_i_2__183_2(q_i_2__183_1),
        .q_i_3__142_0(q_i_3__122),
        .q_i_3__142_1(q_i_3__122_0),
        .q_reg_0({q_reg[52],q_reg[20]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_22),
        .q_reg_4(q_reg_54),
        .rData(rData[20]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_18 \genblk1[21].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [21]),
        .q_i_2__152_0(q_i_2__152),
        .q_i_2__152_1(q_i_2__152_0),
        .q_i_2__184_0(q_i_2__184),
        .q_i_2__184_1(q_i_2__184_0),
        .q_i_2__184_2(q_i_2__184_1),
        .q_i_3__143_0(q_i_3__122),
        .q_i_3__143_1(q_i_3__122_0),
        .q_reg_0({q_reg[53],q_reg[21]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_23),
        .q_reg_4(q_reg_55),
        .rData(rData[21]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_19 \genblk1[22].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [22]),
        .q_i_2__153_0(q_i_2__153),
        .q_i_2__153_1(q_i_2__153_0),
        .q_i_2__185_0(q_i_2__185),
        .q_i_2__185_1(q_i_2__185_0),
        .q_i_2__185_2(q_i_2__185_1),
        .q_i_3__144_0(q_i_3__122),
        .q_i_3__144_1(q_i_3__122_0),
        .q_reg_0({q_reg[54],q_reg[22]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_24),
        .q_reg_4(q_reg_56),
        .rData(rData[22]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_20 \genblk1[23].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [23]),
        .q_i_2__154_0(q_i_2__154),
        .q_i_2__154_1(q_i_2__154_0),
        .q_i_2__186_0(q_i_2__186),
        .q_i_2__186_1(q_i_2__186_0),
        .q_i_2__186_2(q_i_2__186_1),
        .q_i_3__145_0(q_i_3__122),
        .q_i_3__145_1(q_i_3__122_0),
        .q_reg_0({q_reg[55],q_reg[23]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_25),
        .q_reg_4(q_reg_57),
        .rData(rData[23]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_21 \genblk1[24].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [24]),
        .q_i_2__155_0(q_i_2__155),
        .q_i_2__155_1(q_i_2__155_0),
        .q_i_2__187_0(q_i_2__187),
        .q_i_2__187_1(q_i_2__187_0),
        .q_i_2__187_2(q_i_2__187_1),
        .q_i_3__146_0(q_i_3__122),
        .q_i_3__146_1(q_i_3__122_0),
        .q_reg_0({q_reg[56],q_reg[24]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_26),
        .q_reg_4(q_reg_58),
        .rData(rData[24]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_22 \genblk1[25].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [25]),
        .q_i_2__156_0(q_i_2__156),
        .q_i_2__156_1(q_i_2__156_0),
        .q_i_2__188_0(q_i_2__188),
        .q_i_2__188_1(q_i_2__188_0),
        .q_i_2__188_2(q_i_2__188_1),
        .q_i_3__147_0(q_i_3__122),
        .q_i_3__147_1(q_i_3__122_0),
        .q_reg_0({q_reg[57],q_reg[25]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_27),
        .q_reg_4(q_reg_59),
        .rData(rData[25]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_23 \genblk1[26].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [26]),
        .q_i_2__157_0(q_i_2__157),
        .q_i_2__157_1(q_i_2__157_0),
        .q_i_2__189_0(q_i_2__189),
        .q_i_2__189_1(q_i_2__189_0),
        .q_i_2__189_2(q_i_2__189_1),
        .q_i_3__148_0(q_i_3__122),
        .q_i_3__148_1(q_i_3__122_0),
        .q_reg_0({q_reg[58],q_reg[26]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_28),
        .q_reg_4(q_reg_60),
        .rData(rData[26]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_24 \genblk1[27].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [27]),
        .q_i_2__158_0(q_i_2__158),
        .q_i_2__158_1(q_i_2__158_0),
        .q_i_2__190_0(q_i_2__190),
        .q_i_2__190_1(q_i_2__190_0),
        .q_i_2__190_2(q_i_2__190_1),
        .q_i_3__149_0(q_i_3__122),
        .q_i_3__149_1(q_i_3__122_0),
        .q_reg_0({q_reg[59],q_reg[27]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_29),
        .q_reg_4(q_reg_61),
        .rData(rData[27]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_25 \genblk1[28].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [28]),
        .q_i_2__159_0(q_i_2__159),
        .q_i_2__159_1(q_i_2__159_0),
        .q_i_2__191_0(q_i_2__191),
        .q_i_2__191_1(q_i_2__191_0),
        .q_i_2__191_2(q_i_2__191_1),
        .q_i_3__150_0(q_i_3__122),
        .q_i_3__150_1(q_i_3__122_0),
        .q_reg_0({q_reg[60],q_reg[28]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_30),
        .q_reg_4(q_reg_62),
        .rData(rData[28]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_26 \genblk1[29].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [29]),
        .q_i_2__160_0(q_i_2__160),
        .q_i_2__160_1(q_i_2__160_0),
        .q_i_2__192_0(q_i_2__192),
        .q_i_2__192_1(q_i_2__192_0),
        .q_i_2__192_2(q_i_2__192_1),
        .q_i_3__151_0(q_i_3__122),
        .q_i_3__151_1(q_i_3__122_0),
        .q_reg_0({q_reg[61],q_reg[29]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_31),
        .q_reg_4(q_reg_63),
        .rData(rData[29]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_27 \genblk1[2].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [2]),
        .q_i_2__133_0(q_i_2__133),
        .q_i_2__133_1(q_i_2__133_0),
        .q_i_2__165_0(q_i_2__165),
        .q_i_2__165_1(q_i_2__165_0),
        .q_i_2__165_2(q_i_2__165_1),
        .q_i_3__124_0(q_i_3__122),
        .q_i_3__124_1(q_i_3__122_0),
        .q_reg_0({q_reg[34],q_reg[2]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_4),
        .q_reg_4(q_reg_36),
        .rData(rData[2]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_28 \genblk1[30].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [30]),
        .q_i_2__161_0(q_i_2__161),
        .q_i_2__161_1(q_i_2__161_0),
        .q_i_2__193_0(q_i_2__193),
        .q_i_2__193_1(q_i_2__193_0),
        .q_i_2__193_2(q_i_2__193_1),
        .q_i_3__152_0(q_i_3__122),
        .q_i_3__152_1(q_i_3__122_0),
        .q_reg_0({q_reg[62],q_reg[30]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_32),
        .q_reg_4(q_reg_64),
        .rData(rData[30]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_29 \genblk1[31].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [31]),
        .q_i_2__162_0(q_i_2__162),
        .q_i_2__162_1(q_i_2__162_0),
        .q_i_2__194_0(q_i_2__194),
        .q_i_2__194_1(q_i_2__194_0),
        .q_i_2__194_2(q_i_2__194_1),
        .q_i_3__153_0(q_i_3__122),
        .q_i_3__153_1(q_i_3__122_0),
        .q_reg_0({q_reg[63],q_reg[31]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_33),
        .q_reg_4(q_reg_65),
        .rData(rData[31]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_30 \genblk1[3].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [3]),
        .q_i_2__134_0(q_i_2__134),
        .q_i_2__134_1(q_i_2__134_0),
        .q_i_2__166_0(q_i_2__166),
        .q_i_2__166_1(q_i_2__166_0),
        .q_i_2__166_2(q_i_2__166_1),
        .q_i_3__125_0(q_i_3__122),
        .q_i_3__125_1(q_i_3__122_0),
        .q_reg_0({q_reg[35],q_reg[3]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_5),
        .q_reg_4(q_reg_37),
        .rData(rData[3]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_31 \genblk1[4].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [4]),
        .q_i_2__135_0(q_i_2__135),
        .q_i_2__135_1(q_i_2__135_0),
        .q_i_2__167_0(q_i_2__167),
        .q_i_2__167_1(q_i_2__167_0),
        .q_i_2__167_2(q_i_2__167_1),
        .q_i_3__126_0(q_i_3__122),
        .q_i_3__126_1(q_i_3__122_0),
        .q_reg_0({q_reg[36],q_reg[4]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_38),
        .rData(rData[4]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_32 \genblk1[5].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [5]),
        .q_i_2__136_0(q_i_2__136),
        .q_i_2__136_1(q_i_2__136_0),
        .q_i_2__168_0(q_i_2__168),
        .q_i_2__168_1(q_i_2__168_0),
        .q_i_2__168_2(q_i_2__168_1),
        .q_i_3__127_0(q_i_3__122),
        .q_i_3__127_1(q_i_3__122_0),
        .q_reg_0({q_reg[37],q_reg[5]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_7),
        .q_reg_4(q_reg_39),
        .rData(rData[5]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_33 \genblk1[6].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [6]),
        .q_i_2__137_0(q_i_2__137),
        .q_i_2__137_1(q_i_2__137_0),
        .q_i_2__169_0(q_i_2__169),
        .q_i_2__169_1(q_i_2__169_0),
        .q_i_2__169_2(q_i_2__169_1),
        .q_i_3__128_0(q_i_3__122),
        .q_i_3__128_1(q_i_3__122_0),
        .q_reg_0({q_reg[38],q_reg[6]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_8),
        .q_reg_4(q_reg_40),
        .rData(rData[6]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_34 \genblk1[7].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [7]),
        .q_i_2__138_0(q_i_2__138),
        .q_i_2__138_1(q_i_2__138_0),
        .q_i_2__170_0(q_i_2__170),
        .q_i_2__170_1(q_i_2__170_0),
        .q_i_2__170_2(q_i_2__170_1),
        .q_i_3__129_0(q_i_3__122),
        .q_i_3__129_1(q_i_3__122_0),
        .q_reg_0({q_reg[39],q_reg[7]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_9),
        .q_reg_4(q_reg_41),
        .rData(rData[7]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_35 \genblk1[8].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [8]),
        .q_i_2__139_0(q_i_2__139),
        .q_i_2__139_1(q_i_2__139_0),
        .q_i_2__171_0(q_i_2__171),
        .q_i_2__171_1(q_i_2__171_0),
        .q_i_2__171_2(q_i_2__171_1),
        .q_i_3__130_0(q_i_3__122),
        .q_i_3__130_1(q_i_3__122_0),
        .q_reg_0({q_reg[40],q_reg[8]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_10),
        .q_reg_4(q_reg_42),
        .rData(rData[8]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
  dffe_ref_36 \genblk1[9].r_dff 
       (.CLK(CLK),
        .\genblk1[30].regout (\genblk1[30].regout [9]),
        .q_i_2__140_0(q_i_2__140),
        .q_i_2__140_1(q_i_2__140_0),
        .q_i_2__172_0(q_i_2__172),
        .q_i_2__172_1(q_i_2__172_0),
        .q_i_2__172_2(q_i_2__172_1),
        .q_i_3__131_0(q_i_3__122),
        .q_i_3__131_1(q_i_3__122_0),
        .q_reg_0({q_reg[41],q_reg[9]}),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_11),
        .q_reg_4(q_reg_43),
        .rData(rData[9]),
        .readRegAOneHot(readRegAOneHot),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized0
   (q_reg,
    q_reg_0,
    DXIRin,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_i_9__17,
    q_i_9__18,
    q_i_9__19,
    q_i_9__20,
    q_i_9__21,
    q_i_9__22,
    q_i_9__23,
    q_i_9__24,
    q_i_9__25,
    q_i_9__26,
    q_i_9__27,
    q_i_9__28,
    q_i_9__29,
    q_i_9__30,
    q_i_9__31,
    q_i_9__32,
    q_i_9__33,
    q_i_9__34,
    q_i_9__35,
    q_i_9__36,
    q_i_9__37,
    q_i_9__38,
    q_i_9__39,
    q_i_9__40,
    q_i_9__41,
    q_i_9__42,
    q_i_9__43,
    q_i_9__44,
    q_i_9__45,
    q_i_9__46,
    q_i_9__47,
    q_i_9__48,
    q_i_10__14,
    q_i_10__15,
    q_i_10__16,
    q_i_10__17,
    q_i_10__18,
    q_i_10__19,
    q_i_10__20,
    q_i_10__21,
    q_i_10__22,
    q_i_10__23,
    q_i_10__24,
    q_i_10__25,
    q_i_10__26,
    q_i_10__27,
    q_i_10__28,
    q_i_10__29,
    q_i_10__30,
    q_i_10__31,
    q_i_10__32,
    q_i_10__33,
    q_i_10__34,
    q_i_10__35,
    q_i_10__36,
    q_i_10__37,
    q_i_10__38,
    q_i_10__39,
    q_i_10__40,
    q_i_10__41,
    q_i_10__42,
    q_i_10__43,
    q_i_10__44,
    q_i_10__45,
    q_reg_17,
    clk0,
    q_reg_18,
    FDIRin,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_i_6__30,
    q_i_4__45);
  output q_reg;
  output [5:0]q_reg_0;
  output [54:0]DXIRin;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_i_9__17;
  output q_i_9__18;
  output q_i_9__19;
  output q_i_9__20;
  output q_i_9__21;
  output q_i_9__22;
  output q_i_9__23;
  output q_i_9__24;
  output q_i_9__25;
  output q_i_9__26;
  output q_i_9__27;
  output q_i_9__28;
  output q_i_9__29;
  output q_i_9__30;
  output q_i_9__31;
  output q_i_9__32;
  output q_i_9__33;
  output q_i_9__34;
  output q_i_9__35;
  output q_i_9__36;
  output q_i_9__37;
  output q_i_9__38;
  output q_i_9__39;
  output q_i_9__40;
  output q_i_9__41;
  output q_i_9__42;
  output q_i_9__43;
  output q_i_9__44;
  output q_i_9__45;
  output q_i_9__46;
  output q_i_9__47;
  output q_i_9__48;
  output q_i_10__14;
  output q_i_10__15;
  output q_i_10__16;
  output q_i_10__17;
  output q_i_10__18;
  output q_i_10__19;
  output q_i_10__20;
  output q_i_10__21;
  output q_i_10__22;
  output q_i_10__23;
  output q_i_10__24;
  output q_i_10__25;
  output q_i_10__26;
  output q_i_10__27;
  output q_i_10__28;
  output q_i_10__29;
  output q_i_10__30;
  output q_i_10__31;
  output q_i_10__32;
  output q_i_10__33;
  output q_i_10__34;
  output q_i_10__35;
  output q_i_10__36;
  output q_i_10__37;
  output q_i_10__38;
  output q_i_10__39;
  output q_i_10__40;
  output q_i_10__41;
  output q_i_10__42;
  output q_i_10__43;
  output q_i_10__44;
  output q_i_10__45;
  input [12:0]q_reg_17;
  input clk0;
  input q_reg_18;
  input [31:0]FDIRin;
  input q_reg_19;
  input [3:0]q_reg_20;
  input q_reg_21;
  input q_i_6__30;
  input q_i_4__45;

  wire [54:0]DXIRin;
  wire [30:13]FDIR;
  wire [31:0]FDIRin;
  wire [29:0]\RegisterFile/readRegBOneHot ;
  wire clk0;
  wire \genblk1[14].r_dff_n_2 ;
  wire \genblk1[21].r_dff_n_1 ;
  wire \genblk1[21].r_dff_n_10 ;
  wire \genblk1[21].r_dff_n_11 ;
  wire \genblk1[21].r_dff_n_12 ;
  wire \genblk1[21].r_dff_n_13 ;
  wire \genblk1[21].r_dff_n_14 ;
  wire \genblk1[21].r_dff_n_15 ;
  wire \genblk1[21].r_dff_n_16 ;
  wire \genblk1[21].r_dff_n_17 ;
  wire \genblk1[21].r_dff_n_18 ;
  wire \genblk1[21].r_dff_n_19 ;
  wire \genblk1[21].r_dff_n_20 ;
  wire \genblk1[21].r_dff_n_21 ;
  wire \genblk1[21].r_dff_n_22 ;
  wire \genblk1[21].r_dff_n_23 ;
  wire \genblk1[21].r_dff_n_24 ;
  wire \genblk1[21].r_dff_n_25 ;
  wire \genblk1[21].r_dff_n_26 ;
  wire \genblk1[21].r_dff_n_27 ;
  wire \genblk1[21].r_dff_n_28 ;
  wire \genblk1[21].r_dff_n_29 ;
  wire \genblk1[21].r_dff_n_3 ;
  wire \genblk1[21].r_dff_n_30 ;
  wire \genblk1[21].r_dff_n_31 ;
  wire \genblk1[21].r_dff_n_32 ;
  wire \genblk1[21].r_dff_n_33 ;
  wire \genblk1[21].r_dff_n_34 ;
  wire \genblk1[21].r_dff_n_4 ;
  wire \genblk1[21].r_dff_n_5 ;
  wire \genblk1[21].r_dff_n_6 ;
  wire \genblk1[21].r_dff_n_7 ;
  wire \genblk1[21].r_dff_n_8 ;
  wire \genblk1[21].r_dff_n_9 ;
  wire \genblk1[22].r_dff_n_2 ;
  wire \genblk1[27].r_dff_n_4 ;
  wire \genblk1[27].r_dff_n_7 ;
  wire \genblk1[28].r_dff_n_6 ;
  wire \genblk1[29].r_dff_n_3 ;
  wire q_i_10__14;
  wire q_i_10__15;
  wire q_i_10__16;
  wire q_i_10__17;
  wire q_i_10__18;
  wire q_i_10__19;
  wire q_i_10__20;
  wire q_i_10__21;
  wire q_i_10__22;
  wire q_i_10__23;
  wire q_i_10__24;
  wire q_i_10__25;
  wire q_i_10__26;
  wire q_i_10__27;
  wire q_i_10__28;
  wire q_i_10__29;
  wire q_i_10__30;
  wire q_i_10__31;
  wire q_i_10__32;
  wire q_i_10__33;
  wire q_i_10__34;
  wire q_i_10__35;
  wire q_i_10__36;
  wire q_i_10__37;
  wire q_i_10__38;
  wire q_i_10__39;
  wire q_i_10__40;
  wire q_i_10__41;
  wire q_i_10__42;
  wire q_i_10__43;
  wire q_i_10__44;
  wire q_i_10__45;
  wire q_i_4__45;
  wire q_i_6__30;
  wire q_i_9__17;
  wire q_i_9__18;
  wire q_i_9__19;
  wire q_i_9__20;
  wire q_i_9__21;
  wire q_i_9__22;
  wire q_i_9__23;
  wire q_i_9__24;
  wire q_i_9__25;
  wire q_i_9__26;
  wire q_i_9__27;
  wire q_i_9__28;
  wire q_i_9__29;
  wire q_i_9__30;
  wire q_i_9__31;
  wire q_i_9__32;
  wire q_i_9__33;
  wire q_i_9__34;
  wire q_i_9__35;
  wire q_i_9__36;
  wire q_i_9__37;
  wire q_i_9__38;
  wire q_i_9__39;
  wire q_i_9__40;
  wire q_i_9__41;
  wire q_i_9__42;
  wire q_i_9__43;
  wire q_i_9__44;
  wire q_i_9__45;
  wire q_i_9__46;
  wire q_i_9__47;
  wire q_i_9__48;
  wire q_reg;
  wire [5:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire [12:0]q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire [3:0]q_reg_20;
  wire q_reg_21;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  dffe_ref_482 \genblk1[0].r_dff 
       (.DXIRin(DXIRin[0]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_17[0]),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19));
  dffe_ref_483 \genblk1[13].r_dff 
       (.DXIRin(DXIRin[2]),
        .FDIR(FDIR[13]),
        .clk0(clk0),
        .q_i_10__45(\genblk1[27].r_dff_n_7 ),
        .q_i_9__80(q_reg_0[0]),
        .q_i_9__80_0(FDIR[22]),
        .q_i_9__80_1(q_reg_0[3]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_17[2]),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19),
        .readRegBOneHot({\RegisterFile/readRegBOneHot [2],\RegisterFile/readRegBOneHot [0]}));
  dffe_ref_484 \genblk1[14].r_dff 
       (.FDIR(FDIR[13]),
        .clk0(clk0),
        .q_i_4__45(q_reg_0[3]),
        .q_i_5__69(q_reg_0[2]),
        .q_i_5__69_0(\genblk1[27].r_dff_n_4 ),
        .q_i_5__69_1(q_reg_0[1]),
        .q_i_9__80(\genblk1[27].r_dff_n_7 ),
        .q_reg_0(q_reg_0[0]),
        .q_reg_1(q_reg_5),
        .q_reg_2(\genblk1[14].r_dff_n_2 ),
        .q_reg_3(q_reg),
        .q_reg_4(q_reg_17[3]),
        .q_reg_5(q_reg_18),
        .readRegBOneHot(\RegisterFile/readRegBOneHot [29]));
  dffe_ref_485 \genblk1[17].r_dff 
       (.clk0(clk0),
        .q_i_2__131(\genblk1[21].r_dff_n_3 ),
        .q_i_2__132(\genblk1[21].r_dff_n_4 ),
        .q_i_2__133(\genblk1[21].r_dff_n_5 ),
        .q_i_2__134(\genblk1[21].r_dff_n_6 ),
        .q_i_2__135(\genblk1[21].r_dff_n_7 ),
        .q_i_2__136(\genblk1[21].r_dff_n_8 ),
        .q_i_2__137(\genblk1[21].r_dff_n_9 ),
        .q_i_2__138(\genblk1[21].r_dff_n_10 ),
        .q_i_2__139(\genblk1[21].r_dff_n_11 ),
        .q_i_2__140(\genblk1[21].r_dff_n_12 ),
        .q_i_2__141(\genblk1[21].r_dff_n_13 ),
        .q_i_2__142(\genblk1[21].r_dff_n_14 ),
        .q_i_2__143(\genblk1[21].r_dff_n_15 ),
        .q_i_2__144(\genblk1[21].r_dff_n_16 ),
        .q_i_2__145(\genblk1[21].r_dff_n_17 ),
        .q_i_2__146(\genblk1[21].r_dff_n_18 ),
        .q_i_2__147(\genblk1[21].r_dff_n_19 ),
        .q_i_2__148(\genblk1[21].r_dff_n_20 ),
        .q_i_2__149(\genblk1[21].r_dff_n_21 ),
        .q_i_2__150(\genblk1[21].r_dff_n_22 ),
        .q_i_2__151(\genblk1[21].r_dff_n_23 ),
        .q_i_2__152(\genblk1[21].r_dff_n_24 ),
        .q_i_2__153(\genblk1[21].r_dff_n_25 ),
        .q_i_2__154(\genblk1[21].r_dff_n_26 ),
        .q_i_2__155(\genblk1[21].r_dff_n_27 ),
        .q_i_2__156(\genblk1[21].r_dff_n_28 ),
        .q_i_2__157(\genblk1[21].r_dff_n_29 ),
        .q_i_2__158(\genblk1[21].r_dff_n_30 ),
        .q_i_2__159(\genblk1[21].r_dff_n_31 ),
        .q_i_2__160(\genblk1[21].r_dff_n_32 ),
        .q_i_2__161(\genblk1[21].r_dff_n_33 ),
        .q_i_2__162(\genblk1[21].r_dff_n_34 ),
        .q_i_4__108_0(q_reg_7),
        .q_i_4__108_1(q_reg_5),
        .q_i_4__108_2(q_reg_6),
        .q_i_4__45_0(\genblk1[28].r_dff_n_6 ),
        .q_i_4__45_1(\genblk1[21].r_dff_n_1 ),
        .q_i_6__50(q_reg_0[0]),
        .q_i_6__50_0(q_reg_0[2]),
        .q_i_7__40(\genblk1[27].r_dff_n_4 ),
        .q_i_9__17(q_i_9__17),
        .q_i_9__18(q_i_9__18),
        .q_i_9__19(q_i_9__19),
        .q_i_9__20(q_i_9__20),
        .q_i_9__21(q_i_9__21),
        .q_i_9__22(q_i_9__22),
        .q_i_9__23(q_i_9__23),
        .q_i_9__24(q_i_9__24),
        .q_i_9__25(q_i_9__25),
        .q_i_9__26(q_i_9__26),
        .q_i_9__27(q_i_9__27),
        .q_i_9__28(q_i_9__28),
        .q_i_9__29(q_i_9__29),
        .q_i_9__30(q_i_9__30),
        .q_i_9__31(q_i_9__31),
        .q_i_9__32(q_i_9__32),
        .q_i_9__33(q_i_9__33),
        .q_i_9__34(q_i_9__34),
        .q_i_9__35(q_i_9__35),
        .q_i_9__36(q_i_9__36),
        .q_i_9__37(q_i_9__37),
        .q_i_9__38(q_i_9__38),
        .q_i_9__39(q_i_9__39),
        .q_i_9__40(q_i_9__40),
        .q_i_9__41(q_i_9__41),
        .q_i_9__42(q_i_9__42),
        .q_i_9__43(q_i_9__43),
        .q_i_9__44(q_i_9__44),
        .q_i_9__45(q_i_9__45),
        .q_i_9__46(q_i_9__46),
        .q_i_9__47(q_i_9__47),
        .q_i_9__48(q_i_9__48),
        .q_reg_0(q_reg_0[1]),
        .q_reg_1(q_reg),
        .q_reg_10(\genblk1[14].r_dff_n_2 ),
        .q_reg_11(q_reg_21),
        .q_reg_12(\genblk1[22].r_dff_n_2 ),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_2),
        .q_reg_4(q_reg_3),
        .q_reg_5(q_reg_13),
        .q_reg_6(q_reg_17[4]),
        .q_reg_7(q_reg_18),
        .q_reg_8(q_reg_20),
        .q_reg_9(\genblk1[29].r_dff_n_3 ));
  dffe_ref_486 \genblk1[1].r_dff 
       (.DXIRin(DXIRin[1]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_17[1]),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19));
  dffe_ref_487 \genblk1[21].r_dff 
       (.clk0(clk0),
        .q_i_4__108(q_reg_3),
        .q_i_6__30(q_reg_21),
        .q_i_6__30_0(q_reg_0[0]),
        .q_i_6__30_1(\genblk1[28].r_dff_n_6 ),
        .q_i_6__30_2(q_i_6__30),
        .q_i_7__40(q_reg_0[1]),
        .q_i_7__40_0(\genblk1[27].r_dff_n_4 ),
        .q_reg_0(q_reg_0[2]),
        .q_reg_1(\genblk1[21].r_dff_n_1 ),
        .q_reg_10(\genblk1[21].r_dff_n_10 ),
        .q_reg_11(\genblk1[21].r_dff_n_11 ),
        .q_reg_12(\genblk1[21].r_dff_n_12 ),
        .q_reg_13(\genblk1[21].r_dff_n_13 ),
        .q_reg_14(\genblk1[21].r_dff_n_14 ),
        .q_reg_15(\genblk1[21].r_dff_n_15 ),
        .q_reg_16(\genblk1[21].r_dff_n_16 ),
        .q_reg_17(\genblk1[21].r_dff_n_17 ),
        .q_reg_18(\genblk1[21].r_dff_n_18 ),
        .q_reg_19(\genblk1[21].r_dff_n_19 ),
        .q_reg_2(q_reg_4),
        .q_reg_20(\genblk1[21].r_dff_n_20 ),
        .q_reg_21(\genblk1[21].r_dff_n_21 ),
        .q_reg_22(\genblk1[21].r_dff_n_22 ),
        .q_reg_23(\genblk1[21].r_dff_n_23 ),
        .q_reg_24(\genblk1[21].r_dff_n_24 ),
        .q_reg_25(\genblk1[21].r_dff_n_25 ),
        .q_reg_26(\genblk1[21].r_dff_n_26 ),
        .q_reg_27(\genblk1[21].r_dff_n_27 ),
        .q_reg_28(\genblk1[21].r_dff_n_28 ),
        .q_reg_29(\genblk1[21].r_dff_n_29 ),
        .q_reg_3(\genblk1[21].r_dff_n_3 ),
        .q_reg_30(\genblk1[21].r_dff_n_30 ),
        .q_reg_31(\genblk1[21].r_dff_n_31 ),
        .q_reg_32(\genblk1[21].r_dff_n_32 ),
        .q_reg_33(\genblk1[21].r_dff_n_33 ),
        .q_reg_34(\genblk1[21].r_dff_n_34 ),
        .q_reg_35(q_reg),
        .q_reg_36(q_reg_17[5]),
        .q_reg_37(q_reg_18),
        .q_reg_4(\genblk1[21].r_dff_n_4 ),
        .q_reg_5(\genblk1[21].r_dff_n_5 ),
        .q_reg_6(\genblk1[21].r_dff_n_6 ),
        .q_reg_7(\genblk1[21].r_dff_n_7 ),
        .q_reg_8(\genblk1[21].r_dff_n_8 ),
        .q_reg_9(\genblk1[21].r_dff_n_9 ));
  dffe_ref_488 \genblk1[22].r_dff 
       (.DXIRin(DXIRin[3]),
        .FDIR(FDIR[13]),
        .clk0(clk0),
        .q_i_4__45(q_i_4__45),
        .q_i_4__45_0(q_i_6__30),
        .q_i_4__45_1(q_reg_0[0]),
        .q_i_4__45_2(\genblk1[27].r_dff_n_7 ),
        .q_reg_0(FDIR[22]),
        .q_reg_1(\genblk1[22].r_dff_n_2 ),
        .q_reg_2(q_reg),
        .q_reg_3(q_reg_17[6]),
        .q_reg_4(q_reg_18),
        .q_reg_5(q_reg_19));
  dffe_ref_489 \genblk1[26].r_dff 
       (.FDIR({FDIR[22],FDIR[13]}),
        .clk0(clk0),
        .q_i_10__14_0(q_i_10__14),
        .q_i_10__15_0(q_i_10__15),
        .q_i_10__16_0(q_i_10__16),
        .q_i_10__17_0(q_i_10__17),
        .q_i_10__18_0(q_i_10__18),
        .q_i_10__19_0(q_i_10__19),
        .q_i_10__20_0(q_i_10__20),
        .q_i_10__21_0(q_i_10__21),
        .q_i_10__22_0(q_i_10__22),
        .q_i_10__23_0(q_i_10__23),
        .q_i_10__24_0(q_i_10__24),
        .q_i_10__25_0(q_i_10__25),
        .q_i_10__26_0(q_i_10__26),
        .q_i_10__27_0(q_i_10__27),
        .q_i_10__28_0(q_i_10__28),
        .q_i_10__29_0(q_i_10__29),
        .q_i_10__30_0(q_i_10__30),
        .q_i_10__31_0(q_i_10__31),
        .q_i_10__32_0(q_i_10__32),
        .q_i_10__33_0(q_i_10__33),
        .q_i_10__34_0(q_i_10__34),
        .q_i_10__35_0(q_i_10__35),
        .q_i_10__36_0(q_i_10__36),
        .q_i_10__37_0(q_i_10__37),
        .q_i_10__38_0(q_i_10__38),
        .q_i_10__39_0(q_i_10__39),
        .q_i_10__40_0(q_i_10__40),
        .q_i_10__41_0(q_i_10__41),
        .q_i_10__42_0(q_i_10__42),
        .q_i_10__43_0(q_i_10__43),
        .q_i_10__44_0(q_i_10__44),
        .q_i_10__45_0(q_i_10__45),
        .q_i_4__140_0(q_reg_9),
        .q_i_5__101(q_reg_0[0]),
        .q_i_7__72(\genblk1[27].r_dff_n_7 ),
        .q_reg_0(q_reg_0[3]),
        .q_reg_1(q_reg_8),
        .q_reg_2(q_reg_10),
        .q_reg_3(q_reg_11),
        .q_reg_4(q_reg_14),
        .q_reg_5(q_reg_15),
        .q_reg_6(q_reg_16),
        .q_reg_7(q_reg),
        .q_reg_8(q_reg_17[7]),
        .q_reg_9(q_reg_18),
        .readRegBOneHot({\RegisterFile/readRegBOneHot [29],\RegisterFile/readRegBOneHot [2],\RegisterFile/readRegBOneHot [0]}));
  dffe_ref_490 \genblk1[27].r_dff 
       (.DXIRin({DXIRin[47],DXIRin[4]}),
        .FDIR(FDIR[27]),
        .clk0(clk0),
        .q_i_6__50(q_reg_0[1]),
        .q_i_6__50_0(q_reg_0[0]),
        .q_i_6__50_1(q_reg_0[2]),
        .q_i_6__82(q_reg_0[3]),
        .q_reg_0(q_reg_6),
        .q_reg_1(\genblk1[27].r_dff_n_4 ),
        .q_reg_10({FDIR[30],FDIR[28],FDIR[22]}),
        .q_reg_11(q_reg_0[5]),
        .q_reg_12(q_reg_0[4]),
        .q_reg_2(q_reg_7),
        .q_reg_3(q_reg_9),
        .q_reg_4(\genblk1[27].r_dff_n_7 ),
        .q_reg_5(q_reg_12),
        .q_reg_6(q_reg),
        .q_reg_7(q_reg_17[8]),
        .q_reg_8(q_reg_18),
        .q_reg_9(q_reg_19));
  dffe_ref_491 \genblk1[28].r_dff 
       (.DXIRin({DXIRin[51],DXIRin[44],DXIRin[40:39],DXIRin[5]}),
        .FDIR({FDIR[30],FDIR[27]}),
        .clk0(clk0),
        .q_reg_0(FDIR[28]),
        .q_reg_1(\genblk1[28].r_dff_n_6 ),
        .q_reg_2(q_reg),
        .q_reg_3(q_reg_17[9]),
        .q_reg_4(q_reg_18),
        .q_reg_5(q_reg_19),
        .q_reg_6(q_reg_0[5]),
        .q_reg_7(q_reg_0[4]));
  dffe_ref_492 \genblk1[29].r_dff 
       (.DXIRin({DXIRin[48],DXIRin[45]}),
        .FDIR({FDIR[30],FDIR[28:27]}),
        .clk0(clk0),
        .q_reg_0(q_reg_0[4]),
        .q_reg_1(\genblk1[29].r_dff_n_3 ),
        .q_reg_2(q_reg),
        .q_reg_3(q_reg_17[10]),
        .q_reg_4(q_reg_18),
        .q_reg_5(q_reg_19),
        .q_reg_6(q_reg_0[5]));
  dffe_ref_493 \genblk1[30].r_dff 
       (.DXIRin({DXIRin[54:52],DXIRin[43],DXIRin[41],DXIRin[6]}),
        .FDIR(FDIR[30]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_17[11]),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19),
        .q_reg_4(q_reg_0[5]),
        .q_reg_5(FDIR[28:27]),
        .q_reg_6(q_reg_0[4]));
  dffe_ref_494 \genblk1[31].r_dff 
       (.DXIRin({DXIRin[50:49],DXIRin[46],DXIRin[42]}),
        .FDIR({FDIR[30],FDIR[28:27]}),
        .clk0(clk0),
        .q_reg_0(q_reg_0[5]),
        .q_reg_1(q_reg),
        .q_reg_2(q_reg_17[12]),
        .q_reg_3(q_reg_18),
        .q_reg_4(q_reg_0[4]),
        .q_reg_5(q_reg_19));
  dffe_ref_495 \genblk1[32].r_dff 
       (.DXIRin(DXIRin[7]),
        .FDIRin(FDIRin[0]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_496 \genblk1[33].r_dff 
       (.DXIRin(DXIRin[8]),
        .FDIRin(FDIRin[1]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_497 \genblk1[34].r_dff 
       (.DXIRin(DXIRin[9]),
        .FDIRin(FDIRin[2]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_498 \genblk1[35].r_dff 
       (.DXIRin(DXIRin[10]),
        .FDIRin(FDIRin[3]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_499 \genblk1[36].r_dff 
       (.DXIRin(DXIRin[11]),
        .FDIRin(FDIRin[4]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_500 \genblk1[37].r_dff 
       (.DXIRin(DXIRin[12]),
        .FDIRin(FDIRin[5]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_501 \genblk1[38].r_dff 
       (.DXIRin(DXIRin[13]),
        .FDIRin(FDIRin[6]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_502 \genblk1[39].r_dff 
       (.DXIRin(DXIRin[14]),
        .FDIRin(FDIRin[7]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_503 \genblk1[40].r_dff 
       (.DXIRin(DXIRin[15]),
        .FDIRin(FDIRin[8]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_504 \genblk1[41].r_dff 
       (.DXIRin(DXIRin[16]),
        .FDIRin(FDIRin[9]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_505 \genblk1[42].r_dff 
       (.DXIRin(DXIRin[17]),
        .FDIRin(FDIRin[10]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_506 \genblk1[43].r_dff 
       (.DXIRin(DXIRin[18]),
        .FDIRin(FDIRin[11]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_507 \genblk1[44].r_dff 
       (.DXIRin(DXIRin[19]),
        .FDIRin(FDIRin[12]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_508 \genblk1[45].r_dff 
       (.DXIRin(DXIRin[20]),
        .FDIRin(FDIRin[13]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_509 \genblk1[46].r_dff 
       (.DXIRin(DXIRin[21]),
        .FDIRin(FDIRin[14]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_510 \genblk1[47].r_dff 
       (.DXIRin(DXIRin[22]),
        .FDIRin(FDIRin[15]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_511 \genblk1[48].r_dff 
       (.DXIRin(DXIRin[23]),
        .FDIRin(FDIRin[16]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_512 \genblk1[49].r_dff 
       (.DXIRin(DXIRin[24]),
        .FDIRin(FDIRin[17]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_513 \genblk1[50].r_dff 
       (.DXIRin(DXIRin[25]),
        .FDIRin(FDIRin[18]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_514 \genblk1[51].r_dff 
       (.DXIRin(DXIRin[26]),
        .FDIRin(FDIRin[19]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_515 \genblk1[52].r_dff 
       (.DXIRin(DXIRin[27]),
        .FDIRin(FDIRin[20]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_516 \genblk1[53].r_dff 
       (.DXIRin(DXIRin[28]),
        .FDIRin(FDIRin[21]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_517 \genblk1[54].r_dff 
       (.DXIRin(DXIRin[29]),
        .FDIRin(FDIRin[22]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_518 \genblk1[55].r_dff 
       (.DXIRin(DXIRin[30]),
        .FDIRin(FDIRin[23]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_519 \genblk1[56].r_dff 
       (.DXIRin(DXIRin[31]),
        .FDIRin(FDIRin[24]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_520 \genblk1[57].r_dff 
       (.DXIRin(DXIRin[32]),
        .FDIRin(FDIRin[25]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_521 \genblk1[58].r_dff 
       (.DXIRin(DXIRin[33]),
        .FDIRin(FDIRin[26]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_522 \genblk1[59].r_dff 
       (.DXIRin(DXIRin[34]),
        .FDIRin(FDIRin[27]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_523 \genblk1[60].r_dff 
       (.DXIRin(DXIRin[35]),
        .FDIRin(FDIRin[28]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_524 \genblk1[61].r_dff 
       (.DXIRin(DXIRin[36]),
        .FDIRin(FDIRin[29]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_525 \genblk1[62].r_dff 
       (.DXIRin(DXIRin[37]),
        .FDIRin(FDIRin[30]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
  dffe_ref_526 \genblk1[63].r_dff 
       (.DXIRin(DXIRin[38]),
        .FDIRin(FDIRin[31]),
        .clk0(clk0),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_18),
        .q_reg_2(q_reg_19));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized1
   (q_reg,
    CPU_RESETN,
    Xctrlbus,
    E,
    XMIRin,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    XAby,
    XBby,
    q_reg_5,
    D,
    alu_inB,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    modified_rd,
    ALUop,
    d,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    ctrl_div,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_C,
    q_reg_C_0,
    q_reg_C_1,
    q_reg_C_2,
    q_reg_C_3,
    q_reg_C_4,
    q_reg_C_5,
    q_reg_C_6,
    q_reg_C_7,
    q_reg_C_8,
    q_reg_43,
    q_reg_44,
    q_reg_C_9,
    q_reg_C_10,
    q_reg_C_11,
    q_reg_C_12,
    q_reg_C_13,
    q_reg_C_14,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_C_15,
    q_reg_C_16,
    q_reg_C_17,
    q_reg_C_18,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_C_19,
    q_reg_C_20,
    q_reg_C_21,
    q_reg_C_22,
    q_reg_C_23,
    q_reg_C_24,
    q_reg_67,
    q_reg_68,
    q_reg_C_25,
    q_reg_C_26,
    q_reg_C_27,
    q_reg_C_28,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    DXIRin,
    clk0,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    q_reg_95,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    md_result,
    q_reg_104,
    q_reg_105,
    q_reg_106,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126,
    q_reg_127,
    q_reg_128,
    q_reg_129,
    q_reg_130,
    q_reg_131,
    q_reg_132,
    q_reg_133,
    q_reg_134,
    q_reg_135,
    memAddr,
    q_reg_136,
    q_reg_137,
    q_reg_138,
    q_reg_139,
    q_reg_140,
    q_reg_141,
    q_reg_142,
    q_reg_143,
    q_reg_144,
    q_reg_145,
    q_reg_146,
    q_reg_147,
    q_reg_148,
    q_reg_149,
    q_reg_150,
    q_reg_151,
    q_reg_152,
    q_reg_153,
    q_reg_154,
    MWIR,
    XMIR,
    rwe,
    q_reg_155,
    q_reg_156,
    q_reg_157,
    q_reg_158,
    q_reg_159,
    q_reg_160,
    q_reg_161,
    q_i_2__129,
    FDIR,
    q_reg_C_29,
    q_reg_P,
    CPU_RESETN_IBUF,
    q_reg_P_0,
    q_reg_C_30,
    q_reg_C_31,
    q_reg_C_32,
    q_reg_C_33,
    q_reg_C_34,
    q_reg_C_35,
    q_reg_C_36,
    q_reg_C_37,
    q_reg_C_38,
    q_reg_C_39,
    q_reg_C_40,
    q_reg_C_41,
    q_reg_C_42,
    q_reg_C_43,
    q_reg_C_44,
    q_reg_C_45,
    q_reg_C_46,
    q_reg_C_47,
    q_reg_C_48,
    q_reg_C_49,
    q_reg_C_50,
    q_reg_C_51,
    q_reg_C_52,
    q_reg_C_53,
    q_reg_C_54,
    q_reg_C_55,
    q_reg_C_56,
    q_reg_C_57,
    q_reg_C_58,
    q_reg_162,
    operation,
    q_reg_163,
    q_reg_164,
    div_pulsed,
    q_reg_165,
    q_reg_166,
    q_reg_167,
    q_reg_168,
    q_reg_169,
    q_reg_170,
    q_reg_171,
    q_reg_172,
    q_reg_173,
    q_reg_174,
    q_reg_175,
    q_reg_176,
    q_reg_177,
    q_reg_178,
    q_reg_179);
  output [9:0]q_reg;
  output CPU_RESETN;
  output [0:0]Xctrlbus;
  output [0:0]E;
  output [31:0]XMIRin;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output [31:0]XAby;
  output [31:0]XBby;
  output q_reg_5;
  output [31:0]D;
  output [31:0]alu_inB;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output [2:0]modified_rd;
  output [1:0]ALUop;
  output d;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output ctrl_div;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_C;
  output q_reg_C_0;
  output q_reg_C_1;
  output q_reg_C_2;
  output q_reg_C_3;
  output q_reg_C_4;
  output q_reg_C_5;
  output q_reg_C_6;
  output q_reg_C_7;
  output q_reg_C_8;
  output q_reg_43;
  output q_reg_44;
  output q_reg_C_9;
  output q_reg_C_10;
  output q_reg_C_11;
  output q_reg_C_12;
  output q_reg_C_13;
  output q_reg_C_14;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_C_15;
  output q_reg_C_16;
  output q_reg_C_17;
  output q_reg_C_18;
  output q_reg_61;
  output q_reg_62;
  output q_reg_63;
  output q_reg_64;
  output q_reg_65;
  output q_reg_66;
  output q_reg_C_19;
  output q_reg_C_20;
  output q_reg_C_21;
  output q_reg_C_22;
  output q_reg_C_23;
  output q_reg_C_24;
  output q_reg_67;
  output q_reg_68;
  output q_reg_C_25;
  output q_reg_C_26;
  output q_reg_C_27;
  output q_reg_C_28;
  output q_reg_69;
  output q_reg_70;
  output q_reg_71;
  output q_reg_72;
  output q_reg_73;
  output q_reg_74;
  output q_reg_75;
  input [54:0]DXIRin;
  input clk0;
  input [63:0]q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input [1:0]q_reg_79;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input q_reg_95;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_99;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input q_reg_103;
  input [10:0]md_result;
  input q_reg_104;
  input q_reg_105;
  input q_reg_106;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input q_reg_125;
  input q_reg_126;
  input q_reg_127;
  input q_reg_128;
  input q_reg_129;
  input q_reg_130;
  input q_reg_131;
  input q_reg_132;
  input q_reg_133;
  input q_reg_134;
  input q_reg_135;
  input [19:0]memAddr;
  input q_reg_136;
  input q_reg_137;
  input q_reg_138;
  input q_reg_139;
  input q_reg_140;
  input q_reg_141;
  input q_reg_142;
  input q_reg_143;
  input q_reg_144;
  input q_reg_145;
  input q_reg_146;
  input q_reg_147;
  input q_reg_148;
  input q_reg_149;
  input q_reg_150;
  input q_reg_151;
  input q_reg_152;
  input q_reg_153;
  input q_reg_154;
  input [2:0]MWIR;
  input [3:0]XMIR;
  input rwe;
  input q_reg_155;
  input q_reg_156;
  input q_reg_157;
  input q_reg_158;
  input q_reg_159;
  input q_reg_160;
  input q_reg_161;
  input q_i_2__129;
  input [5:0]FDIR;
  input q_reg_C_29;
  input q_reg_P;
  input CPU_RESETN_IBUF;
  input q_reg_P_0;
  input q_reg_C_30;
  input q_reg_C_31;
  input q_reg_C_32;
  input q_reg_C_33;
  input q_reg_C_34;
  input q_reg_C_35;
  input q_reg_C_36;
  input q_reg_C_37;
  input q_reg_C_38;
  input q_reg_C_39;
  input q_reg_C_40;
  input q_reg_C_41;
  input q_reg_C_42;
  input q_reg_C_43;
  input q_reg_C_44;
  input q_reg_C_45;
  input q_reg_C_46;
  input q_reg_C_47;
  input q_reg_C_48;
  input q_reg_C_49;
  input q_reg_C_50;
  input q_reg_C_51;
  input q_reg_C_52;
  input q_reg_C_53;
  input q_reg_C_54;
  input q_reg_C_55;
  input q_reg_C_56;
  input q_reg_C_57;
  input q_reg_C_58;
  input q_reg_162;
  input operation;
  input q_reg_163;
  input q_reg_164;
  input div_pulsed;
  input q_reg_165;
  input q_reg_166;
  input q_reg_167;
  input q_reg_168;
  input q_reg_169;
  input q_reg_170;
  input q_reg_171;
  input q_reg_172;
  input q_reg_173;
  input q_reg_174;
  input q_reg_175;
  input q_reg_176;
  input q_reg_177;
  input q_reg_178;
  input q_reg_179;

  wire [1:0]ALUop;
  wire CPU_RESETN;
  wire CPU_RESETN_IBUF;
  wire [31:0]D;
  wire [151:0]DXIR;
  wire [54:0]DXIRin;
  wire [0:0]E;
  wire [5:0]FDIR;
  wire [2:0]MWIR;
  wire [31:0]XAby;
  wire [31:0]XBby;
  wire [3:0]XMIR;
  wire [31:0]XMIRin;
  wire [0:0]Xctrlbus;
  wire [31:0]alu_inB;
  wire [31:0]alu_result;
  wire clk0;
  wire ctrl_div;
  wire d;
  wire div_pulsed;
  wire \genblk1[134].r_dff_n_1 ;
  wire \genblk1[134].r_dff_n_10 ;
  wire \genblk1[134].r_dff_n_11 ;
  wire \genblk1[134].r_dff_n_12 ;
  wire \genblk1[134].r_dff_n_13 ;
  wire \genblk1[134].r_dff_n_14 ;
  wire \genblk1[134].r_dff_n_15 ;
  wire \genblk1[134].r_dff_n_16 ;
  wire \genblk1[134].r_dff_n_17 ;
  wire \genblk1[134].r_dff_n_3 ;
  wire \genblk1[134].r_dff_n_4 ;
  wire \genblk1[134].r_dff_n_5 ;
  wire \genblk1[134].r_dff_n_6 ;
  wire \genblk1[134].r_dff_n_7 ;
  wire \genblk1[134].r_dff_n_8 ;
  wire \genblk1[134].r_dff_n_9 ;
  wire \genblk1[13].r_dff_n_3 ;
  wire \genblk1[13].r_dff_n_4 ;
  wire \genblk1[144].r_dff_n_3 ;
  wire \genblk1[146].r_dff_n_2 ;
  wire \genblk1[146].r_dff_n_3 ;
  wire \genblk1[146].r_dff_n_4 ;
  wire \genblk1[146].r_dff_n_5 ;
  wire \genblk1[146].r_dff_n_6 ;
  wire \genblk1[146].r_dff_n_7 ;
  wire \genblk1[147].r_dff_n_18 ;
  wire \genblk1[147].r_dff_n_19 ;
  wire \genblk1[147].r_dff_n_20 ;
  wire \genblk1[147].r_dff_n_21 ;
  wire \genblk1[147].r_dff_n_22 ;
  wire \genblk1[147].r_dff_n_23 ;
  wire \genblk1[147].r_dff_n_24 ;
  wire \genblk1[147].r_dff_n_25 ;
  wire \genblk1[147].r_dff_n_26 ;
  wire \genblk1[147].r_dff_n_27 ;
  wire \genblk1[147].r_dff_n_28 ;
  wire \genblk1[147].r_dff_n_29 ;
  wire \genblk1[147].r_dff_n_30 ;
  wire \genblk1[147].r_dff_n_31 ;
  wire \genblk1[147].r_dff_n_32 ;
  wire \genblk1[147].r_dff_n_33 ;
  wire \genblk1[147].r_dff_n_34 ;
  wire \genblk1[147].r_dff_n_35 ;
  wire \genblk1[147].r_dff_n_36 ;
  wire \genblk1[147].r_dff_n_37 ;
  wire \genblk1[147].r_dff_n_38 ;
  wire \genblk1[147].r_dff_n_71 ;
  wire \genblk1[147].r_dff_n_72 ;
  wire \genblk1[147].r_dff_n_73 ;
  wire \genblk1[147].r_dff_n_75 ;
  wire \genblk1[147].r_dff_n_76 ;
  wire \genblk1[147].r_dff_n_77 ;
  wire \genblk1[147].r_dff_n_78 ;
  wire \genblk1[17].r_dff_n_12 ;
  wire \genblk1[17].r_dff_n_13 ;
  wire \genblk1[17].r_dff_n_14 ;
  wire \genblk1[17].r_dff_n_143 ;
  wire \genblk1[17].r_dff_n_144 ;
  wire \genblk1[17].r_dff_n_145 ;
  wire \genblk1[17].r_dff_n_146 ;
  wire \genblk1[17].r_dff_n_147 ;
  wire \genblk1[17].r_dff_n_148 ;
  wire \genblk1[17].r_dff_n_149 ;
  wire \genblk1[17].r_dff_n_150 ;
  wire \genblk1[17].r_dff_n_151 ;
  wire \genblk1[17].r_dff_n_153 ;
  wire \genblk1[17].r_dff_n_154 ;
  wire \genblk1[17].r_dff_n_155 ;
  wire \genblk1[17].r_dff_n_156 ;
  wire \genblk1[17].r_dff_n_157 ;
  wire \genblk1[17].r_dff_n_159 ;
  wire \genblk1[17].r_dff_n_160 ;
  wire \genblk1[17].r_dff_n_161 ;
  wire \genblk1[17].r_dff_n_163 ;
  wire \genblk1[17].r_dff_n_164 ;
  wire \genblk1[17].r_dff_n_165 ;
  wire \genblk1[17].r_dff_n_166 ;
  wire \genblk1[17].r_dff_n_167 ;
  wire \genblk1[17].r_dff_n_168 ;
  wire \genblk1[17].r_dff_n_169 ;
  wire \genblk1[17].r_dff_n_170 ;
  wire \genblk1[17].r_dff_n_171 ;
  wire \genblk1[17].r_dff_n_172 ;
  wire \genblk1[17].r_dff_n_173 ;
  wire \genblk1[17].r_dff_n_174 ;
  wire \genblk1[17].r_dff_n_3 ;
  wire \genblk1[17].r_dff_n_4 ;
  wire \genblk1[17].r_dff_n_75 ;
  wire \genblk1[17].r_dff_n_76 ;
  wire \genblk1[17].r_dff_n_77 ;
  wire \genblk1[17].r_dff_n_78 ;
  wire \genblk1[17].r_dff_n_79 ;
  wire \genblk1[17].r_dff_n_82 ;
  wire \genblk1[21].r_dff_n_1 ;
  wire \genblk1[25].r_dff_n_1 ;
  wire \genblk1[25].r_dff_n_100 ;
  wire \genblk1[25].r_dff_n_101 ;
  wire \genblk1[25].r_dff_n_102 ;
  wire \genblk1[25].r_dff_n_103 ;
  wire \genblk1[25].r_dff_n_104 ;
  wire \genblk1[25].r_dff_n_105 ;
  wire \genblk1[25].r_dff_n_106 ;
  wire \genblk1[25].r_dff_n_107 ;
  wire \genblk1[25].r_dff_n_108 ;
  wire \genblk1[25].r_dff_n_109 ;
  wire \genblk1[25].r_dff_n_110 ;
  wire \genblk1[25].r_dff_n_111 ;
  wire \genblk1[25].r_dff_n_112 ;
  wire \genblk1[25].r_dff_n_113 ;
  wire \genblk1[25].r_dff_n_114 ;
  wire \genblk1[25].r_dff_n_115 ;
  wire \genblk1[25].r_dff_n_116 ;
  wire \genblk1[25].r_dff_n_117 ;
  wire \genblk1[25].r_dff_n_118 ;
  wire \genblk1[25].r_dff_n_119 ;
  wire \genblk1[25].r_dff_n_120 ;
  wire \genblk1[25].r_dff_n_121 ;
  wire \genblk1[25].r_dff_n_122 ;
  wire \genblk1[25].r_dff_n_2 ;
  wire \genblk1[25].r_dff_n_3 ;
  wire \genblk1[25].r_dff_n_4 ;
  wire \genblk1[25].r_dff_n_5 ;
  wire \genblk1[25].r_dff_n_64 ;
  wire \genblk1[25].r_dff_n_66 ;
  wire \genblk1[25].r_dff_n_68 ;
  wire \genblk1[25].r_dff_n_69 ;
  wire \genblk1[25].r_dff_n_70 ;
  wire \genblk1[25].r_dff_n_71 ;
  wire \genblk1[25].r_dff_n_72 ;
  wire \genblk1[25].r_dff_n_73 ;
  wire \genblk1[25].r_dff_n_74 ;
  wire \genblk1[25].r_dff_n_75 ;
  wire \genblk1[25].r_dff_n_78 ;
  wire \genblk1[25].r_dff_n_79 ;
  wire \genblk1[27].r_dff_n_0 ;
  wire \genblk1[28].r_dff_n_0 ;
  wire \genblk1[29].r_dff_n_0 ;
  wire \genblk1[30].r_dff_n_0 ;
  wire \genblk1[31].r_dff_n_0 ;
  wire \genblk1[32].r_dff_n_1 ;
  wire \genblk1[32].r_dff_n_2 ;
  wire \genblk1[32].r_dff_n_3 ;
  wire \genblk1[32].r_dff_n_4 ;
  wire \genblk1[32].r_dff_n_5 ;
  wire \genblk1[32].r_dff_n_6 ;
  wire \genblk1[32].r_dff_n_7 ;
  wire \genblk1[37].r_dff_n_1 ;
  wire \genblk1[40].r_dff_n_1 ;
  wire \genblk1[40].r_dff_n_2 ;
  wire \genblk1[40].r_dff_n_3 ;
  wire \genblk1[40].r_dff_n_4 ;
  wire \genblk1[40].r_dff_n_5 ;
  wire \genblk1[40].r_dff_n_6 ;
  wire \genblk1[40].r_dff_n_7 ;
  wire \genblk1[40].r_dff_n_8 ;
  wire \genblk1[41].r_dff_n_2 ;
  wire \genblk1[41].r_dff_n_3 ;
  wire \genblk1[43].r_dff_n_1 ;
  wire \genblk1[43].r_dff_n_2 ;
  wire \genblk1[43].r_dff_n_3 ;
  wire \genblk1[44].r_dff_n_1 ;
  wire \genblk1[45].r_dff_n_1 ;
  wire \genblk1[49].r_dff_n_2 ;
  wire \genblk1[49].r_dff_n_3 ;
  wire \genblk1[50].r_dff_n_1 ;
  wire \genblk1[50].r_dff_n_2 ;
  wire \genblk1[51].r_dff_n_2 ;
  wire \genblk1[51].r_dff_n_3 ;
  wire \genblk1[51].r_dff_n_4 ;
  wire \genblk1[51].r_dff_n_5 ;
  wire \genblk1[52].r_dff_n_2 ;
  wire \genblk1[53].r_dff_n_1 ;
  wire \genblk1[54].r_dff_n_1 ;
  wire \genblk1[54].r_dff_n_2 ;
  wire \genblk1[56].r_dff_n_2 ;
  wire \genblk1[56].r_dff_n_3 ;
  wire \genblk1[57].r_dff_n_2 ;
  wire \genblk1[58].r_dff_n_1 ;
  wire \genblk1[58].r_dff_n_2 ;
  wire \genblk1[58].r_dff_n_3 ;
  wire \genblk1[58].r_dff_n_4 ;
  wire \genblk1[60].r_dff_n_1 ;
  wire \genblk1[61].r_dff_n_2 ;
  wire [10:0]md_result;
  wire [19:0]memAddr;
  wire [2:0]modified_rd;
  wire operation;
  wire q_i_2__129;
  wire [9:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_127;
  wire q_reg_128;
  wire q_reg_129;
  wire q_reg_13;
  wire q_reg_130;
  wire q_reg_131;
  wire q_reg_132;
  wire q_reg_133;
  wire q_reg_134;
  wire q_reg_135;
  wire q_reg_136;
  wire q_reg_137;
  wire q_reg_138;
  wire q_reg_139;
  wire q_reg_14;
  wire q_reg_140;
  wire q_reg_141;
  wire q_reg_142;
  wire q_reg_143;
  wire q_reg_144;
  wire q_reg_145;
  wire q_reg_146;
  wire q_reg_147;
  wire q_reg_148;
  wire q_reg_149;
  wire q_reg_15;
  wire q_reg_150;
  wire q_reg_151;
  wire q_reg_152;
  wire q_reg_153;
  wire q_reg_154;
  wire q_reg_155;
  wire q_reg_156;
  wire q_reg_157;
  wire q_reg_158;
  wire q_reg_159;
  wire q_reg_16;
  wire q_reg_160;
  wire q_reg_161;
  wire q_reg_162;
  wire q_reg_163;
  wire q_reg_164;
  wire q_reg_165;
  wire q_reg_166;
  wire q_reg_167;
  wire q_reg_168;
  wire q_reg_169;
  wire q_reg_17;
  wire q_reg_170;
  wire q_reg_171;
  wire q_reg_172;
  wire q_reg_173;
  wire q_reg_174;
  wire q_reg_175;
  wire q_reg_176;
  wire q_reg_177;
  wire q_reg_178;
  wire q_reg_179;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire [63:0]q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire [1:0]q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_C;
  wire q_reg_C_0;
  wire q_reg_C_1;
  wire q_reg_C_10;
  wire q_reg_C_11;
  wire q_reg_C_12;
  wire q_reg_C_13;
  wire q_reg_C_14;
  wire q_reg_C_15;
  wire q_reg_C_16;
  wire q_reg_C_17;
  wire q_reg_C_18;
  wire q_reg_C_19;
  wire q_reg_C_2;
  wire q_reg_C_20;
  wire q_reg_C_21;
  wire q_reg_C_22;
  wire q_reg_C_23;
  wire q_reg_C_24;
  wire q_reg_C_25;
  wire q_reg_C_26;
  wire q_reg_C_27;
  wire q_reg_C_28;
  wire q_reg_C_29;
  wire q_reg_C_3;
  wire q_reg_C_30;
  wire q_reg_C_31;
  wire q_reg_C_32;
  wire q_reg_C_33;
  wire q_reg_C_34;
  wire q_reg_C_35;
  wire q_reg_C_36;
  wire q_reg_C_37;
  wire q_reg_C_38;
  wire q_reg_C_39;
  wire q_reg_C_4;
  wire q_reg_C_40;
  wire q_reg_C_41;
  wire q_reg_C_42;
  wire q_reg_C_43;
  wire q_reg_C_44;
  wire q_reg_C_45;
  wire q_reg_C_46;
  wire q_reg_C_47;
  wire q_reg_C_48;
  wire q_reg_C_49;
  wire q_reg_C_5;
  wire q_reg_C_50;
  wire q_reg_C_51;
  wire q_reg_C_52;
  wire q_reg_C_53;
  wire q_reg_C_54;
  wire q_reg_C_55;
  wire q_reg_C_56;
  wire q_reg_C_57;
  wire q_reg_C_58;
  wire q_reg_C_6;
  wire q_reg_C_7;
  wire q_reg_C_8;
  wire q_reg_C_9;
  wire q_reg_P;
  wire q_reg_P_0;
  wire rwe;

  dffe_ref_527 \genblk1[0].r_dff 
       (.D(D[0]),
        .DXIR(DXIR[0]),
        .DXIRin(DXIRin[0]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .\sevenseg_latch_reg[0] (q_reg[0]),
        .\sevenseg_latch_reg[0]_0 (q_reg[1]),
        .\sevenseg_latch_reg[0]_1 (DXIR[26]),
        .\sevenseg_latch_reg[0]_2 (alu_inB[0]));
  dffe_ref_528 \genblk1[100].r_dff 
       (.DXIR(DXIR[100]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[36]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_529 \genblk1[101].r_dff 
       (.DXIR(DXIR[101]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[37]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_530 \genblk1[102].r_dff 
       (.DXIR(DXIR[102]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[38]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_531 \genblk1[103].r_dff 
       (.DXIR(DXIR[103]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[39]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_532 \genblk1[104].r_dff 
       (.DXIR(DXIR[104]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[40]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_533 \genblk1[105].r_dff 
       (.DXIR(DXIR[105]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[41]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_534 \genblk1[106].r_dff 
       (.DXIR(DXIR[106]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[42]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_535 \genblk1[107].r_dff 
       (.DXIR(DXIR[107]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[43]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_536 \genblk1[108].r_dff 
       (.DXIR(DXIR[108]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[44]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_537 \genblk1[109].r_dff 
       (.DXIR(DXIR[109]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[45]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_538 \genblk1[110].r_dff 
       (.DXIR(DXIR[110]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[46]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_539 \genblk1[111].r_dff 
       (.DXIR(DXIR[111]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[47]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_540 \genblk1[112].r_dff 
       (.DXIR(DXIR[112]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[48]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_541 \genblk1[113].r_dff 
       (.DXIR(DXIR[113]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[49]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_542 \genblk1[114].r_dff 
       (.DXIR(DXIR[114]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[50]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_543 \genblk1[115].r_dff 
       (.DXIR(DXIR[115]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[51]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_544 \genblk1[116].r_dff 
       (.DXIR(DXIR[116]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[52]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_545 \genblk1[117].r_dff 
       (.DXIR(DXIR[117]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[53]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_546 \genblk1[118].r_dff 
       (.DXIR(DXIR[118]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[54]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_547 \genblk1[119].r_dff 
       (.DXIR(DXIR[119]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[55]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_548 \genblk1[120].r_dff 
       (.DXIR(DXIR[120]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[56]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_549 \genblk1[121].r_dff 
       (.DXIR(DXIR[121]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[57]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_550 \genblk1[122].r_dff 
       (.DXIR(DXIR[122]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[58]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_551 \genblk1[123].r_dff 
       (.DXIR(DXIR[123]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[59]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_552 \genblk1[124].r_dff 
       (.DXIR(DXIR[124]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[60]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_553 \genblk1[125].r_dff 
       (.DXIR(DXIR[125]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[61]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_554 \genblk1[126].r_dff 
       (.DXIR(DXIR[126]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[62]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_555 \genblk1[127].r_dff 
       (.DXIR(DXIR[127]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[63]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_556 \genblk1[129].r_dff 
       (.DXIRin(DXIRin[39]),
        .clk0(clk0),
        .q_reg_0(q_reg[2]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_557 \genblk1[130].r_dff 
       (.DXIRin(DXIRin[40]),
        .clk0(clk0),
        .q_reg_0(q_reg[3]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_558 \genblk1[132].r_dff 
       (.DXIRin(DXIRin[41]),
        .clk0(clk0),
        .q_reg_0(q_reg[4]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_559 \genblk1[133].r_dff 
       (.CPU_RESETN(CPU_RESETN),
        .CPU_RESETN_IBUF(CPU_RESETN_IBUF),
        .DXIR(DXIR[133]),
        .DXIRin(DXIRin[42]),
        .clk0(clk0));
  dffe_ref_560 \genblk1[134].r_dff 
       (.ALUop(ALUop[0]),
        .DXIR(DXIR[134]),
        .DXIRin(DXIRin[43]),
        .alu_inB({alu_inB[15:14],alu_inB[6:5],alu_inB[3:1]}),
        .clk0(clk0),
        .md_result(md_result[0]),
        .q_i_13__1({DXIR[146],DXIR[133],DXIR[13],DXIR[0]}),
        .q_i_13__1_0(XBby[4]),
        .q_i_13__1_1(XAby[4]),
        .q_i_15(XBby[13]),
        .q_i_15_0(XAby[13]),
        .q_i_29(alu_inB[0]),
        .q_i_29_0(XAby[0]),
        .q_i_29_1(\genblk1[17].r_dff_n_172 ),
        .q_i_2__56(\genblk1[17].r_dff_n_170 ),
        .q_i_2__56_0(XAby[5]),
        .q_i_3__31(XAby[1]),
        .q_i_3__31_0(XAby[2]),
        .q_i_5__17(XAby[14]),
        .q_i_5__26(XAby[3]),
        .q_i_5__27_0(XBby[0]),
        .q_i_6__13(alu_inB[8]),
        .q_i_6__13_0(XAby[8]),
        .q_i_6__13_1(XAby[15]),
        .q_i_6__15(XAby[6]),
        .q_i_6__16(alu_inB[9]),
        .q_i_6__16_0(XAby[9]),
        .q_i_8__5(XBby[5]),
        .q_reg_0(\genblk1[134].r_dff_n_1 ),
        .q_reg_1(\genblk1[134].r_dff_n_3 ),
        .q_reg_10(\genblk1[134].r_dff_n_12 ),
        .q_reg_11(\genblk1[134].r_dff_n_13 ),
        .q_reg_12(\genblk1[134].r_dff_n_14 ),
        .q_reg_13(\genblk1[134].r_dff_n_15 ),
        .q_reg_14(\genblk1[134].r_dff_n_16 ),
        .q_reg_15(\genblk1[134].r_dff_n_17 ),
        .q_reg_16(CPU_RESETN),
        .q_reg_17(q_reg[5]),
        .q_reg_18(q_reg[1]),
        .q_reg_19(q_reg[8]),
        .q_reg_2(\genblk1[134].r_dff_n_4 ),
        .q_reg_3(\genblk1[134].r_dff_n_5 ),
        .q_reg_4(\genblk1[134].r_dff_n_6 ),
        .q_reg_5(\genblk1[134].r_dff_n_7 ),
        .q_reg_6(\genblk1[134].r_dff_n_8 ),
        .q_reg_7(\genblk1[134].r_dff_n_9 ),
        .q_reg_8(\genblk1[134].r_dff_n_10 ),
        .q_reg_9(\genblk1[134].r_dff_n_11 ));
  dffe_ref_561 \genblk1[139].r_dff 
       (.DXIRin(DXIRin[44]),
        .clk0(clk0),
        .q_reg_0(q_reg[5]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_562 \genblk1[13].r_dff 
       (.D(D[13]),
        .DXIR({DXIR[146],DXIR[140],DXIR[133],DXIR[26]}),
        .DXIRin(DXIRin[2]),
        .MWIR(MWIR[1]),
        .clk0(clk0),
        .q_i_4__46(q_reg[7]),
        .q_i_4__46_0(q_reg[8]),
        .q_reg_0(DXIR[13]),
        .q_reg_1(alu_inB[13]),
        .q_reg_2(\genblk1[13].r_dff_n_3 ),
        .q_reg_3(\genblk1[13].r_dff_n_4 ),
        .q_reg_4(CPU_RESETN),
        .q_reg_5(XBby[13]),
        .\sevenseg_latch_reg[13] (q_reg[0]),
        .\sevenseg_latch_reg[13]_0 (q_reg[1]));
  dffe_ref_563 \genblk1[140].r_dff 
       (.DXIR(DXIR[140]),
        .DXIRin(DXIRin[45]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_564 \genblk1[141].r_dff 
       (.DXIRin(DXIRin[46]),
        .clk0(clk0),
        .q_reg_0(Xctrlbus),
        .q_reg_1(CPU_RESETN));
  dffe_ref_565 \genblk1[143].r_dff 
       (.DXIRin(DXIRin[47]),
        .clk0(clk0),
        .q_reg_0(q_reg[6]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_566 \genblk1[144].r_dff 
       (.DXIR({DXIR[140],DXIR[26]}),
        .DXIRin(DXIRin[48]),
        .clk0(clk0),
        .modified_rd(modified_rd[2:1]),
        .q_i_4__46(q_reg[0]),
        .q_reg_0(q_reg[7]),
        .q_reg_1(\genblk1[144].r_dff_n_3 ),
        .q_reg_2(q_reg_7),
        .q_reg_3(CPU_RESETN),
        .q_reg_4(q_reg[8]),
        .q_reg_5(q_reg[1]));
  dffe_ref_567 \genblk1[145].r_dff 
       (.DXIR(DXIR[145]),
        .clk0(clk0),
        .q_reg_0(q_reg_77),
        .q_reg_1(CPU_RESETN));
  dffe_ref_568 \genblk1[146].r_dff 
       (.DXIR(DXIR[146]),
        .DXIRin(DXIRin[49]),
        .alu_result(alu_result[0]),
        .clk0(clk0),
        .operation(operation),
        .q_i_3__67(q_reg[1]),
        .q_i_4__50(\genblk1[32].r_dff_n_2 ),
        .q_i_4__65_0(\genblk1[25].r_dff_n_69 ),
        .q_reg_0(alu_inB[0]),
        .q_reg_1(\genblk1[146].r_dff_n_2 ),
        .q_reg_10(XAby[0]),
        .q_reg_11(q_reg_163),
        .q_reg_12(ALUop[1]),
        .q_reg_2(\genblk1[146].r_dff_n_3 ),
        .q_reg_3(\genblk1[146].r_dff_n_4 ),
        .q_reg_4(\genblk1[146].r_dff_n_5 ),
        .q_reg_5(\genblk1[146].r_dff_n_6 ),
        .q_reg_6(\genblk1[146].r_dff_n_7 ),
        .q_reg_7(CPU_RESETN),
        .q_reg_8({DXIR[133],DXIR[45:40],DXIR[13],DXIR[0]}),
        .q_reg_9(XBby[0]));
  dffe_ref_569 \genblk1[147].r_dff 
       (.DXIR({DXIR[151],DXIR[146],DXIR[140],DXIR[134:133],DXIR[95:64],DXIR[62],DXIR[60:58],DXIR[54:53],DXIR[50],DXIR[48:42],DXIR[37],DXIR[33:32],DXIR[26],DXIR[21],DXIR[13],DXIR[1:0]}),
        .DXIRin(DXIRin[50]),
        .MWIR({MWIR[2],MWIR[0]}),
        .XBby(XBby),
        .XMIRin({XMIRin[30],XMIRin[28:26],XMIRin[22:21],XMIRin[18],XMIRin[16:10],XMIRin[5],XMIRin[1:0]}),
        .alu_result({alu_result[30],alu_result[28:26],alu_result[22:21],alu_result[18],alu_result[15:10],alu_result[1:0]}),
        .clk0(clk0),
        .md_result({md_result[10:9],md_result[3:2]}),
        .memAddr(memAddr),
        .q_i_2__36(q_reg_104),
        .q_i_2__36_0(q_reg_105),
        .q_i_2__37(q_reg_85),
        .q_i_2__39(q_reg_87),
        .q_i_2__40(q_reg_88),
        .q_i_2__76_0(\genblk1[25].r_dff_n_66 ),
        .q_i_2__76_1(\genblk1[13].r_dff_n_3 ),
        .q_reg_0(q_reg[8]),
        .q_reg_1(\genblk1[147].r_dff_n_18 ),
        .q_reg_10(\genblk1[147].r_dff_n_27 ),
        .q_reg_100(q_reg_152),
        .q_reg_101(q_reg_153),
        .q_reg_102(q_reg_154),
        .q_reg_103(\genblk1[144].r_dff_n_3 ),
        .q_reg_104(q_reg_94),
        .q_reg_11(\genblk1[147].r_dff_n_28 ),
        .q_reg_12(\genblk1[147].r_dff_n_29 ),
        .q_reg_13(\genblk1[147].r_dff_n_30 ),
        .q_reg_14(\genblk1[147].r_dff_n_31 ),
        .q_reg_15(\genblk1[147].r_dff_n_32 ),
        .q_reg_16(\genblk1[147].r_dff_n_33 ),
        .q_reg_17(\genblk1[147].r_dff_n_34 ),
        .q_reg_18(\genblk1[147].r_dff_n_35 ),
        .q_reg_19(\genblk1[147].r_dff_n_36 ),
        .q_reg_2(\genblk1[147].r_dff_n_19 ),
        .q_reg_20(\genblk1[147].r_dff_n_37 ),
        .q_reg_21(\genblk1[147].r_dff_n_38 ),
        .q_reg_22(\genblk1[147].r_dff_n_71 ),
        .q_reg_23(\genblk1[147].r_dff_n_72 ),
        .q_reg_24(\genblk1[147].r_dff_n_73 ),
        .q_reg_25(q_reg_8),
        .q_reg_26(\genblk1[147].r_dff_n_75 ),
        .q_reg_27(\genblk1[147].r_dff_n_76 ),
        .q_reg_28(\genblk1[147].r_dff_n_77 ),
        .q_reg_29(\genblk1[147].r_dff_n_78 ),
        .q_reg_3(\genblk1[147].r_dff_n_20 ),
        .q_reg_30(CPU_RESETN),
        .q_reg_31(q_reg[7]),
        .q_reg_32(q_reg[1]),
        .q_reg_33(q_reg[5]),
        .q_reg_34(\genblk1[17].r_dff_n_155 ),
        .q_reg_35(\genblk1[17].r_dff_n_156 ),
        .q_reg_36(q_reg_79[0]),
        .q_reg_37(\genblk1[17].r_dff_n_147 ),
        .q_reg_38(\genblk1[134].r_dff_n_8 ),
        .q_reg_39(\genblk1[17].r_dff_n_169 ),
        .q_reg_4(\genblk1[147].r_dff_n_21 ),
        .q_reg_40(Xctrlbus),
        .q_reg_41(q_reg_80),
        .q_reg_42(q_reg_5),
        .q_reg_43(q_reg_81),
        .q_reg_44(q_reg_82),
        .q_reg_45(q_reg_83),
        .q_reg_46(q_reg_86),
        .q_reg_47(q_reg[0]),
        .q_reg_48(q_reg_106),
        .q_reg_49(q_reg_101),
        .q_reg_5(\genblk1[147].r_dff_n_22 ),
        .q_reg_50(q_reg_89),
        .q_reg_51(q_reg_90),
        .q_reg_52(q_reg_91),
        .q_reg_53(q_reg_92),
        .q_reg_54(q_reg_107),
        .q_reg_55(q_reg_108),
        .q_reg_56(q_reg_109),
        .q_reg_57(q_reg_93),
        .q_reg_58(q_reg_111),
        .q_reg_59(q_reg_112),
        .q_reg_6(\genblk1[147].r_dff_n_23 ),
        .q_reg_60(\genblk1[25].r_dff_n_64 ),
        .q_reg_61(q_reg_113),
        .q_reg_62(q_reg_114),
        .q_reg_63(q_reg_115),
        .q_reg_64(q_reg_116),
        .q_reg_65(q_reg_117),
        .q_reg_66(q_reg_118),
        .q_reg_67(q_reg_119),
        .q_reg_68(q_reg_120),
        .q_reg_69(q_reg_121),
        .q_reg_7(\genblk1[147].r_dff_n_24 ),
        .q_reg_70(q_reg_122),
        .q_reg_71(q_reg_123),
        .q_reg_72(q_reg_124),
        .q_reg_73(q_reg_125),
        .q_reg_74(q_reg_126),
        .q_reg_75(q_reg_127),
        .q_reg_76(q_reg_128),
        .q_reg_77(q_reg_129),
        .q_reg_78(q_reg_130),
        .q_reg_79(q_reg_131),
        .q_reg_8(\genblk1[147].r_dff_n_25 ),
        .q_reg_80(q_reg_132),
        .q_reg_81(q_reg_133),
        .q_reg_82(q_reg_134),
        .q_reg_83(q_reg_135),
        .q_reg_84(q_reg_136),
        .q_reg_85(q_reg_137),
        .q_reg_86(q_reg_138),
        .q_reg_87(q_reg_139),
        .q_reg_88(q_reg_140),
        .q_reg_89(q_reg_141),
        .q_reg_9(\genblk1[147].r_dff_n_26 ),
        .q_reg_90(q_reg_142),
        .q_reg_91(q_reg_143),
        .q_reg_92(q_reg_144),
        .q_reg_93(q_reg_145),
        .q_reg_94(q_reg_146),
        .q_reg_95(q_reg_147),
        .q_reg_96(q_reg_148),
        .q_reg_97(q_reg_149),
        .q_reg_98(q_reg_150),
        .q_reg_99(q_reg_151),
        .rwe(rwe));
  dffe_ref_570 \genblk1[150].r_dff 
       (.DXIR(DXIR[150]),
        .DXIRin(DXIRin[51]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_571 \genblk1[151].r_dff 
       (.DXIR(DXIR[151]),
        .DXIRin(DXIRin[52]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_572 \genblk1[152].r_dff 
       (.DXIRin(DXIRin[53]),
        .clk0(clk0),
        .q_reg_0(q_reg[9]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_573 \genblk1[153].r_dff 
       (.DXIRin(DXIRin[54]),
        .E(E),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_574 \genblk1[17].r_dff 
       (.DXIR(DXIR[17]),
        .FDIR(FDIR),
        .MWIR(MWIR[1]),
        .XBby({XBby[29],XBby[23],XBby[20:19],XBby[17],XBby[13],XBby[10:2]}),
        .XMIR(XMIR),
        .XMIRin(XMIRin[8:7]),
        .alu_inB({alu_inB[15:14],alu_inB[6],alu_inB[3:1]}),
        .alu_result(alu_result[31]),
        .clk0(clk0),
        .d(d),
        .md_result(md_result[4]),
        .memAddr(memAddr),
        .q_i_10__2_0(\genblk1[25].r_dff_n_108 ),
        .q_i_10__4_0(\genblk1[134].r_dff_n_12 ),
        .q_i_10__4_1(\genblk1[134].r_dff_n_14 ),
        .q_i_10__4_2(\genblk1[147].r_dff_n_77 ),
        .q_i_10__4_3(\genblk1[147].r_dff_n_76 ),
        .q_i_11__2_0(\genblk1[147].r_dff_n_78 ),
        .q_i_12__2_0(\genblk1[25].r_dff_n_101 ),
        .q_i_12__2_1(\genblk1[25].r_dff_n_100 ),
        .q_i_21_0(\genblk1[25].r_dff_n_119 ),
        .q_i_21_1(\genblk1[25].r_dff_n_110 ),
        .q_i_26_0(\genblk1[134].r_dff_n_7 ),
        .q_i_26_1(\genblk1[25].r_dff_n_5 ),
        .q_i_2__129_0(q_i_2__129),
        .q_i_2__52_0(\genblk1[25].r_dff_n_78 ),
        .q_i_2__52_1(\genblk1[25].r_dff_n_79 ),
        .q_i_2__53(alu_inB[24]),
        .q_i_2__53_0(alu_inB[25]),
        .q_i_3__25(\genblk1[25].r_dff_n_113 ),
        .q_i_3__25_0(alu_inB[30]),
        .q_i_3__28(alu_inB[17]),
        .q_i_3__28_0(alu_inB[18]),
        .q_i_3__32(alu_inB[31]),
        .q_i_3__33(alu_inB[27]),
        .q_i_3__33_0(alu_inB[26]),
        .q_i_3__34(\genblk1[134].r_dff_n_15 ),
        .q_i_3__36(alu_inB[28]),
        .q_i_3__52(\genblk1[147].r_dff_n_75 ),
        .q_i_3__52_0(\genblk1[134].r_dff_n_13 ),
        .q_i_3__52_1(\genblk1[25].r_dff_n_121 ),
        .q_i_3__54_0({DXIR[150],DXIR[146:145],DXIR[134:133],DXIR[127:96],DXIR[40:39],DXIR[32],DXIR[21],DXIR[13]}),
        .q_i_3__68_0(\genblk1[134].r_dff_n_6 ),
        .q_i_3__68_1(q_reg_162),
        .q_i_3__68_2(ALUop[1]),
        .q_i_4__35_0(\genblk1[25].r_dff_n_103 ),
        .q_i_4__35_1(\genblk1[25].r_dff_n_118 ),
        .q_i_4__40_0(\genblk1[134].r_dff_n_17 ),
        .q_i_5__17_0(\genblk1[25].r_dff_n_120 ),
        .q_i_5__17_1(\genblk1[134].r_dff_n_4 ),
        .q_i_5__34_0(\genblk1[25].r_dff_n_109 ),
        .q_i_6__10(\genblk1[134].r_dff_n_3 ),
        .q_i_6__10_0(\genblk1[25].r_dff_n_106 ),
        .q_i_6__10_1(\genblk1[25].r_dff_n_104 ),
        .q_i_6__10_2(\genblk1[134].r_dff_n_16 ),
        .q_i_6__12_0(\genblk1[25].r_dff_n_112 ),
        .q_i_6__12_1(\genblk1[25].r_dff_n_116 ),
        .q_i_6__13_0(\genblk1[25].r_dff_n_107 ),
        .q_i_6__16_0(\genblk1[25].r_dff_n_105 ),
        .q_i_6__17(\genblk1[134].r_dff_n_10 ),
        .q_i_6__17_0(\genblk1[134].r_dff_n_11 ),
        .q_i_7__22_0(\genblk1[25].r_dff_n_114 ),
        .q_i_7__22_1(\genblk1[25].r_dff_n_117 ),
        .q_i_7__36({alu_inB[29],alu_inB[23:22],alu_inB[16],alu_inB[13:7],alu_inB[4],alu_inB[0]}),
        .q_i_7__9_0(\genblk1[25].r_dff_n_102 ),
        .q_i_7__9_1(\genblk1[25].r_dff_n_115 ),
        .q_i_7__9_2(\genblk1[25].r_dff_n_111 ),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_1),
        .q_reg_10(\genblk1[17].r_dff_n_13 ),
        .q_reg_100(q_reg_62),
        .q_reg_101(q_reg_63),
        .q_reg_102(q_reg_64),
        .q_reg_103(q_reg_65),
        .q_reg_104(q_reg_66),
        .q_reg_105(q_reg_67),
        .q_reg_106(q_reg_68),
        .q_reg_107(q_reg_69),
        .q_reg_108(q_reg_70),
        .q_reg_109(\genblk1[17].r_dff_n_143 ),
        .q_reg_11(\genblk1[17].r_dff_n_14 ),
        .q_reg_110(\genblk1[17].r_dff_n_144 ),
        .q_reg_111(\genblk1[17].r_dff_n_145 ),
        .q_reg_112(\genblk1[17].r_dff_n_146 ),
        .q_reg_113(\genblk1[17].r_dff_n_147 ),
        .q_reg_114(\genblk1[17].r_dff_n_148 ),
        .q_reg_115(\genblk1[17].r_dff_n_149 ),
        .q_reg_116(\genblk1[17].r_dff_n_150 ),
        .q_reg_117(\genblk1[17].r_dff_n_151 ),
        .q_reg_118(q_reg_71),
        .q_reg_119(\genblk1[17].r_dff_n_153 ),
        .q_reg_12(XAby[0]),
        .q_reg_120(\genblk1[17].r_dff_n_154 ),
        .q_reg_121(\genblk1[17].r_dff_n_155 ),
        .q_reg_122(\genblk1[17].r_dff_n_156 ),
        .q_reg_123(\genblk1[17].r_dff_n_157 ),
        .q_reg_124(q_reg_74),
        .q_reg_125(\genblk1[17].r_dff_n_159 ),
        .q_reg_126(\genblk1[17].r_dff_n_160 ),
        .q_reg_127(\genblk1[17].r_dff_n_161 ),
        .q_reg_128(q_reg_75),
        .q_reg_129(\genblk1[17].r_dff_n_163 ),
        .q_reg_13(XAby[1]),
        .q_reg_130(\genblk1[17].r_dff_n_164 ),
        .q_reg_131(\genblk1[17].r_dff_n_165 ),
        .q_reg_132(\genblk1[17].r_dff_n_166 ),
        .q_reg_133(\genblk1[17].r_dff_n_167 ),
        .q_reg_134(\genblk1[17].r_dff_n_168 ),
        .q_reg_135(\genblk1[17].r_dff_n_169 ),
        .q_reg_136(\genblk1[17].r_dff_n_170 ),
        .q_reg_137(\genblk1[17].r_dff_n_171 ),
        .q_reg_138(\genblk1[17].r_dff_n_172 ),
        .q_reg_139(\genblk1[17].r_dff_n_173 ),
        .q_reg_14(XAby[2]),
        .q_reg_140(\genblk1[17].r_dff_n_174 ),
        .q_reg_141(CPU_RESETN),
        .q_reg_142(\genblk1[61].r_dff_n_2 ),
        .q_reg_143(q_reg_80),
        .q_reg_144(\genblk1[147].r_dff_n_18 ),
        .q_reg_145(\genblk1[25].r_dff_n_68 ),
        .q_reg_146(q_reg_81),
        .q_reg_147(\genblk1[147].r_dff_n_19 ),
        .q_reg_148(\genblk1[58].r_dff_n_3 ),
        .q_reg_149(q_reg_82),
        .q_reg_15(XAby[3]),
        .q_reg_150(\genblk1[147].r_dff_n_20 ),
        .q_reg_151(\genblk1[56].r_dff_n_2 ),
        .q_reg_152(q_reg_83),
        .q_reg_153(\genblk1[147].r_dff_n_21 ),
        .q_reg_154(\genblk1[25].r_dff_n_70 ),
        .q_reg_155(q_reg_84),
        .q_reg_156(\genblk1[147].r_dff_n_23 ),
        .q_reg_157(\genblk1[51].r_dff_n_3 ),
        .q_reg_158(q_reg_85),
        .q_reg_159(\genblk1[147].r_dff_n_25 ),
        .q_reg_16(XAby[4]),
        .q_reg_160(\genblk1[51].r_dff_n_2 ),
        .q_reg_161(q_reg_86),
        .q_reg_162(\genblk1[147].r_dff_n_27 ),
        .q_reg_163(\genblk1[49].r_dff_n_3 ),
        .q_reg_164(q_reg_87),
        .q_reg_165(\genblk1[147].r_dff_n_72 ),
        .q_reg_166(\genblk1[40].r_dff_n_3 ),
        .q_reg_167(q_reg_88),
        .q_reg_168(\genblk1[147].r_dff_n_71 ),
        .q_reg_169(\genblk1[40].r_dff_n_1 ),
        .q_reg_17(XAby[5]),
        .q_reg_170(q_reg_89),
        .q_reg_171(\genblk1[147].r_dff_n_29 ),
        .q_reg_172(\genblk1[25].r_dff_n_72 ),
        .q_reg_173(q_reg_90),
        .q_reg_174(\genblk1[147].r_dff_n_30 ),
        .q_reg_175(\genblk1[25].r_dff_n_71 ),
        .q_reg_176(q_reg_91),
        .q_reg_177(\genblk1[147].r_dff_n_31 ),
        .q_reg_178(\genblk1[146].r_dff_n_4 ),
        .q_reg_179(q_reg_92),
        .q_reg_18(XAby[6]),
        .q_reg_180(\genblk1[147].r_dff_n_33 ),
        .q_reg_181(q_reg_93),
        .q_reg_182(\genblk1[43].r_dff_n_1 ),
        .q_reg_183(\genblk1[147].r_dff_n_32 ),
        .q_reg_184(\genblk1[146].r_dff_n_6 ),
        .q_reg_185(q_reg_94),
        .q_reg_186(\genblk1[147].r_dff_n_35 ),
        .q_reg_187(\genblk1[37].r_dff_n_1 ),
        .q_reg_188(q_reg_95),
        .q_reg_189(\genblk1[25].r_dff_n_74 ),
        .q_reg_19(XAby[7]),
        .q_reg_190(q_reg_96),
        .q_reg_191(q_reg_97),
        .q_reg_192(\genblk1[32].r_dff_n_7 ),
        .q_reg_193(\genblk1[147].r_dff_n_37 ),
        .q_reg_194(\genblk1[60].r_dff_n_1 ),
        .q_reg_195(q_reg_78),
        .q_reg_196(\genblk1[58].r_dff_n_1 ),
        .q_reg_197(\genblk1[147].r_dff_n_26 ),
        .q_reg_198(\genblk1[52].r_dff_n_2 ),
        .q_reg_199(\genblk1[32].r_dff_n_1 ),
        .q_reg_2(\genblk1[17].r_dff_n_3 ),
        .q_reg_20(XAby[8]),
        .q_reg_200(q_reg[6]),
        .q_reg_201(q_reg_98),
        .q_reg_202(\genblk1[32].r_dff_n_4 ),
        .q_reg_203(q_reg_99),
        .q_reg_204(\genblk1[146].r_dff_n_7 ),
        .q_reg_205(\genblk1[147].r_dff_n_38 ),
        .q_reg_206(\genblk1[147].r_dff_n_34 ),
        .q_reg_207(\genblk1[146].r_dff_n_5 ),
        .q_reg_208(q_reg_100),
        .q_reg_209(\genblk1[40].r_dff_n_6 ),
        .q_reg_21(XAby[9]),
        .q_reg_210(\genblk1[40].r_dff_n_8 ),
        .q_reg_211(q_reg_101),
        .q_reg_212(\genblk1[147].r_dff_n_28 ),
        .q_reg_213(\genblk1[50].r_dff_n_2 ),
        .q_reg_214(q_reg_102),
        .q_reg_215(q_reg_103),
        .q_reg_216(\genblk1[25].r_dff_n_122 ),
        .q_reg_217(q_reg[7]),
        .q_reg_218(q_reg[8]),
        .q_reg_219(q_reg[5]),
        .q_reg_22(XAby[10]),
        .q_reg_220(q_reg[1]),
        .q_reg_221(Xctrlbus),
        .q_reg_222(q_reg_110),
        .q_reg_223(q_reg_154),
        .q_reg_224(\genblk1[21].r_dff_n_1 ),
        .q_reg_225(q_reg_107),
        .q_reg_226(q_reg_108),
        .q_reg_227(q_reg_155),
        .q_reg_228(q_reg_156),
        .q_reg_229(q_reg_157),
        .q_reg_23(XAby[11]),
        .q_reg_230(q_reg_158),
        .q_reg_231(q_reg_159),
        .q_reg_232(q_reg_160),
        .q_reg_233(q_reg_109),
        .q_reg_234(q_reg_106),
        .q_reg_235(q_reg_104),
        .q_reg_236(q_reg_105),
        .q_reg_237(q_reg_161),
        .q_reg_238(\genblk1[146].r_dff_n_2 ),
        .q_reg_239(\genblk1[25].r_dff_n_73 ),
        .q_reg_24(XAby[12]),
        .q_reg_240(\genblk1[25].r_dff_n_75 ),
        .q_reg_241(\genblk1[32].r_dff_n_6 ),
        .q_reg_242(q_reg_164),
        .q_reg_25(XAby[13]),
        .q_reg_26(XAby[14]),
        .q_reg_27(XAby[15]),
        .q_reg_28(XAby[16]),
        .q_reg_29(XAby[17]),
        .q_reg_3(\genblk1[17].r_dff_n_4 ),
        .q_reg_30(XAby[18]),
        .q_reg_31(XAby[19]),
        .q_reg_32(XAby[20]),
        .q_reg_33(XAby[21]),
        .q_reg_34(XAby[22]),
        .q_reg_35(XAby[23]),
        .q_reg_36(XAby[24]),
        .q_reg_37(XAby[25]),
        .q_reg_38(XAby[26]),
        .q_reg_39(XAby[27]),
        .q_reg_4(q_reg_2),
        .q_reg_40(XAby[28]),
        .q_reg_41(XAby[29]),
        .q_reg_42(XAby[30]),
        .q_reg_43(q_reg_9),
        .q_reg_44(q_reg_10),
        .q_reg_45(q_reg_11),
        .q_reg_46(q_reg_12),
        .q_reg_47(q_reg_13),
        .q_reg_48(q_reg_14),
        .q_reg_49(q_reg_15),
        .q_reg_5(q_reg_3),
        .q_reg_50(q_reg_16),
        .q_reg_51(q_reg_17),
        .q_reg_52(q_reg_18),
        .q_reg_53(q_reg_19),
        .q_reg_54(q_reg_20),
        .q_reg_55(q_reg_21),
        .q_reg_56(q_reg_22),
        .q_reg_57(q_reg_23),
        .q_reg_58(q_reg_24),
        .q_reg_59(q_reg_25),
        .q_reg_6(q_reg_4),
        .q_reg_60(q_reg_26),
        .q_reg_61(q_reg_27),
        .q_reg_62(q_reg_28),
        .q_reg_63(q_reg_29),
        .q_reg_64(q_reg_30),
        .q_reg_65(q_reg_31),
        .q_reg_66(q_reg_32),
        .q_reg_67(q_reg_33),
        .q_reg_68(q_reg_34),
        .q_reg_69(q_reg_35),
        .q_reg_7(XAby[31]),
        .q_reg_70(q_reg_36),
        .q_reg_71(\genblk1[17].r_dff_n_75 ),
        .q_reg_72(\genblk1[17].r_dff_n_76 ),
        .q_reg_73(\genblk1[17].r_dff_n_77 ),
        .q_reg_74(\genblk1[17].r_dff_n_78 ),
        .q_reg_75(\genblk1[17].r_dff_n_79 ),
        .q_reg_76(q_reg_38),
        .q_reg_77(q_reg_39),
        .q_reg_78(\genblk1[17].r_dff_n_82 ),
        .q_reg_79(q_reg_41),
        .q_reg_8(q_reg_5),
        .q_reg_80(q_reg_42),
        .q_reg_81(q_reg_43),
        .q_reg_82(q_reg_44),
        .q_reg_83(q_reg_45),
        .q_reg_84(q_reg_46),
        .q_reg_85(q_reg_47),
        .q_reg_86(q_reg_48),
        .q_reg_87(q_reg_49),
        .q_reg_88(q_reg_50),
        .q_reg_89(q_reg_51),
        .q_reg_9(\genblk1[17].r_dff_n_12 ),
        .q_reg_90(q_reg_52),
        .q_reg_91(q_reg_53),
        .q_reg_92(q_reg_54),
        .q_reg_93(q_reg_55),
        .q_reg_94(q_reg_56),
        .q_reg_95(q_reg_57),
        .q_reg_96(q_reg_58),
        .q_reg_97(q_reg_59),
        .q_reg_98(q_reg_60),
        .q_reg_99(q_reg_61),
        .q_reg_C(q_reg_C),
        .q_reg_C_0(q_reg_C_0),
        .q_reg_C_1(q_reg_C_1),
        .q_reg_C_10(q_reg_C_10),
        .q_reg_C_11(q_reg_C_11),
        .q_reg_C_12(q_reg_C_12),
        .q_reg_C_13(q_reg_C_13),
        .q_reg_C_14(q_reg_C_14),
        .q_reg_C_15(q_reg_C_15),
        .q_reg_C_16(q_reg_C_16),
        .q_reg_C_17(q_reg_C_17),
        .q_reg_C_18(q_reg_C_18),
        .q_reg_C_19(q_reg_C_19),
        .q_reg_C_2(q_reg_C_2),
        .q_reg_C_20(q_reg_C_20),
        .q_reg_C_21(q_reg_C_21),
        .q_reg_C_22(q_reg_C_22),
        .q_reg_C_23(q_reg_C_23),
        .q_reg_C_24(q_reg_C_24),
        .q_reg_C_25(q_reg_C_25),
        .q_reg_C_26(q_reg_C_26),
        .q_reg_C_27(q_reg_C_27),
        .q_reg_C_28(q_reg_C_28),
        .q_reg_C_29(q_reg_115),
        .q_reg_C_3(q_reg_C_3),
        .q_reg_C_30(q_reg_116),
        .q_reg_C_31(q_reg_117),
        .q_reg_C_32(q_reg_118),
        .q_reg_C_33(q_reg_119),
        .q_reg_C_34(q_reg_120),
        .q_reg_C_35(q_reg_121),
        .q_reg_C_36(q_reg_122),
        .q_reg_C_37(q_reg_123),
        .q_reg_C_38(q_reg_124),
        .q_reg_C_39(q_reg_125),
        .q_reg_C_4(q_reg_C_4),
        .q_reg_C_40(q_reg_126),
        .q_reg_C_41(q_reg_127),
        .q_reg_C_42(q_reg_128),
        .q_reg_C_43(q_reg_129),
        .q_reg_C_44(q_reg_130),
        .q_reg_C_45(q_reg_131),
        .q_reg_C_46(q_reg_132),
        .q_reg_C_47(q_reg_133),
        .q_reg_C_48(q_reg_134),
        .q_reg_C_49(q_reg_135),
        .q_reg_C_5(q_reg_C_5),
        .q_reg_C_50(q_reg_136),
        .q_reg_C_51(q_reg_137),
        .q_reg_C_52(q_reg_138),
        .q_reg_C_53(q_reg_139),
        .q_reg_C_54(q_reg_140),
        .q_reg_C_55(q_reg_141),
        .q_reg_C_56(q_reg_142),
        .q_reg_C_57(q_reg_143),
        .q_reg_C_58(q_reg_144),
        .q_reg_C_59(q_reg_145),
        .q_reg_C_6(q_reg_C_6),
        .q_reg_C_60(q_reg_146),
        .q_reg_C_61(q_reg_147),
        .q_reg_C_62(q_reg_148),
        .q_reg_C_63(q_reg_149),
        .q_reg_C_64(q_reg_150),
        .q_reg_C_65(q_reg_151),
        .q_reg_C_66(q_reg_152),
        .q_reg_C_67(q_reg_153),
        .q_reg_C_68(ctrl_div),
        .q_reg_C_69(q_reg_C_30),
        .q_reg_C_7(q_reg_C_7),
        .q_reg_C_70(q_reg_C_31),
        .q_reg_C_71(q_reg_C_32),
        .q_reg_C_72(q_reg_C_33),
        .q_reg_C_73(q_reg_C_34),
        .q_reg_C_74(q_reg_C_35),
        .q_reg_C_75(q_reg_C_36),
        .q_reg_C_76(q_reg_C_37),
        .q_reg_C_77(q_reg_C_38),
        .q_reg_C_78(q_reg_C_39),
        .q_reg_C_79(q_reg_C_40),
        .q_reg_C_8(q_reg_C_8),
        .q_reg_C_80(q_reg_C_41),
        .q_reg_C_81(q_reg_C_42),
        .q_reg_C_82(q_reg_C_43),
        .q_reg_C_83(q_reg_C_44),
        .q_reg_C_84(q_reg_C_45),
        .q_reg_C_85(q_reg_C_46),
        .q_reg_C_86(q_reg_C_47),
        .q_reg_C_87(q_reg_C_48),
        .q_reg_C_88(q_reg_C_49),
        .q_reg_C_89(q_reg_C_50),
        .q_reg_C_9(q_reg_C_9),
        .q_reg_C_90(q_reg_C_51),
        .q_reg_C_91(q_reg_C_52),
        .q_reg_C_92(q_reg_C_53),
        .q_reg_C_93(q_reg_C_54),
        .q_reg_C_94(q_reg_C_55),
        .q_reg_C_95(q_reg_C_56),
        .q_reg_C_96(q_reg_C_57),
        .q_reg_C_97(q_reg_C_58),
        .q_reg_P(q_reg_111),
        .q_reg_P_0(q_reg_112),
        .q_reg_P_1(q_reg_113),
        .q_reg_P_2(q_reg_114),
        .q_reg_P_3(q_reg_C_29),
        .q_reg_P_4(q_reg_P),
        .q_reg_P_5(q_reg_P_0),
        .rwe(rwe));
  dffe_ref_575 \genblk1[1].r_dff 
       (.D(D[1]),
        .DXIR(DXIR[1]),
        .DXIRin(DXIRin[1]),
        .XBby(XBby[1]),
        .alu_inB(alu_inB[1]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .q_reg_1({DXIR[146],DXIR[133],DXIR[26]}),
        .\sevenseg_latch_reg[1] (q_reg[0]),
        .\sevenseg_latch_reg[1]_0 (q_reg[1]));
  dffe_ref_576 \genblk1[21].r_dff 
       (.DXIR(DXIR[17]),
        .MWIR({MWIR[2],MWIR[0]}),
        .clk0(clk0),
        .q_i_2__75(q_reg[8]),
        .q_reg_0(DXIR[21]),
        .q_reg_1(\genblk1[21].r_dff_n_1 ),
        .q_reg_2(\genblk1[17].r_dff_n_77 ),
        .q_reg_3(CPU_RESETN));
  dffe_ref_577 \genblk1[22].r_dff 
       (.DXIRin(DXIRin[3]),
        .clk0(clk0),
        .modified_rd(modified_rd[0]),
        .q_reg_0(q_reg[0]),
        .q_reg_1(CPU_RESETN),
        .q_reg_2(q_reg[8]),
        .q_reg_3(q_reg[7]));
  dffe_ref_578 \genblk1[25].r_dff 
       (.D({D[31:14],D[12:2]}),
        .DXIR({DXIR[151],DXIR[146],DXIR[140],DXIR[134:133],DXIR[60:56],DXIR[47:45],DXIR[39:33],DXIR[26],DXIR[21],DXIR[17],DXIR[13],DXIR[1]}),
        .XAby({XAby[31:28],XAby[26:24],XAby[22:16],XAby[14],XAby[12:8],XAby[4:3],XAby[0]}),
        .XBby({XBby[31:14],XBby[12:2]}),
        .XMIR(XMIR),
        .alu_inB({alu_inB[15:14],alu_inB[6:5],alu_inB[3:2]}),
        .alu_result({alu_result[31:30],alu_result[28:26],alu_result[22:21],alu_result[18],alu_result[15:9],alu_result[2:1]}),
        .clk0(clk0),
        .div_pulsed(div_pulsed),
        .md_result({md_result[8:5],md_result[1]}),
        .operation(operation),
        .q_i_10__4(\genblk1[134].r_dff_n_5 ),
        .q_i_21(\genblk1[17].r_dff_n_174 ),
        .q_i_29(\genblk1[134].r_dff_n_11 ),
        .q_i_2__42(\genblk1[40].r_dff_n_5 ),
        .q_i_2__42_0(\genblk1[41].r_dff_n_2 ),
        .q_i_2__43(\genblk1[13].r_dff_n_4 ),
        .q_i_2__55_0(\genblk1[17].r_dff_n_164 ),
        .q_i_2__55_1(\genblk1[17].r_dff_n_173 ),
        .q_i_3__55_0(q_reg_7),
        .q_i_3__55_1(q_reg_8),
        .q_i_4__36(\genblk1[17].r_dff_n_165 ),
        .q_i_4__36_0(\genblk1[17].r_dff_n_82 ),
        .q_i_4__46(q_reg[7]),
        .q_i_4__54_0(\genblk1[51].r_dff_n_5 ),
        .q_i_5__19_0(\genblk1[17].r_dff_n_166 ),
        .q_i_5__60_0(\genblk1[32].r_dff_n_5 ),
        .q_i_6__13(\genblk1[134].r_dff_n_15 ),
        .q_i_6__13_0(\genblk1[17].r_dff_n_168 ),
        .q_i_6__14(\genblk1[17].r_dff_n_167 ),
        .q_i_6__22_0(\genblk1[25].r_dff_n_112 ),
        .q_reg_0(q_reg[1]),
        .q_reg_1(\genblk1[25].r_dff_n_1 ),
        .q_reg_10(alu_inB[20]),
        .q_reg_11(alu_inB[21]),
        .q_reg_12(alu_inB[24]),
        .q_reg_13(alu_inB[25]),
        .q_reg_14(alu_inB[26]),
        .q_reg_15({alu_inB[31:30],alu_inB[28:27]}),
        .q_reg_16(\genblk1[25].r_dff_n_64 ),
        .q_reg_17(q_reg_6),
        .q_reg_18(\genblk1[25].r_dff_n_66 ),
        .q_reg_19(ALUop[1]),
        .q_reg_2(\genblk1[25].r_dff_n_2 ),
        .q_reg_20(\genblk1[25].r_dff_n_68 ),
        .q_reg_21(\genblk1[25].r_dff_n_69 ),
        .q_reg_22(\genblk1[25].r_dff_n_70 ),
        .q_reg_23(\genblk1[25].r_dff_n_71 ),
        .q_reg_24(\genblk1[25].r_dff_n_72 ),
        .q_reg_25(\genblk1[25].r_dff_n_73 ),
        .q_reg_26(\genblk1[25].r_dff_n_74 ),
        .q_reg_27(\genblk1[25].r_dff_n_75 ),
        .q_reg_28(q_reg_37),
        .q_reg_29(ctrl_div),
        .q_reg_3(\genblk1[25].r_dff_n_3 ),
        .q_reg_30(\genblk1[25].r_dff_n_78 ),
        .q_reg_31(\genblk1[25].r_dff_n_79 ),
        .q_reg_32(q_reg_40),
        .q_reg_33(q_reg_72),
        .q_reg_34(q_reg_73),
        .q_reg_35(\genblk1[25].r_dff_n_100 ),
        .q_reg_36(\genblk1[25].r_dff_n_101 ),
        .q_reg_37(\genblk1[25].r_dff_n_102 ),
        .q_reg_38(\genblk1[25].r_dff_n_103 ),
        .q_reg_39(\genblk1[25].r_dff_n_104 ),
        .q_reg_4(\genblk1[25].r_dff_n_4 ),
        .q_reg_40(\genblk1[25].r_dff_n_105 ),
        .q_reg_41(\genblk1[25].r_dff_n_106 ),
        .q_reg_42(\genblk1[25].r_dff_n_107 ),
        .q_reg_43(\genblk1[25].r_dff_n_108 ),
        .q_reg_44(\genblk1[25].r_dff_n_109 ),
        .q_reg_45(\genblk1[25].r_dff_n_110 ),
        .q_reg_46(\genblk1[25].r_dff_n_111 ),
        .q_reg_47(\genblk1[25].r_dff_n_113 ),
        .q_reg_48(\genblk1[25].r_dff_n_114 ),
        .q_reg_49(\genblk1[25].r_dff_n_115 ),
        .q_reg_5(\genblk1[25].r_dff_n_5 ),
        .q_reg_50(\genblk1[25].r_dff_n_116 ),
        .q_reg_51(\genblk1[25].r_dff_n_117 ),
        .q_reg_52(\genblk1[25].r_dff_n_118 ),
        .q_reg_53(\genblk1[25].r_dff_n_119 ),
        .q_reg_54(\genblk1[25].r_dff_n_120 ),
        .q_reg_55(\genblk1[25].r_dff_n_121 ),
        .q_reg_56(\genblk1[25].r_dff_n_122 ),
        .q_reg_57(\genblk1[17].r_dff_n_78 ),
        .q_reg_58(CPU_RESETN),
        .q_reg_59(q_reg[8]),
        .q_reg_6({alu_inB[29],alu_inB[23:22],alu_inB[16],alu_inB[12:7],alu_inB[4]}),
        .q_reg_60(q_reg[5]),
        .q_reg_61(\genblk1[17].r_dff_n_4 ),
        .q_reg_62(\genblk1[147].r_dff_n_73 ),
        .q_reg_63(\genblk1[134].r_dff_n_6 ),
        .q_reg_64(\genblk1[17].r_dff_n_161 ),
        .q_reg_65(\genblk1[17].r_dff_n_157 ),
        .q_reg_66(\genblk1[17].r_dff_n_163 ),
        .q_reg_67(q_reg_165),
        .q_reg_68(\genblk1[17].r_dff_n_12 ),
        .q_reg_69(q_reg_166),
        .q_reg_7(alu_inB[17]),
        .q_reg_70(\genblk1[17].r_dff_n_154 ),
        .q_reg_71(q_reg_167),
        .q_reg_72(q_reg_168),
        .q_reg_73(q_reg_169),
        .q_reg_74(\genblk1[17].r_dff_n_159 ),
        .q_reg_75(q_reg_170),
        .q_reg_76(\genblk1[17].r_dff_n_171 ),
        .q_reg_77(q_reg_171),
        .q_reg_78(\genblk1[134].r_dff_n_9 ),
        .q_reg_79(q_reg_162),
        .q_reg_8(alu_inB[18]),
        .q_reg_80(\genblk1[17].r_dff_n_14 ),
        .q_reg_81(q_reg_172),
        .q_reg_82(\genblk1[17].r_dff_n_153 ),
        .q_reg_83(q_reg_173),
        .q_reg_84(q_reg_174),
        .q_reg_85(q_reg_175),
        .q_reg_86(\genblk1[17].r_dff_n_13 ),
        .q_reg_87(q_reg_176),
        .q_reg_88(q_reg_177),
        .q_reg_89(q_reg_178),
        .q_reg_9(alu_inB[19]),
        .q_reg_90(\genblk1[17].r_dff_n_160 ),
        .q_reg_91(q_reg_179),
        .q_reg_92(\genblk1[17].r_dff_n_172 ),
        .q_reg_C(q_reg_C_29),
        .\sevenseg_latch_reg[27] (\genblk1[27].r_dff_n_0 ),
        .\sevenseg_latch_reg[28] (\genblk1[28].r_dff_n_0 ),
        .\sevenseg_latch_reg[29] (\genblk1[29].r_dff_n_0 ),
        .\sevenseg_latch_reg[30] (\genblk1[30].r_dff_n_0 ),
        .\sevenseg_latch_reg[31] (q_reg[0]),
        .\sevenseg_latch_reg[31]_0 (\genblk1[31].r_dff_n_0 ));
  dffe_ref_579 \genblk1[26].r_dff 
       (.DXIR(DXIR[26]),
        .clk0(clk0),
        .q_reg_0(\genblk1[17].r_dff_n_75 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_580 \genblk1[27].r_dff 
       (.DXIRin(DXIRin[4]),
        .clk0(clk0),
        .q_reg_0(\genblk1[27].r_dff_n_0 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_581 \genblk1[28].r_dff 
       (.DXIRin(DXIRin[5]),
        .clk0(clk0),
        .q_reg_0(\genblk1[28].r_dff_n_0 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_582 \genblk1[29].r_dff 
       (.clk0(clk0),
        .q_reg_0(\genblk1[29].r_dff_n_0 ),
        .q_reg_1(\genblk1[17].r_dff_n_79 ),
        .q_reg_2(CPU_RESETN));
  dffe_ref_583 \genblk1[30].r_dff 
       (.DXIRin(DXIRin[6]),
        .clk0(clk0),
        .q_reg_0(\genblk1[30].r_dff_n_0 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_584 \genblk1[31].r_dff 
       (.clk0(clk0),
        .q_reg_0(\genblk1[31].r_dff_n_0 ),
        .q_reg_1(\genblk1[17].r_dff_n_76 ),
        .q_reg_2(CPU_RESETN));
  dffe_ref_585 \genblk1[32].r_dff 
       (.DXIR({DXIR[146],DXIR[40:33],DXIR[1:0]}),
        .DXIRin(DXIRin[7]),
        .clk0(clk0),
        .q_i_2__47(q_reg[1]),
        .q_reg_0(DXIR[32]),
        .q_reg_1(\genblk1[32].r_dff_n_1 ),
        .q_reg_2(\genblk1[32].r_dff_n_2 ),
        .q_reg_3(\genblk1[32].r_dff_n_3 ),
        .q_reg_4(\genblk1[32].r_dff_n_4 ),
        .q_reg_5(\genblk1[32].r_dff_n_5 ),
        .q_reg_6(\genblk1[32].r_dff_n_6 ),
        .q_reg_7(\genblk1[32].r_dff_n_7 ),
        .q_reg_8(CPU_RESETN));
  dffe_ref_586 \genblk1[33].r_dff 
       (.DXIR(DXIR[33]),
        .DXIRin(DXIRin[8]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_587 \genblk1[34].r_dff 
       (.DXIR(DXIR[34]),
        .DXIRin(DXIRin[9]),
        .XMIRin(XMIRin[2]),
        .alu_result(alu_result[2]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .q_reg_1(q_reg[7]),
        .q_reg_2(\genblk1[17].r_dff_n_150 ),
        .q_reg_3(q_reg[8]));
  dffe_ref_588 \genblk1[35].r_dff 
       (.DXIR(DXIR[35]),
        .DXIRin(DXIRin[10]),
        .XMIRin(XMIRin[3]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .q_reg_1(q_reg[7]),
        .q_reg_2(\genblk1[134].r_dff_n_1 ),
        .q_reg_3(\genblk1[17].r_dff_n_149 ));
  dffe_ref_589 \genblk1[36].r_dff 
       (.DXIR(DXIR[36]),
        .DXIRin(DXIRin[11]),
        .XMIRin(XMIRin[4]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .q_reg_1(q_reg[7]),
        .q_reg_2(\genblk1[17].r_dff_n_148 ),
        .q_reg_3(\genblk1[25].r_dff_n_4 ));
  dffe_ref_590 \genblk1[37].r_dff 
       (.DXIR(DXIR[37]),
        .DXIRin(DXIRin[12]),
        .clk0(clk0),
        .q_i_3__41(\genblk1[32].r_dff_n_3 ),
        .q_i_3__41_0(q_reg[1]),
        .q_i_3__41_1({DXIR[146],DXIR[38]}),
        .q_reg_0(\genblk1[37].r_dff_n_1 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_591 \genblk1[38].r_dff 
       (.DXIRin(DXIRin[13]),
        .XMIRin(XMIRin[6]),
        .clk0(clk0),
        .q_reg_0(DXIR[38]),
        .q_reg_1(CPU_RESETN),
        .q_reg_2(q_reg[7]),
        .q_reg_3(\genblk1[17].r_dff_n_146 ),
        .q_reg_4(\genblk1[147].r_dff_n_36 ));
  dffe_ref_592 \genblk1[39].r_dff 
       (.DXIR(DXIR[39]),
        .DXIRin(DXIRin[14]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_593 \genblk1[40].r_dff 
       (.DXIR(DXIR[40]),
        .DXIRin(DXIRin[15]),
        .clk0(clk0),
        .q_i_2__41(q_reg[1]),
        .q_i_2__49({DXIR[146],DXIR[51:48],DXIR[42:41]}),
        .q_i_4__64(\genblk1[25].r_dff_n_69 ),
        .q_i_4__64_0(\genblk1[32].r_dff_n_2 ),
        .q_i_4__64_1(\genblk1[43].r_dff_n_2 ),
        .q_i_7__29(\genblk1[41].r_dff_n_3 ),
        .q_i_7__29_0(\genblk1[43].r_dff_n_3 ),
        .q_i_7__29_1(\genblk1[44].r_dff_n_1 ),
        .q_reg_0(\genblk1[40].r_dff_n_1 ),
        .q_reg_1(\genblk1[40].r_dff_n_2 ),
        .q_reg_2(\genblk1[40].r_dff_n_3 ),
        .q_reg_3(\genblk1[40].r_dff_n_4 ),
        .q_reg_4(\genblk1[40].r_dff_n_5 ),
        .q_reg_5(\genblk1[40].r_dff_n_6 ),
        .q_reg_6(\genblk1[40].r_dff_n_7 ),
        .q_reg_7(\genblk1[40].r_dff_n_8 ),
        .q_reg_8(CPU_RESETN));
  dffe_ref_594 \genblk1[41].r_dff 
       (.DXIR({DXIR[146],DXIR[47:46],DXIR[42],DXIR[40]}),
        .DXIRin(DXIRin[16]),
        .XMIRin(XMIRin[9]),
        .alu_result(alu_result[9]),
        .clk0(clk0),
        .q_i_4__64(q_reg[1]),
        .q_i_4__64_0(\genblk1[45].r_dff_n_1 ),
        .q_i_4__64_1(\genblk1[43].r_dff_n_3 ),
        .q_i_6__38(\genblk1[25].r_dff_n_69 ),
        .q_i_6__38_0(\genblk1[43].r_dff_n_2 ),
        .q_reg_0(DXIR[41]),
        .q_reg_1(\genblk1[41].r_dff_n_2 ),
        .q_reg_2(\genblk1[41].r_dff_n_3 ),
        .q_reg_3(CPU_RESETN),
        .q_reg_4(q_reg[7]),
        .q_reg_5(\genblk1[17].r_dff_n_145 ),
        .q_reg_6(q_reg[8]));
  dffe_ref_595 \genblk1[42].r_dff 
       (.DXIR(DXIR[42]),
        .DXIRin(DXIRin[17]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_596 \genblk1[43].r_dff 
       (.DXIR(DXIR[43]),
        .DXIRin(DXIRin[18]),
        .clk0(clk0),
        .q_i_2__45(\genblk1[146].r_dff_n_3 ),
        .q_i_6__38(\genblk1[25].r_dff_n_69 ),
        .q_i_6__39({DXIR[146],DXIR[45:44],DXIR[42:41],DXIR[13]}),
        .q_i_6__39_0(q_reg[1]),
        .q_reg_0(\genblk1[43].r_dff_n_1 ),
        .q_reg_1(\genblk1[43].r_dff_n_2 ),
        .q_reg_2(\genblk1[43].r_dff_n_3 ),
        .q_reg_3(CPU_RESETN));
  dffe_ref_597 \genblk1[44].r_dff 
       (.DXIR({DXIR[146],DXIR[47:45],DXIR[43]}),
        .DXIRin(DXIRin[19]),
        .clk0(clk0),
        .q_i_6__38(\genblk1[13].r_dff_n_4 ),
        .q_i_6__38_0(\genblk1[25].r_dff_n_69 ),
        .q_i_8__23_0(q_reg[1]),
        .q_reg_0(DXIR[44]),
        .q_reg_1(\genblk1[44].r_dff_n_1 ),
        .q_reg_2(CPU_RESETN));
  dffe_ref_598 \genblk1[45].r_dff 
       (.DXIR(DXIR[45]),
        .DXIRin(DXIRin[20]),
        .clk0(clk0),
        .q_i_8__22({DXIR[146],DXIR[44:43],DXIR[13]}),
        .q_i_8__22_0(\genblk1[25].r_dff_n_69 ),
        .q_reg_0(\genblk1[45].r_dff_n_1 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_599 \genblk1[46].r_dff 
       (.DXIR(DXIR[46]),
        .DXIRin(DXIRin[21]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_600 \genblk1[47].r_dff 
       (.DXIR(DXIR[47]),
        .DXIRin(DXIRin[22]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_601 \genblk1[48].r_dff 
       (.DXIRin(DXIRin[23]),
        .clk0(clk0),
        .q_reg_0(DXIR[48]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_602 \genblk1[49].r_dff 
       (.DXIR({DXIR[146],DXIR[52:50]}),
        .DXIRin(DXIRin[24]),
        .XMIRin(XMIRin[17]),
        .clk0(clk0),
        .q_i_2__39(\genblk1[40].r_dff_n_4 ),
        .q_i_2__39_0(\genblk1[25].r_dff_n_69 ),
        .q_i_4__58(q_reg[1]),
        .q_reg_0(DXIR[49]),
        .q_reg_1(\genblk1[49].r_dff_n_2 ),
        .q_reg_2(\genblk1[49].r_dff_n_3 ),
        .q_reg_3(CPU_RESETN),
        .q_reg_4(q_reg[7]),
        .q_reg_5(\genblk1[17].r_dff_n_3 ),
        .q_reg_6(q_reg[8]),
        .q_reg_7(q_reg_79[1]));
  dffe_ref_603 \genblk1[50].r_dff 
       (.DXIR(DXIR[50]),
        .DXIRin(DXIRin[25]),
        .clk0(clk0),
        .q_i_2__50(\genblk1[54].r_dff_n_1 ),
        .q_i_2__50_0(\genblk1[40].r_dff_n_7 ),
        .q_i_2__50_1(\genblk1[53].r_dff_n_1 ),
        .q_i_2__50_2(\genblk1[25].r_dff_n_69 ),
        .q_i_7__29(q_reg[1]),
        .q_i_7__29_0({DXIR[146],DXIR[55],DXIR[49]}),
        .q_reg_0(\genblk1[50].r_dff_n_1 ),
        .q_reg_1(\genblk1[50].r_dff_n_2 ),
        .q_reg_2(CPU_RESETN));
  dffe_ref_604 \genblk1[51].r_dff 
       (.DXIR(DXIR[51]),
        .DXIRin(DXIRin[26]),
        .XMIRin(XMIRin[19]),
        .clk0(clk0),
        .q_i_2__37(q_reg[1]),
        .q_i_2__38(\genblk1[49].r_dff_n_2 ),
        .q_i_4__59_0(\genblk1[50].r_dff_n_1 ),
        .q_i_4__59_1(\genblk1[54].r_dff_n_2 ),
        .q_i_4__59_2(\genblk1[40].r_dff_n_2 ),
        .q_i_7__28({DXIR[146],DXIR[57:52],DXIR[48]}),
        .q_i_7__29_0(\genblk1[25].r_dff_n_69 ),
        .q_reg_0(\genblk1[51].r_dff_n_2 ),
        .q_reg_1(\genblk1[51].r_dff_n_3 ),
        .q_reg_2(\genblk1[51].r_dff_n_4 ),
        .q_reg_3(\genblk1[51].r_dff_n_5 ),
        .q_reg_4(CPU_RESETN),
        .q_reg_5(q_reg[7]),
        .q_reg_6(\genblk1[17].r_dff_n_144 ),
        .q_reg_7(\genblk1[25].r_dff_n_1 ));
  dffe_ref_605 \genblk1[52].r_dff 
       (.DXIR({DXIR[146],DXIR[53],DXIR[51:49]}),
        .DXIRin(DXIRin[27]),
        .XMIRin(XMIRin[20]),
        .clk0(clk0),
        .q_i_3__45(\genblk1[40].r_dff_n_4 ),
        .q_i_3__45_0(\genblk1[25].r_dff_n_69 ),
        .q_i_4__61_0(q_reg[1]),
        .q_reg_0(DXIR[52]),
        .q_reg_1(\genblk1[52].r_dff_n_2 ),
        .q_reg_2(CPU_RESETN),
        .q_reg_3(q_reg[7]),
        .q_reg_4(\genblk1[17].r_dff_n_143 ),
        .q_reg_5(\genblk1[25].r_dff_n_2 ));
  dffe_ref_606 \genblk1[53].r_dff 
       (.DXIR(DXIR[53]),
        .DXIRin(DXIRin[28]),
        .clk0(clk0),
        .q_i_4__62({DXIR[54],DXIR[52:50]}),
        .q_i_4__62_0(\genblk1[25].r_dff_n_69 ),
        .q_reg_0(\genblk1[53].r_dff_n_1 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_607 \genblk1[54].r_dff 
       (.DXIR({DXIR[146],DXIR[55],DXIR[53:49]}),
        .DXIRin(DXIRin[29]),
        .clk0(clk0),
        .q_i_7__29(q_reg[1]),
        .q_reg_0(DXIR[54]),
        .q_reg_1(\genblk1[54].r_dff_n_1 ),
        .q_reg_2(\genblk1[54].r_dff_n_2 ),
        .q_reg_3(CPU_RESETN));
  dffe_ref_608 \genblk1[55].r_dff 
       (.DXIR(DXIR[55]),
        .DXIRin(DXIRin[30]),
        .XMIRin(XMIRin[23]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN),
        .q_reg_1(q_reg[7]),
        .q_reg_2(\genblk1[25].r_dff_n_3 ));
  dffe_ref_609 \genblk1[56].r_dff 
       (.DXIR({DXIR[146],DXIR[58:57]}),
        .DXIRin(DXIRin[31]),
        .XMIRin(XMIRin[24]),
        .clk0(clk0),
        .q_i_2__35(q_reg[1]),
        .q_i_5__49(\genblk1[51].r_dff_n_4 ),
        .q_reg_0(DXIR[56]),
        .q_reg_1(\genblk1[56].r_dff_n_2 ),
        .q_reg_2(\genblk1[56].r_dff_n_3 ),
        .q_reg_3(CPU_RESETN),
        .q_reg_4(q_reg[7]),
        .q_reg_5(\genblk1[147].r_dff_n_24 ));
  dffe_ref_610 \genblk1[57].r_dff 
       (.DXIR(DXIR[57]),
        .DXIRin(DXIRin[32]),
        .XMIRin(XMIRin[25]),
        .clk0(clk0),
        .q_i_4__53(q_reg[1]),
        .q_i_4__53_0({DXIR[146],DXIR[58]}),
        .q_reg_0(\genblk1[57].r_dff_n_2 ),
        .q_reg_1(CPU_RESETN),
        .q_reg_2(q_reg[7]),
        .q_reg_3(\genblk1[147].r_dff_n_22 ));
  dffe_ref_611 \genblk1[58].r_dff 
       (.DXIR({DXIR[146],DXIR[62:59],DXIR[57:56]}),
        .DXIRin(DXIRin[33]),
        .clk0(clk0),
        .q_i_2__34(\genblk1[25].r_dff_n_69 ),
        .q_i_2__34_0(\genblk1[51].r_dff_n_4 ),
        .q_i_3__44(\genblk1[56].r_dff_n_3 ),
        .q_i_6__35(q_reg[1]),
        .q_reg_0(DXIR[58]),
        .q_reg_1(\genblk1[58].r_dff_n_1 ),
        .q_reg_2(\genblk1[58].r_dff_n_2 ),
        .q_reg_3(\genblk1[58].r_dff_n_3 ),
        .q_reg_4(\genblk1[58].r_dff_n_4 ),
        .q_reg_5(CPU_RESETN));
  dffe_ref_612 \genblk1[59].r_dff 
       (.DXIR(DXIR[59]),
        .DXIRin(DXIRin[34]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_613 \genblk1[60].r_dff 
       (.DXIR(DXIR[60]),
        .DXIRin(DXIRin[35]),
        .clk0(clk0),
        .q_i_3__43(\genblk1[56].r_dff_n_3 ),
        .q_i_3__43_0(\genblk1[58].r_dff_n_2 ),
        .q_i_3__43_1(q_reg[1]),
        .q_i_3__43_2({DXIR[146],DXIR[63:61],DXIR[59:58]}),
        .q_i_4__52_0(\genblk1[25].r_dff_n_69 ),
        .q_reg_0(\genblk1[60].r_dff_n_1 ),
        .q_reg_1(CPU_RESETN));
  dffe_ref_614 \genblk1[61].r_dff 
       (.DXIR({DXIR[62],DXIR[60:59],DXIR[57:56]}),
        .DXIRin(DXIRin[36]),
        .XMIRin(XMIRin[29]),
        .clk0(clk0),
        .q_i_2__32(\genblk1[57].r_dff_n_2 ),
        .q_i_4__53_0(\genblk1[25].r_dff_n_69 ),
        .q_i_4__53_1(\genblk1[51].r_dff_n_5 ),
        .q_i_4__53_2(\genblk1[58].r_dff_n_4 ),
        .q_reg_0(DXIR[61]),
        .q_reg_1(\genblk1[61].r_dff_n_2 ),
        .q_reg_2(CPU_RESETN),
        .q_reg_3(q_reg[7]),
        .q_reg_4(\genblk1[17].r_dff_n_151 ));
  dffe_ref_615 \genblk1[62].r_dff 
       (.DXIR(DXIR[62]),
        .DXIRin(DXIRin[37]),
        .clk0(clk0),
        .q_reg_0(CPU_RESETN));
  dffe_ref_616 \genblk1[63].r_dff 
       (.DXIRin(DXIRin[38]),
        .XMIRin(XMIRin[31]),
        .alu_result(alu_result[31]),
        .clk0(clk0),
        .q_reg_0(DXIR[63]),
        .q_reg_1(CPU_RESETN),
        .q_reg_2(q_reg[7]),
        .q_reg_3(q_reg_78),
        .q_reg_4(q_reg[8]));
  dffe_ref_617 \genblk1[64].r_dff 
       (.DXIR(DXIR[64]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[0]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_618 \genblk1[65].r_dff 
       (.DXIR(DXIR[65]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[1]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_619 \genblk1[66].r_dff 
       (.DXIR(DXIR[66]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[2]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_620 \genblk1[67].r_dff 
       (.DXIR(DXIR[67]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[3]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_621 \genblk1[68].r_dff 
       (.DXIR(DXIR[68]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[4]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_622 \genblk1[69].r_dff 
       (.DXIR(DXIR[69]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[5]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_623 \genblk1[70].r_dff 
       (.DXIR(DXIR[70]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[6]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_624 \genblk1[71].r_dff 
       (.DXIR(DXIR[71]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[7]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_625 \genblk1[72].r_dff 
       (.DXIR(DXIR[72]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[8]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_626 \genblk1[73].r_dff 
       (.DXIR(DXIR[73]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[9]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_627 \genblk1[74].r_dff 
       (.DXIR(DXIR[74]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[10]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_628 \genblk1[75].r_dff 
       (.DXIR(DXIR[75]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[11]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_629 \genblk1[76].r_dff 
       (.DXIR(DXIR[76]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[12]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_630 \genblk1[77].r_dff 
       (.DXIR(DXIR[77]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[13]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_631 \genblk1[78].r_dff 
       (.DXIR(DXIR[78]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[14]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_632 \genblk1[79].r_dff 
       (.DXIR(DXIR[79]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[15]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_633 \genblk1[80].r_dff 
       (.DXIR(DXIR[80]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[16]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_634 \genblk1[81].r_dff 
       (.DXIR(DXIR[81]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[17]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_635 \genblk1[82].r_dff 
       (.DXIR(DXIR[82]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[18]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_636 \genblk1[83].r_dff 
       (.DXIR(DXIR[83]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[19]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_637 \genblk1[84].r_dff 
       (.DXIR(DXIR[84]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[20]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_638 \genblk1[85].r_dff 
       (.DXIR(DXIR[85]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[21]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_639 \genblk1[86].r_dff 
       (.DXIR(DXIR[86]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[22]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_640 \genblk1[87].r_dff 
       (.DXIR(DXIR[87]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[23]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_641 \genblk1[88].r_dff 
       (.DXIR(DXIR[88]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[24]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_642 \genblk1[89].r_dff 
       (.DXIR(DXIR[89]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[25]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_643 \genblk1[90].r_dff 
       (.DXIR(DXIR[90]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[26]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_644 \genblk1[91].r_dff 
       (.DXIR(DXIR[91]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[27]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_645 \genblk1[92].r_dff 
       (.DXIR(DXIR[92]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[28]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_646 \genblk1[93].r_dff 
       (.DXIR(DXIR[93]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[29]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_647 \genblk1[94].r_dff 
       (.DXIR(DXIR[94]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[30]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_648 \genblk1[95].r_dff 
       (.DXIR(DXIR[95]),
        .clk0(clk0),
        .q_reg_0(q_reg_76[31]),
        .q_reg_1(CPU_RESETN));
  dffe_ref_649 \genblk1[96].r_dff 
       (.clk0(clk0),
        .q_reg_0(DXIR[96]),
        .q_reg_1(q_reg_76[32]),
        .q_reg_2(CPU_RESETN));
  dffe_ref_650 \genblk1[97].r_dff 
       (.clk0(clk0),
        .q_reg_0(DXIR[97]),
        .q_reg_1(q_reg_76[33]),
        .q_reg_2(CPU_RESETN));
  dffe_ref_651 \genblk1[98].r_dff 
       (.clk0(clk0),
        .q_reg_0(DXIR[98]),
        .q_reg_1(q_reg_76[34]),
        .q_reg_2(CPU_RESETN));
  dffe_ref_652 \genblk1[99].r_dff 
       (.clk0(clk0),
        .q_reg_0(DXIR[99]),
        .q_reg_1(q_reg_76[35]),
        .q_reg_2(CPU_RESETN));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized2
   (dvdSign,
    q_reg,
    ctrl_div,
    XAby,
    CLK,
    dvs);
  output dvdSign;
  output q_reg;
  input ctrl_div;
  input [0:0]XAby;
  input CLK;
  input [0:0]dvs;

  wire CLK;
  wire [0:0]XAby;
  wire ctrl_div;
  wire dvdSign;
  wire [0:0]dvs;
  wire q_reg;

  dffe_ref_302 \genblk1[0].r_dff 
       (.CLK(CLK),
        .XAby(XAby),
        .ctrl_div(ctrl_div),
        .dvdSign(dvdSign),
        .dvs(dvs),
        .q_reg_0(q_reg));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized3
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    memAddr,
    WEA,
    q_reg_12,
    dataIn,
    q_reg_13,
    Mresult,
    modified_rd,
    clk0,
    q_reg_14,
    XMIRin,
    XBby,
    q_reg_15,
    rData,
    rwe,
    MemoryArray_reg_3,
    dataOut,
    Q,
    q_reg_16);
  output [3:0]q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output [19:0]memAddr;
  output [0:0]WEA;
  output [1:0]q_reg_12;
  output [31:0]dataIn;
  output [0:0]q_reg_13;
  output [31:0]Mresult;
  input [2:0]modified_rd;
  input clk0;
  input q_reg_14;
  input [31:0]XMIRin;
  input [31:0]XBby;
  input [4:0]q_reg_15;
  input [31:0]rData;
  input rwe;
  input MemoryArray_reg_3;
  input [31:0]dataOut;
  input [31:0]Q;
  input [23:0]q_reg_16;

  wire MemoryArray_reg_3;
  wire [99:99]Minsn;
  wire [31:0]Mresult;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [31:0]XBby;
  wire [95:64]XMIR;
  wire [31:0]XMIRin;
  wire clk0;
  wire [31:0]dataIn;
  wire [31:0]dataOut;
  wire \genblk1[32].r_dff_n_1 ;
  wire \genblk1[32].r_dff_n_2 ;
  wire \genblk1[32].r_dff_n_3 ;
  wire \genblk1[32].r_dff_n_4 ;
  wire \genblk1[32].r_dff_n_5 ;
  wire \genblk1[32].r_dff_n_6 ;
  wire \genblk1[32].r_dff_n_7 ;
  wire \genblk1[32].r_dff_n_8 ;
  wire \genblk1[32].r_dff_n_9 ;
  wire \genblk1[33].r_dff_n_1 ;
  wire \genblk1[33].r_dff_n_10 ;
  wire \genblk1[33].r_dff_n_11 ;
  wire \genblk1[33].r_dff_n_12 ;
  wire \genblk1[33].r_dff_n_13 ;
  wire \genblk1[33].r_dff_n_14 ;
  wire \genblk1[33].r_dff_n_15 ;
  wire \genblk1[33].r_dff_n_16 ;
  wire \genblk1[33].r_dff_n_17 ;
  wire \genblk1[33].r_dff_n_18 ;
  wire \genblk1[33].r_dff_n_19 ;
  wire \genblk1[33].r_dff_n_2 ;
  wire \genblk1[33].r_dff_n_20 ;
  wire \genblk1[33].r_dff_n_21 ;
  wire \genblk1[33].r_dff_n_3 ;
  wire \genblk1[33].r_dff_n_4 ;
  wire \genblk1[33].r_dff_n_5 ;
  wire \genblk1[33].r_dff_n_6 ;
  wire \genblk1[33].r_dff_n_7 ;
  wire \genblk1[33].r_dff_n_8 ;
  wire \genblk1[33].r_dff_n_9 ;
  wire \genblk1[43].r_dff_n_1 ;
  wire \genblk1[47].r_dff_n_1 ;
  wire \genblk1[50].r_dff_n_32 ;
  wire \genblk1[54].r_dff_n_1 ;
  wire \genblk1[63].r_dff_n_1 ;
  wire \genblk1[99].r_dff_n_1 ;
  wire [19:0]memAddr;
  wire [2:0]modified_rd;
  wire [3:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire [1:0]q_reg_12;
  wire [0:0]q_reg_13;
  wire q_reg_14;
  wire [4:0]q_reg_15;
  wire [23:0]q_reg_16;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:0]rData;
  wire rwe;

  dffe_ref_372 \genblk1[100].r_dff 
       (.MemoryArray_reg_3(MemoryArray_reg_3),
        .MemoryArray_reg_3_0(q_reg[2:0]),
        .WEA(WEA),
        .XMIR(XMIR),
        .clk0(clk0),
        .dataIn(dataIn),
        .q_reg_0(q_reg_15[2]),
        .q_reg_1(q_reg_14),
        .rData(rData),
        .rwe(rwe));
  dffe_ref_373 \genblk1[22].r_dff 
       (.clk0(clk0),
        .modified_rd(modified_rd[0]),
        .q_reg_0(q_reg[0]),
        .q_reg_1(q_reg_14));
  dffe_ref_374 \genblk1[24].r_dff 
       (.clk0(clk0),
        .modified_rd(modified_rd[1]),
        .q_reg_0(q_reg[1]),
        .q_reg_1(q_reg_14));
  dffe_ref_375 \genblk1[26].r_dff 
       (.clk0(clk0),
        .modified_rd(modified_rd[2]),
        .q_reg_0(q_reg[2]),
        .q_reg_1(q_reg_14));
  dffe_ref_376 \genblk1[32].r_dff 
       (.Minsn(Minsn),
        .Mresult(Mresult[0]),
        .Q({Q[26],Q[14:9],Q[5:4],Q[0]}),
        .XMIRin(XMIRin[0]),
        .clk0(clk0),
        .dataOut(dataOut[0]),
        .\midi_result_reg[10] (\genblk1[32].r_dff_n_6 ),
        .\midi_result_reg[11] (\genblk1[32].r_dff_n_5 ),
        .\midi_result_reg[12] (\genblk1[32].r_dff_n_4 ),
        .\midi_result_reg[13] (\genblk1[32].r_dff_n_3 ),
        .\midi_result_reg[5] (\genblk1[32].r_dff_n_8 ),
        .\midi_result_reg[9] (\genblk1[32].r_dff_n_7 ),
        .q_reg_0(q_reg_0),
        .q_reg_1(\genblk1[32].r_dff_n_1 ),
        .q_reg_2(q_reg_14),
        .q_reg_3(q_reg_1),
        .q_reg_4({q_reg_16[14:9],q_reg_16[5:4],q_reg_16[0]}),
        .q_reg_5(\genblk1[50].r_dff_n_32 ),
        .\state_reg[14] (\genblk1[32].r_dff_n_2 ),
        .\state_reg[4] (\genblk1[32].r_dff_n_9 ));
  dffe_ref_377 \genblk1[33].r_dff 
       (.Minsn(Minsn),
        .Mresult(Mresult[1]),
        .Q({Q[31:27],Q[25:15],Q[8:6],Q[3:1]}),
        .XMIRin(XMIRin[1]),
        .clk0(clk0),
        .dataOut(dataOut[1]),
        .\midi_result_reg[15] (\genblk1[33].r_dff_n_14 ),
        .\midi_result_reg[16] (\genblk1[33].r_dff_n_13 ),
        .\midi_result_reg[17] (\genblk1[33].r_dff_n_12 ),
        .\midi_result_reg[18] (\genblk1[33].r_dff_n_11 ),
        .\midi_result_reg[19] (\genblk1[33].r_dff_n_10 ),
        .\midi_result_reg[20] (\genblk1[33].r_dff_n_9 ),
        .\midi_result_reg[21] (\genblk1[33].r_dff_n_8 ),
        .\midi_result_reg[22] (\genblk1[33].r_dff_n_7 ),
        .\midi_result_reg[23] (\genblk1[33].r_dff_n_6 ),
        .\midi_result_reg[2] (\genblk1[33].r_dff_n_19 ),
        .\midi_result_reg[3] (\genblk1[33].r_dff_n_18 ),
        .\midi_result_reg[6] (\genblk1[33].r_dff_n_17 ),
        .\midi_result_reg[7] (\genblk1[33].r_dff_n_16 ),
        .\midi_result_reg[8] (\genblk1[33].r_dff_n_15 ),
        .q_reg_0(q_reg_1),
        .q_reg_1(\genblk1[33].r_dff_n_1 ),
        .q_reg_10({q_reg_16[23:15],q_reg_16[8:6],q_reg_16[3:1]}),
        .q_reg_11(\genblk1[50].r_dff_n_32 ),
        .q_reg_2(\genblk1[33].r_dff_n_2 ),
        .q_reg_3(\genblk1[33].r_dff_n_3 ),
        .q_reg_4(\genblk1[33].r_dff_n_4 ),
        .q_reg_5(\genblk1[33].r_dff_n_5 ),
        .q_reg_6(\genblk1[33].r_dff_n_20 ),
        .q_reg_7(\genblk1[33].r_dff_n_21 ),
        .q_reg_8(q_reg_14),
        .q_reg_9(q_reg_0));
  dffe_ref_378 \genblk1[34].r_dff 
       (.XMIRin(XMIRin[2]),
        .clk0(clk0),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_14));
  dffe_ref_379 \genblk1[35].r_dff 
       (.XMIRin(XMIRin[3]),
        .clk0(clk0),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_14));
  dffe_ref_380 \genblk1[36].r_dff 
       (.XMIRin(XMIRin[4]),
        .clk0(clk0),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_14));
  dffe_ref_381 \genblk1[37].r_dff 
       (.XMIRin(XMIRin[5]),
        .clk0(clk0),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_14));
  dffe_ref_382 \genblk1[38].r_dff 
       (.XMIRin(XMIRin[6]),
        .clk0(clk0),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_14));
  dffe_ref_383 \genblk1[39].r_dff 
       (.XMIRin(XMIRin[7]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_14));
  dffe_ref_384 \genblk1[40].r_dff 
       (.XMIRin(XMIRin[8]),
        .clk0(clk0),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_14));
  dffe_ref_385 \genblk1[41].r_dff 
       (.XMIRin(XMIRin[9]),
        .clk0(clk0),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_14));
  dffe_ref_386 \genblk1[42].r_dff 
       (.XMIRin(XMIRin[10]),
        .clk0(clk0),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_14));
  dffe_ref_387 \genblk1[43].r_dff 
       (.XMIRin(XMIRin[11]),
        .clk0(clk0),
        .q_reg_0(q_reg_11),
        .q_reg_1(\genblk1[43].r_dff_n_1 ),
        .q_reg_2(q_reg_14),
        .\state_reg[31] (q_reg_0),
        .\state_reg[31]_0 (q_reg_7),
        .\state_reg[31]_1 (memAddr[1]),
        .\state_reg[31]_2 (\genblk1[99].r_dff_n_1 ));
  dffe_ref_388 \genblk1[44].r_dff 
       (.XMIRin(XMIRin[12]),
        .clk0(clk0),
        .memAddr(memAddr[0]),
        .q_reg_0(q_reg_14));
  dffe_ref_389 \genblk1[45].r_dff 
       (.XMIRin(XMIRin[13]),
        .clk0(clk0),
        .q_reg_0(memAddr[1]),
        .q_reg_1(q_reg_14));
  dffe_ref_390 \genblk1[46].r_dff 
       (.XMIRin(XMIRin[14]),
        .clk0(clk0),
        .q_reg_0(memAddr[2]),
        .q_reg_1(q_reg_14));
  dffe_ref_391 \genblk1[47].r_dff 
       (.XMIRin(XMIRin[15]),
        .clk0(clk0),
        .q_reg_0(memAddr[3]),
        .q_reg_1(\genblk1[47].r_dff_n_1 ),
        .q_reg_2(q_reg_14),
        .\state_reg[31] (memAddr[2]),
        .\state_reg[31]_0 (q_reg_5),
        .\state_reg[31]_1 (q_reg_9),
        .\state_reg[31]_2 (q_reg_4),
        .\state_reg[31]_3 (q_reg_8));
  dffe_ref_392 \genblk1[48].r_dff 
       (.XMIRin(XMIRin[16]),
        .clk0(clk0),
        .memAddr(memAddr[4]),
        .q_reg_0(q_reg_14));
  dffe_ref_393 \genblk1[49].r_dff 
       (.XMIRin(XMIRin[17]),
        .clk0(clk0),
        .memAddr(memAddr[5]),
        .q_reg_0(q_reg_14));
  dffe_ref_394 \genblk1[50].r_dff 
       (.Minsn(Minsn),
        .Mresult(Mresult[31:2]),
        .XMIRin(XMIRin[18]),
        .clk0(clk0),
        .dataOut(dataOut[31:2]),
        .memAddr(memAddr[6]),
        .q_reg_0(q_reg_13),
        .q_reg_1(\genblk1[50].r_dff_n_32 ),
        .q_reg_10(memAddr[2]),
        .q_reg_11(\genblk1[33].r_dff_n_12 ),
        .q_reg_12({memAddr[19:7],memAddr[5:3],memAddr[1:0]}),
        .q_reg_13(\genblk1[33].r_dff_n_9 ),
        .q_reg_14(\genblk1[33].r_dff_n_7 ),
        .q_reg_15(\genblk1[33].r_dff_n_21 ),
        .q_reg_16(\genblk1[33].r_dff_n_20 ),
        .q_reg_17(\genblk1[33].r_dff_n_19 ),
        .q_reg_18(q_reg_2),
        .q_reg_19(\genblk1[33].r_dff_n_18 ),
        .q_reg_2(q_reg_14),
        .q_reg_20(\genblk1[32].r_dff_n_8 ),
        .q_reg_21(q_reg_5),
        .q_reg_22(\genblk1[33].r_dff_n_17 ),
        .q_reg_23(q_reg_6),
        .q_reg_24(\genblk1[33].r_dff_n_16 ),
        .q_reg_25(q_reg_7),
        .q_reg_26(\genblk1[32].r_dff_n_7 ),
        .q_reg_27(q_reg_9),
        .q_reg_28(\genblk1[32].r_dff_n_6 ),
        .q_reg_29(\genblk1[32].r_dff_n_4 ),
        .q_reg_3(\genblk1[32].r_dff_n_9 ),
        .q_reg_30(\genblk1[32].r_dff_n_3 ),
        .q_reg_31(\genblk1[33].r_dff_n_14 ),
        .q_reg_32(\genblk1[33].r_dff_n_13 ),
        .q_reg_33(\genblk1[33].r_dff_n_11 ),
        .q_reg_34(\genblk1[33].r_dff_n_10 ),
        .q_reg_35(\genblk1[33].r_dff_n_8 ),
        .q_reg_36(\genblk1[33].r_dff_n_6 ),
        .q_reg_37(\genblk1[33].r_dff_n_5 ),
        .q_reg_38(\genblk1[32].r_dff_n_1 ),
        .q_reg_39(\genblk1[33].r_dff_n_4 ),
        .q_reg_4(q_reg_4),
        .q_reg_40(\genblk1[33].r_dff_n_3 ),
        .q_reg_41(\genblk1[33].r_dff_n_2 ),
        .q_reg_42(\genblk1[33].r_dff_n_1 ),
        .q_reg_5(\genblk1[33].r_dff_n_15 ),
        .q_reg_6(q_reg_8),
        .q_reg_7(\genblk1[32].r_dff_n_5 ),
        .q_reg_8(q_reg_11),
        .q_reg_9(\genblk1[32].r_dff_n_2 ),
        .\state_reg[31] (q_reg_1),
        .\state_reg[31]_0 (q_reg_3),
        .\state_reg[31]_1 (q_reg_10),
        .\state_reg[31]_2 (\genblk1[43].r_dff_n_1 ),
        .\state_reg[31]_3 (\genblk1[47].r_dff_n_1 ),
        .\state_reg[31]_4 (\genblk1[63].r_dff_n_1 ));
  dffe_ref_395 \genblk1[51].r_dff 
       (.XMIRin(XMIRin[19]),
        .clk0(clk0),
        .memAddr(memAddr[7]),
        .q_reg_0(q_reg_14));
  dffe_ref_396 \genblk1[52].r_dff 
       (.XMIRin(XMIRin[20]),
        .clk0(clk0),
        .memAddr(memAddr[8]),
        .q_reg_0(q_reg_14));
  dffe_ref_397 \genblk1[53].r_dff 
       (.XMIRin(XMIRin[21]),
        .clk0(clk0),
        .memAddr(memAddr[9]),
        .q_reg_0(q_reg_14));
  dffe_ref_398 \genblk1[54].r_dff 
       (.XMIRin(XMIRin[22]),
        .clk0(clk0),
        .memAddr(memAddr[10]),
        .q_reg_0(\genblk1[54].r_dff_n_1 ),
        .q_reg_1(q_reg_14),
        .\state[31]_i_7 ({memAddr[15],memAddr[7],memAddr[5]}));
  dffe_ref_399 \genblk1[55].r_dff 
       (.XMIRin(XMIRin[23]),
        .clk0(clk0),
        .memAddr(memAddr[11]),
        .q_reg_0(q_reg_14));
  dffe_ref_400 \genblk1[56].r_dff 
       (.XMIRin(XMIRin[24]),
        .clk0(clk0),
        .memAddr(memAddr[12]),
        .q_reg_0(q_reg_14));
  dffe_ref_401 \genblk1[57].r_dff 
       (.XMIRin(XMIRin[25]),
        .clk0(clk0),
        .memAddr(memAddr[13]),
        .q_reg_0(q_reg_14));
  dffe_ref_402 \genblk1[58].r_dff 
       (.XMIRin(XMIRin[26]),
        .clk0(clk0),
        .memAddr(memAddr[14]),
        .q_reg_0(q_reg_14));
  dffe_ref_403 \genblk1[59].r_dff 
       (.XMIRin(XMIRin[27]),
        .clk0(clk0),
        .memAddr(memAddr[15]),
        .q_reg_0(q_reg_14));
  dffe_ref_404 \genblk1[60].r_dff 
       (.XMIRin(XMIRin[28]),
        .clk0(clk0),
        .memAddr(memAddr[16]),
        .q_reg_0(q_reg_14));
  dffe_ref_405 \genblk1[61].r_dff 
       (.XMIRin(XMIRin[29]),
        .clk0(clk0),
        .memAddr(memAddr[17]),
        .q_reg_0(q_reg_14));
  dffe_ref_406 \genblk1[62].r_dff 
       (.XMIRin(XMIRin[30]),
        .clk0(clk0),
        .memAddr(memAddr[18]),
        .q_reg_0(q_reg_14));
  dffe_ref_407 \genblk1[63].r_dff 
       (.XMIRin(XMIRin[31]),
        .clk0(clk0),
        .memAddr(memAddr[19]),
        .q_reg_0(\genblk1[63].r_dff_n_1 ),
        .q_reg_1(q_reg_14),
        .\state[31]_i_3 ({memAddr[17:16],memAddr[12]}),
        .\state[31]_i_3_0 (\genblk1[54].r_dff_n_1 ));
  dffe_ref_408 \genblk1[64].r_dff 
       (.XBby(XBby[0]),
        .XMIR(XMIR[64]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_409 \genblk1[65].r_dff 
       (.XBby(XBby[1]),
        .XMIR(XMIR[65]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_410 \genblk1[66].r_dff 
       (.XBby(XBby[2]),
        .XMIR(XMIR[66]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_411 \genblk1[67].r_dff 
       (.XBby(XBby[3]),
        .XMIR(XMIR[67]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_412 \genblk1[68].r_dff 
       (.XBby(XBby[4]),
        .XMIR(XMIR[68]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_413 \genblk1[69].r_dff 
       (.XBby(XBby[5]),
        .XMIR(XMIR[69]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_414 \genblk1[70].r_dff 
       (.XBby(XBby[6]),
        .XMIR(XMIR[70]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_415 \genblk1[71].r_dff 
       (.XBby(XBby[7]),
        .XMIR(XMIR[71]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_416 \genblk1[72].r_dff 
       (.XBby(XBby[8]),
        .XMIR(XMIR[72]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_417 \genblk1[73].r_dff 
       (.XBby(XBby[9]),
        .XMIR(XMIR[73]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_418 \genblk1[74].r_dff 
       (.XBby(XBby[10]),
        .XMIR(XMIR[74]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_419 \genblk1[75].r_dff 
       (.XBby(XBby[11]),
        .XMIR(XMIR[75]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_420 \genblk1[76].r_dff 
       (.XBby(XBby[12]),
        .XMIR(XMIR[76]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_421 \genblk1[77].r_dff 
       (.XBby(XBby[13]),
        .XMIR(XMIR[77]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_422 \genblk1[78].r_dff 
       (.XBby(XBby[14]),
        .XMIR(XMIR[78]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_423 \genblk1[79].r_dff 
       (.XBby(XBby[15]),
        .XMIR(XMIR[79]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_424 \genblk1[80].r_dff 
       (.XBby(XBby[16]),
        .XMIR(XMIR[80]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_425 \genblk1[81].r_dff 
       (.XBby(XBby[17]),
        .XMIR(XMIR[81]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_426 \genblk1[82].r_dff 
       (.XBby(XBby[18]),
        .XMIR(XMIR[82]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_427 \genblk1[83].r_dff 
       (.XBby(XBby[19]),
        .XMIR(XMIR[83]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_428 \genblk1[84].r_dff 
       (.XBby(XBby[20]),
        .XMIR(XMIR[84]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_429 \genblk1[85].r_dff 
       (.XBby(XBby[21]),
        .XMIR(XMIR[85]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_430 \genblk1[86].r_dff 
       (.XBby(XBby[22]),
        .XMIR(XMIR[86]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_431 \genblk1[87].r_dff 
       (.XBby(XBby[23]),
        .XMIR(XMIR[87]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_432 \genblk1[88].r_dff 
       (.XBby(XBby[24]),
        .XMIR(XMIR[88]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_433 \genblk1[89].r_dff 
       (.XBby(XBby[25]),
        .XMIR(XMIR[89]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_434 \genblk1[90].r_dff 
       (.XBby(XBby[26]),
        .XMIR(XMIR[90]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_435 \genblk1[91].r_dff 
       (.XBby(XBby[27]),
        .XMIR(XMIR[91]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_436 \genblk1[92].r_dff 
       (.XBby(XBby[28]),
        .XMIR(XMIR[92]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_437 \genblk1[93].r_dff 
       (.XBby(XBby[29]),
        .XMIR(XMIR[93]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_438 \genblk1[94].r_dff 
       (.XBby(XBby[30]),
        .XMIR(XMIR[94]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_439 \genblk1[95].r_dff 
       (.XBby(XBby[31]),
        .XMIR(XMIR[95]),
        .clk0(clk0),
        .q_reg_0(q_reg_14));
  dffe_ref_440 \genblk1[96].r_dff 
       (.clk0(clk0),
        .q_reg_0(q_reg_12[0]),
        .q_reg_1(q_reg_15[3]),
        .q_reg_2(q_reg_14));
  dffe_ref_441 \genblk1[97].r_dff 
       (.clk0(clk0),
        .q_reg_0(q_reg_12[1]),
        .q_reg_1(q_reg_15[0]),
        .q_reg_2(q_reg_14));
  dffe_ref_442 \genblk1[98].r_dff 
       (.clk0(clk0),
        .q_reg_0(q_reg[3]),
        .q_reg_1(q_reg_15[1]),
        .q_reg_2(q_reg_14));
  dffe_ref_443 \genblk1[99].r_dff 
       (.Minsn(Minsn),
        .clk0(clk0),
        .memAddr(memAddr[0]),
        .q_reg_0(\genblk1[99].r_dff_n_1 ),
        .q_reg_1(q_reg_15[4]),
        .q_reg_2(q_reg_14),
        .\state[31]_i_4 (q_reg_6),
        .\state[31]_i_4_0 (q_reg_2));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized4
   (q_reg,
    rData,
    rwe,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    en,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    XMIR,
    clk0,
    q_reg_7,
    Mresult,
    Minsn);
  output [2:0]q_reg;
  output [31:0]rData;
  output rwe;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output en;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  input [3:0]XMIR;
  input clk0;
  input q_reg_7;
  input [31:0]Mresult;
  input [1:0]Minsn;

  wire [65:64]MWIR;
  wire [1:0]Minsn;
  wire [31:0]Mresult;
  wire [3:0]XMIR;
  wire clk0;
  wire en;
  wire [2:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [31:0]rData;
  wire rwe;

  dffe_ref_444 \genblk1[22].r_dff 
       (.MWIR(MWIR),
        .XMIR(XMIR[0]),
        .clk0(clk0),
        .q_reg_0(q_reg[0]),
        .q_reg_1(q_reg_3),
        .q_reg_2(q_reg_7),
        .q_reg_3(rwe),
        .q_reg_4(q_reg[2]),
        .q_reg_5(q_reg[1]));
  dffe_ref_445 \genblk1[24].r_dff 
       (.MWIR(MWIR),
        .XMIR(XMIR[2:0]),
        .clk0(clk0),
        .q_reg_0(q_reg[1]),
        .q_reg_1(q_reg_0),
        .q_reg_2(q_reg_1),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_7),
        .q_reg_5(q_reg[0]),
        .q_reg_6(q_reg[2]),
        .q_reg_7(rwe));
  dffe_ref_446 \genblk1[26].r_dff 
       (.MWIR(MWIR),
        .XMIR(XMIR[2]),
        .clk0(clk0),
        .en(en),
        .q_reg_0(q_reg[2]),
        .q_reg_1(q_reg_2),
        .q_reg_2(q_reg_4),
        .q_reg_3(q_reg_5),
        .q_reg_4(q_reg_7),
        .q_reg_5(rwe),
        .q_reg_6(q_reg[1]),
        .q_reg_7(q_reg[0]));
  dffe_ref_447 \genblk1[32].r_dff 
       (.Mresult(Mresult[0]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[0]));
  dffe_ref_448 \genblk1[33].r_dff 
       (.Mresult(Mresult[1]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[1]));
  dffe_ref_449 \genblk1[34].r_dff 
       (.Mresult(Mresult[2]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[2]));
  dffe_ref_450 \genblk1[35].r_dff 
       (.Mresult(Mresult[3]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[3]));
  dffe_ref_451 \genblk1[36].r_dff 
       (.Mresult(Mresult[4]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[4]));
  dffe_ref_452 \genblk1[37].r_dff 
       (.Mresult(Mresult[5]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[5]));
  dffe_ref_453 \genblk1[38].r_dff 
       (.Mresult(Mresult[6]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[6]));
  dffe_ref_454 \genblk1[39].r_dff 
       (.Mresult(Mresult[7]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[7]));
  dffe_ref_455 \genblk1[40].r_dff 
       (.Mresult(Mresult[8]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[8]));
  dffe_ref_456 \genblk1[41].r_dff 
       (.Mresult(Mresult[9]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[9]));
  dffe_ref_457 \genblk1[42].r_dff 
       (.Mresult(Mresult[10]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[10]));
  dffe_ref_458 \genblk1[43].r_dff 
       (.Mresult(Mresult[11]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[11]));
  dffe_ref_459 \genblk1[44].r_dff 
       (.Mresult(Mresult[12]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[12]));
  dffe_ref_460 \genblk1[45].r_dff 
       (.Mresult(Mresult[13]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[13]));
  dffe_ref_461 \genblk1[46].r_dff 
       (.Mresult(Mresult[14]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[14]));
  dffe_ref_462 \genblk1[47].r_dff 
       (.Mresult(Mresult[15]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[15]));
  dffe_ref_463 \genblk1[48].r_dff 
       (.Mresult(Mresult[16]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[16]));
  dffe_ref_464 \genblk1[49].r_dff 
       (.Mresult(Mresult[17]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[17]));
  dffe_ref_465 \genblk1[50].r_dff 
       (.Mresult(Mresult[18]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[18]));
  dffe_ref_466 \genblk1[51].r_dff 
       (.Mresult(Mresult[19]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[19]));
  dffe_ref_467 \genblk1[52].r_dff 
       (.Mresult(Mresult[20]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[20]));
  dffe_ref_468 \genblk1[53].r_dff 
       (.Mresult(Mresult[21]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[21]));
  dffe_ref_469 \genblk1[54].r_dff 
       (.Mresult(Mresult[22]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[22]));
  dffe_ref_470 \genblk1[55].r_dff 
       (.Mresult(Mresult[23]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[23]));
  dffe_ref_471 \genblk1[56].r_dff 
       (.Mresult(Mresult[24]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[24]));
  dffe_ref_472 \genblk1[57].r_dff 
       (.Mresult(Mresult[25]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[25]));
  dffe_ref_473 \genblk1[58].r_dff 
       (.Mresult(Mresult[26]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[26]));
  dffe_ref_474 \genblk1[59].r_dff 
       (.Mresult(Mresult[27]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[27]));
  dffe_ref_475 \genblk1[60].r_dff 
       (.Mresult(Mresult[28]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[28]));
  dffe_ref_476 \genblk1[61].r_dff 
       (.Mresult(Mresult[29]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[29]));
  dffe_ref_477 \genblk1[62].r_dff 
       (.Mresult(Mresult[30]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[30]));
  dffe_ref_478 \genblk1[63].r_dff 
       (.Mresult(Mresult[31]),
        .clk0(clk0),
        .q_reg_0(q_reg_7),
        .rData(rData[31]));
  dffe_ref_479 \genblk1[64].r_dff 
       (.MWIR(MWIR[64]),
        .Minsn(Minsn[0]),
        .clk0(clk0),
        .q_reg_0(q_reg_7));
  dffe_ref_480 \genblk1[65].r_dff 
       (.MWIR(MWIR[65]),
        .Minsn(Minsn[1]),
        .clk0(clk0),
        .q_reg_0(q_reg_7));
  dffe_ref_481 \genblk1[66].r_dff 
       (.XMIR(XMIR[3]),
        .clk0(clk0),
        .q_reg_0(rwe),
        .q_reg_1(q_reg_7));
endmodule

module sevenseg_controller
   (sevenseg_OBUF,
    AN_OBUF,
    CLK,
    Q);
  output [6:0]sevenseg_OBUF;
  output [7:0]AN_OBUF;
  input CLK;
  input [31:0]Q;

  wire [7:0]AN_OBUF;
  wire CLK;
  wire [31:0]Q;
  wire [3:0]num;
  wire [7:0]p_1_out;
  wire [1:0]sel;
  wire [6:0]sevenseg_OBUF;
  wire [3:0]\sslogic_mux/outhi ;
  wire [3:0]\sslogic_mux/outlo ;

  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[0]_inst_i_1 
       (.I0(p_1_out[1]),
        .O(AN_OBUF[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[1]_inst_i_1 
       (.I0(p_1_out[2]),
        .O(AN_OBUF[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[2]_inst_i_1 
       (.I0(p_1_out[3]),
        .O(AN_OBUF[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[3]_inst_i_1 
       (.I0(p_1_out[4]),
        .O(AN_OBUF[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[4]_inst_i_1 
       (.I0(p_1_out[5]),
        .O(AN_OBUF[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[5]_inst_i_1 
       (.I0(p_1_out[6]),
        .O(AN_OBUF[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[6]_inst_i_1 
       (.I0(p_1_out[7]),
        .O(AN_OBUF[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \AN_OBUF[7]_inst_i_1 
       (.I0(p_1_out[0]),
        .O(AN_OBUF[7]));
  FDRE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[0]),
        .Q(p_1_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[1]),
        .Q(p_1_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(p_1_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(p_1_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[4]),
        .Q(p_1_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[5]),
        .Q(p_1_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[6]),
        .Q(p_1_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out[7]),
        .Q(p_1_out[0]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4092)) 
    \sevenseg_OBUF[0]_inst_i_1 
       (.I0(num[2]),
        .I1(num[3]),
        .I2(num[0]),
        .I3(num[1]),
        .O(sevenseg_OBUF[0]));
  LUT4 #(
    .INIT(16'hB680)) 
    \sevenseg_OBUF[1]_inst_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[2]),
        .O(sevenseg_OBUF[1]));
  LUT4 #(
    .INIT(16'h8098)) 
    \sevenseg_OBUF[2]_inst_i_1 
       (.I0(num[3]),
        .I1(num[2]),
        .I2(num[1]),
        .I3(num[0]),
        .O(sevenseg_OBUF[2]));
  LUT4 #(
    .INIT(16'h8924)) 
    \sevenseg_OBUF[3]_inst_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[2]),
        .O(sevenseg_OBUF[3]));
  LUT4 #(
    .INIT(16'h0D4C)) 
    \sevenseg_OBUF[4]_inst_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[2]),
        .O(sevenseg_OBUF[4]));
  LUT4 #(
    .INIT(16'h480E)) 
    \sevenseg_OBUF[5]_inst_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[2]),
        .O(sevenseg_OBUF[5]));
  LUT4 #(
    .INIT(16'h2019)) 
    \sevenseg_OBUF[6]_inst_i_1 
       (.I0(num[2]),
        .I1(num[3]),
        .I2(num[0]),
        .I3(num[1]),
        .O(sevenseg_OBUF[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_10 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(sel[1]),
        .I3(Q[20]),
        .I4(sel[0]),
        .I5(Q[16]),
        .O(\sslogic_mux/outhi [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_11 
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(sel[1]),
        .I3(Q[4]),
        .I4(sel[0]),
        .I5(Q[0]),
        .O(\sslogic_mux/outlo [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_12 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(sel[1]),
        .I3(Q[21]),
        .I4(sel[0]),
        .I5(Q[17]),
        .O(\sslogic_mux/outhi [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_13 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(sel[1]),
        .I3(Q[5]),
        .I4(sel[0]),
        .I5(Q[1]),
        .O(\sslogic_mux/outlo [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sevenseg_OBUF[6]_inst_i_14 
       (.I0(p_1_out[7]),
        .I1(p_1_out[0]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .O(sel[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sevenseg_OBUF[6]_inst_i_15 
       (.I0(p_1_out[6]),
        .I1(p_1_out[0]),
        .I2(p_1_out[2]),
        .I3(p_1_out[4]),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAC)) 
    \sevenseg_OBUF[6]_inst_i_2 
       (.I0(\sslogic_mux/outhi [2]),
        .I1(\sslogic_mux/outlo [2]),
        .I2(p_1_out[7]),
        .I3(p_1_out[0]),
        .I4(p_1_out[5]),
        .I5(p_1_out[6]),
        .O(num[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAC)) 
    \sevenseg_OBUF[6]_inst_i_3 
       (.I0(\sslogic_mux/outhi [3]),
        .I1(\sslogic_mux/outlo [3]),
        .I2(p_1_out[7]),
        .I3(p_1_out[0]),
        .I4(p_1_out[5]),
        .I5(p_1_out[6]),
        .O(num[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAC)) 
    \sevenseg_OBUF[6]_inst_i_4 
       (.I0(\sslogic_mux/outhi [0]),
        .I1(\sslogic_mux/outlo [0]),
        .I2(p_1_out[7]),
        .I3(p_1_out[0]),
        .I4(p_1_out[5]),
        .I5(p_1_out[6]),
        .O(num[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAC)) 
    \sevenseg_OBUF[6]_inst_i_5 
       (.I0(\sslogic_mux/outhi [1]),
        .I1(\sslogic_mux/outlo [1]),
        .I2(p_1_out[7]),
        .I3(p_1_out[0]),
        .I4(p_1_out[5]),
        .I5(p_1_out[6]),
        .O(num[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_6 
       (.I0(Q[30]),
        .I1(Q[26]),
        .I2(sel[1]),
        .I3(Q[22]),
        .I4(sel[0]),
        .I5(Q[18]),
        .O(\sslogic_mux/outhi [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_7 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(sel[1]),
        .I3(Q[6]),
        .I4(sel[0]),
        .I5(Q[2]),
        .O(\sslogic_mux/outlo [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_8 
       (.I0(Q[31]),
        .I1(Q[27]),
        .I2(sel[1]),
        .I3(Q[23]),
        .I4(sel[0]),
        .I5(Q[19]),
        .O(\sslogic_mux/outhi [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sevenseg_OBUF[6]_inst_i_9 
       (.I0(Q[15]),
        .I1(Q[11]),
        .I2(sel[1]),
        .I3(Q[7]),
        .I4(sel[0]),
        .I5(Q[3]),
        .O(\sslogic_mux/outlo [3]));
endmodule

module sys_counter
   (CLK,
    down_reg_reg_0);
  output CLK;
  input down_reg_reg_0;

  wire \^CLK ;
  wire CLK_BUFG;
  wire down_reg_i_1_n_0;
  wire down_reg_reg_0;
  wire [0:0]p_0_in;
  wire \up_clock[10]_i_1_n_0 ;
  wire \up_clock[10]_i_2_n_0 ;
  wire \up_clock[1]_i_1__0_n_0 ;
  wire \up_clock[2]_i_1__0_n_0 ;
  wire \up_clock[3]_i_1__0_n_0 ;
  wire \up_clock[4]_i_1__0_n_0 ;
  wire \up_clock[5]_i_1__0_n_0 ;
  wire \up_clock[5]_i_2_n_0 ;
  wire \up_clock[5]_i_3_n_0 ;
  wire \up_clock[6]_i_1__0_n_0 ;
  wire \up_clock[7]_i_1__0_n_0 ;
  wire \up_clock[8]_i_1_n_0 ;
  wire \up_clock[9]_i_1_n_0 ;
  wire \up_clock_reg_n_0_[0] ;
  wire \up_clock_reg_n_0_[10] ;
  wire \up_clock_reg_n_0_[1] ;
  wire \up_clock_reg_n_0_[2] ;
  wire \up_clock_reg_n_0_[3] ;
  wire \up_clock_reg_n_0_[4] ;
  wire \up_clock_reg_n_0_[5] ;
  wire \up_clock_reg_n_0_[6] ;
  wire \up_clock_reg_n_0_[7] ;
  wire \up_clock_reg_n_0_[8] ;
  wire \up_clock_reg_n_0_[9] ;

  assign CLK = CLK_BUFG;
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG CLK_BUFG_inst
       (.I(\^CLK ),
        .O(CLK_BUFG));
  LUT5 #(
    .INIT(32'h88888880)) 
    down_reg_i_1
       (.I0(\up_clock_reg_n_0_[9] ),
        .I1(\up_clock_reg_n_0_[10] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[7] ),
        .I4(\up_clock_reg_n_0_[6] ),
        .O(down_reg_i_1_n_0));
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  FDRE #(
    .INIT(1'b0)) 
    down_reg_reg
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(down_reg_i_1_n_0),
        .Q(\^CLK ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007777777F)) 
    \up_clock[0]_i_1 
       (.I0(\up_clock_reg_n_0_[9] ),
        .I1(\up_clock_reg_n_0_[10] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[7] ),
        .I4(\up_clock_reg_n_0_[6] ),
        .I5(\up_clock_reg_n_0_[0] ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h6222222222222A2A)) 
    \up_clock[10]_i_1 
       (.I0(\up_clock_reg_n_0_[10] ),
        .I1(\up_clock_reg_n_0_[9] ),
        .I2(\up_clock_reg_n_0_[7] ),
        .I3(\up_clock[10]_i_2_n_0 ),
        .I4(\up_clock_reg_n_0_[6] ),
        .I5(\up_clock_reg_n_0_[8] ),
        .O(\up_clock[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \up_clock[10]_i_2 
       (.I0(\up_clock_reg_n_0_[5] ),
        .I1(\up_clock_reg_n_0_[3] ),
        .I2(\up_clock_reg_n_0_[1] ),
        .I3(\up_clock_reg_n_0_[0] ),
        .I4(\up_clock_reg_n_0_[2] ),
        .I5(\up_clock_reg_n_0_[4] ),
        .O(\up_clock[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \up_clock[1]_i_1__0 
       (.I0(\up_clock[5]_i_2_n_0 ),
        .I1(\up_clock_reg_n_0_[1] ),
        .I2(\up_clock_reg_n_0_[0] ),
        .O(\up_clock[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \up_clock[2]_i_1__0 
       (.I0(\up_clock[5]_i_2_n_0 ),
        .I1(\up_clock_reg_n_0_[2] ),
        .I2(\up_clock_reg_n_0_[1] ),
        .I3(\up_clock_reg_n_0_[0] ),
        .O(\up_clock[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \up_clock[3]_i_1__0 
       (.I0(\up_clock[5]_i_2_n_0 ),
        .I1(\up_clock_reg_n_0_[3] ),
        .I2(\up_clock_reg_n_0_[2] ),
        .I3(\up_clock_reg_n_0_[0] ),
        .I4(\up_clock_reg_n_0_[1] ),
        .O(\up_clock[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \up_clock[4]_i_1__0 
       (.I0(\up_clock[5]_i_2_n_0 ),
        .I1(\up_clock_reg_n_0_[4] ),
        .I2(\up_clock_reg_n_0_[3] ),
        .I3(\up_clock_reg_n_0_[1] ),
        .I4(\up_clock_reg_n_0_[0] ),
        .I5(\up_clock_reg_n_0_[2] ),
        .O(\up_clock[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \up_clock[5]_i_1__0 
       (.I0(\up_clock[5]_i_2_n_0 ),
        .I1(\up_clock_reg_n_0_[5] ),
        .I2(\up_clock[5]_i_3_n_0 ),
        .O(\up_clock[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    \up_clock[5]_i_2 
       (.I0(\up_clock_reg_n_0_[6] ),
        .I1(\up_clock_reg_n_0_[7] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[10] ),
        .I4(\up_clock_reg_n_0_[9] ),
        .O(\up_clock[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \up_clock[5]_i_3 
       (.I0(\up_clock_reg_n_0_[4] ),
        .I1(\up_clock_reg_n_0_[2] ),
        .I2(\up_clock_reg_n_0_[0] ),
        .I3(\up_clock_reg_n_0_[1] ),
        .I4(\up_clock_reg_n_0_[3] ),
        .O(\up_clock[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000777F77770000)) 
    \up_clock[6]_i_1__0 
       (.I0(\up_clock_reg_n_0_[9] ),
        .I1(\up_clock_reg_n_0_[10] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[7] ),
        .I4(\up_clock_reg_n_0_[6] ),
        .I5(\up_clock[10]_i_2_n_0 ),
        .O(\up_clock[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h07707070)) 
    \up_clock[7]_i_1__0 
       (.I0(\up_clock_reg_n_0_[9] ),
        .I1(\up_clock_reg_n_0_[10] ),
        .I2(\up_clock_reg_n_0_[7] ),
        .I3(\up_clock_reg_n_0_[6] ),
        .I4(\up_clock[10]_i_2_n_0 ),
        .O(\up_clock[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \up_clock[8]_i_1 
       (.I0(\up_clock_reg_n_0_[9] ),
        .I1(\up_clock_reg_n_0_[10] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[7] ),
        .I4(\up_clock[10]_i_2_n_0 ),
        .I5(\up_clock_reg_n_0_[6] ),
        .O(\up_clock[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h34444444444C444C)) 
    \up_clock[9]_i_1 
       (.I0(\up_clock_reg_n_0_[10] ),
        .I1(\up_clock_reg_n_0_[9] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[6] ),
        .I4(\up_clock[10]_i_2_n_0 ),
        .I5(\up_clock_reg_n_0_[7] ),
        .O(\up_clock[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[0] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\up_clock_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[10] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[10]_i_1_n_0 ),
        .Q(\up_clock_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[1] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[1]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[2] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[2]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[3] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[3]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[4] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[4]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[5] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[5]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[6] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[6]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[7] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[7]_i_1__0_n_0 ),
        .Q(\up_clock_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[8] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[8]_i_1_n_0 ),
        .Q(\up_clock_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[9] 
       (.C(down_reg_reg_0),
        .CE(1'b1),
        .D(\up_clock[9]_i_1_n_0 ),
        .Q(\up_clock_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module sys_counter_freq
   (JB_OBUF,
    CO,
    down_clock1_BUFG);
  output [0:0]JB_OBUF;
  output [0:0]CO;
  input down_clock1_BUFG;

  wire [0:0]CO;
  wire [0:0]JB_OBUF;
  wire down_clock1_BUFG;
  wire down_clock1__8_i_2_n_0;
  wire down_clock1__8_i_3_n_0;
  wire down_clock1__8_i_4_n_0;
  wire down_clock1__8_i_5_n_0;
  wire down_clock1__8_n_0;
  wire down_clock1_carry__0_i_10__0_n_0;
  wire down_clock1_carry__0_i_11__0_n_0;
  wire down_clock1_carry__0_i_12__0_n_0;
  wire down_clock1_carry__0_i_13_n_0;
  wire down_clock1_carry__0_i_14_n_0;
  wire down_clock1_carry__0_i_15_n_0;
  wire down_clock1_carry__0_i_16_n_0;
  wire down_clock1_carry__0_i_1_n_0;
  wire down_clock1_carry__0_i_2_n_0;
  wire down_clock1_carry__0_i_3_n_0;
  wire down_clock1_carry__0_i_4_n_0;
  wire down_clock1_carry__0_i_5_n_0;
  wire down_clock1_carry__0_i_6_n_0;
  wire down_clock1_carry__0_i_7_n_0;
  wire down_clock1_carry__0_i_8_n_0;
  wire down_clock1_carry__0_i_9__0_n_0;
  wire down_clock1_carry__0_n_0;
  wire down_clock1_carry__1_i_1_n_0;
  wire down_clock1_carry__1_i_3_n_0;
  wire down_clock1_carry_i_10__0_n_0;
  wire down_clock1_carry_i_11__0_n_0;
  wire down_clock1_carry_i_12__0_n_0;
  wire down_clock1_carry_i_13_n_0;
  wire down_clock1_carry_i_1_n_0;
  wire down_clock1_carry_i_2_n_0;
  wire down_clock1_carry_i_3_n_0;
  wire down_clock1_carry_i_4_n_0;
  wire down_clock1_carry_i_5_n_0;
  wire down_clock1_carry_i_6_n_0;
  wire down_clock1_carry_i_7_n_0;
  wire down_clock1_carry_i_8_n_0;
  wire down_clock1_carry_i_9_n_0;
  wire down_clock1_carry_n_0;
  wire down_clock_reg_i_1__0_n_0;
  wire [16:0]up_clock0;
  wire [2:0]NLW_down_clock1__8_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_7_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_8_CO_UNCONNECTED;
  wire [3:1]NLW_down_clock1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__1_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_down_clock1_carry__1_i_2_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_i_9_CO_UNCONNECTED;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h7)) 
    down_clock1__8_i_1
       (.I0(CO),
        .I1(up_clock0[0]),
        .O(down_clock1__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1__8_i_2
       (.CI(1'b0),
        .CO({down_clock1__8_i_2_n_0,NLW_down_clock1__8_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(up_clock0[3:0]),
        .S({down_clock1__8_i_3_n_0,down_clock1__8_i_4_n_0,down_clock1__8_i_5_n_0,down_clock1__8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1__8_i_3
       (.I0(CO),
        .I1(up_clock0[3]),
        .O(down_clock1__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1__8_i_4
       (.I0(CO),
        .I1(up_clock0[2]),
        .O(down_clock1__8_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1__8_i_5
       (.I0(CO),
        .I1(up_clock0[1]),
        .O(down_clock1__8_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry
       (.CI(1'b0),
        .CO({down_clock1_carry_n_0,NLW_down_clock1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({down_clock1_carry_i_1_n_0,down_clock1_carry_i_2_n_0,down_clock1_carry_i_3_n_0,down_clock1_carry_i_4_n_0}),
        .O(NLW_down_clock1_carry_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry_i_5_n_0,down_clock1_carry_i_6_n_0,down_clock1_carry_i_7_n_0,down_clock1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0
       (.CI(down_clock1_carry_n_0),
        .CO({down_clock1_carry__0_n_0,NLW_down_clock1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,down_clock1_carry__0_i_1_n_0,1'b0,down_clock1_carry__0_i_2_n_0}),
        .O(NLW_down_clock1_carry__0_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry__0_i_3_n_0,down_clock1_carry__0_i_4_n_0,down_clock1_carry__0_i_5_n_0,down_clock1_carry__0_i_6_n_0}));
  LUT3 #(
    .INIT(8'h1F)) 
    down_clock1_carry__0_i_1
       (.I0(up_clock0[12]),
        .I1(up_clock0[13]),
        .I2(CO),
        .O(down_clock1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_10__0
       (.I0(CO),
        .I1(up_clock0[14]),
        .O(down_clock1_carry__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_11__0
       (.I0(CO),
        .I1(up_clock0[13]),
        .O(down_clock1_carry__0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_12__0
       (.I0(CO),
        .I1(up_clock0[12]),
        .O(down_clock1_carry__0_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_13
       (.I0(CO),
        .I1(up_clock0[11]),
        .O(down_clock1_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_14
       (.I0(CO),
        .I1(up_clock0[10]),
        .O(down_clock1_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_15
       (.I0(CO),
        .I1(up_clock0[9]),
        .O(down_clock1_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_16
       (.I0(CO),
        .I1(up_clock0[8]),
        .O(down_clock1_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    down_clock1_carry__0_i_2
       (.I0(up_clock0[9]),
        .I1(CO),
        .O(down_clock1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    down_clock1_carry__0_i_3
       (.I0(up_clock0[14]),
        .I1(up_clock0[15]),
        .I2(CO),
        .O(down_clock1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    down_clock1_carry__0_i_4
       (.I0(up_clock0[12]),
        .I1(up_clock0[13]),
        .I2(CO),
        .O(down_clock1_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    down_clock1_carry__0_i_5
       (.I0(up_clock0[10]),
        .I1(up_clock0[11]),
        .I2(CO),
        .O(down_clock1_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    down_clock1_carry__0_i_6
       (.I0(up_clock0[9]),
        .I1(up_clock0[8]),
        .I2(CO),
        .O(down_clock1_carry__0_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_7
       (.CI(down_clock1_carry__0_i_8_n_0),
        .CO({down_clock1_carry__0_i_7_n_0,NLW_down_clock1_carry__0_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(up_clock0[15:12]),
        .S({down_clock1_carry__0_i_9__0_n_0,down_clock1_carry__0_i_10__0_n_0,down_clock1_carry__0_i_11__0_n_0,down_clock1_carry__0_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_8
       (.CI(down_clock1_carry_i_9_n_0),
        .CO({down_clock1_carry__0_i_8_n_0,NLW_down_clock1_carry__0_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(up_clock0[11:8]),
        .S({down_clock1_carry__0_i_13_n_0,down_clock1_carry__0_i_14_n_0,down_clock1_carry__0_i_15_n_0,down_clock1_carry__0_i_16_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_9__0
       (.I0(CO),
        .I1(up_clock0[15]),
        .O(down_clock1_carry__0_i_9__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 down_clock1_carry__1
       (.CI(down_clock1_carry__0_n_0),
        .CO({NLW_down_clock1_carry__1_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_down_clock1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,down_clock1_carry__1_i_1_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    down_clock1_carry__1_i_1
       (.I0(up_clock0[16]),
        .I1(CO),
        .O(down_clock1_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 down_clock1_carry__1_i_2
       (.CI(down_clock1_carry__0_i_7_n_0),
        .CO(NLW_down_clock1_carry__1_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_down_clock1_carry__1_i_2_O_UNCONNECTED[3:1],up_clock0[16]}),
        .S({1'b0,1'b0,1'b0,down_clock1_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_3
       (.I0(CO),
        .I1(up_clock0[16]),
        .O(down_clock1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    down_clock1_carry_i_1
       (.I0(up_clock0[7]),
        .I1(CO),
        .O(down_clock1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_10__0
       (.I0(CO),
        .I1(up_clock0[7]),
        .O(down_clock1_carry_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_11__0
       (.I0(CO),
        .I1(up_clock0[6]),
        .O(down_clock1_carry_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_12__0
       (.I0(CO),
        .I1(up_clock0[5]),
        .O(down_clock1_carry_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_13
       (.I0(CO),
        .I1(up_clock0[4]),
        .O(down_clock1_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    down_clock1_carry_i_2
       (.I0(up_clock0[4]),
        .I1(up_clock0[5]),
        .I2(CO),
        .O(down_clock1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    down_clock1_carry_i_3
       (.I0(up_clock0[2]),
        .I1(up_clock0[3]),
        .I2(CO),
        .O(down_clock1_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    down_clock1_carry_i_4
       (.I0(up_clock0[0]),
        .I1(up_clock0[1]),
        .I2(CO),
        .O(down_clock1_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    down_clock1_carry_i_5
       (.I0(up_clock0[7]),
        .I1(up_clock0[6]),
        .I2(CO),
        .O(down_clock1_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    down_clock1_carry_i_6
       (.I0(up_clock0[4]),
        .I1(up_clock0[5]),
        .I2(CO),
        .O(down_clock1_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    down_clock1_carry_i_7
       (.I0(up_clock0[2]),
        .I1(up_clock0[3]),
        .I2(CO),
        .O(down_clock1_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    down_clock1_carry_i_8
       (.I0(up_clock0[0]),
        .I1(up_clock0[1]),
        .I2(CO),
        .O(down_clock1_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry_i_9
       (.CI(down_clock1__8_i_2_n_0),
        .CO({down_clock1_carry_i_9_n_0,NLW_down_clock1_carry_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(up_clock0[7:4]),
        .S({down_clock1_carry_i_10__0_n_0,down_clock1_carry_i_11__0_n_0,down_clock1_carry_i_12__0_n_0,down_clock1_carry_i_13_n_0}));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    down_clock_reg
       (.CLR(1'b0),
        .D(down_clock_reg_i_1__0_n_0),
        .G(down_clock1_BUFG),
        .GE(1'b1),
        .Q(JB_OBUF));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock_reg_i_1__0
       (.I0(JB_OBUF),
        .O(down_clock_reg_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "sys_counter_freq" *) 
module sys_counter_freq__parameterized0
   (JB_OBUF,
    CO,
    down_clock1_carry_i_12_0,
    Q,
    S,
    down_clock_reg_0);
  output [0:0]JB_OBUF;
  output [0:0]CO;
  output down_clock1_carry_i_12_0;
  input [18:0]Q;
  input [0:0]S;
  input down_clock_reg_0;

  wire [0:0]CO;
  wire [0:0]JB_OBUF;
  wire [18:0]Q;
  wire [0:0]S;
  wire down_clock1_carry__0_i_10_n_0;
  wire down_clock1_carry__0_i_10_n_4;
  wire down_clock1_carry__0_i_10_n_5;
  wire down_clock1_carry__0_i_10_n_6;
  wire down_clock1_carry__0_i_10_n_7;
  wire down_clock1_carry__0_i_11_n_0;
  wire down_clock1_carry__0_i_11_n_4;
  wire down_clock1_carry__0_i_11_n_5;
  wire down_clock1_carry__0_i_11_n_6;
  wire down_clock1_carry__0_i_11_n_7;
  wire down_clock1_carry__0_i_12_n_0;
  wire down_clock1_carry__0_i_12_n_4;
  wire down_clock1_carry__0_i_12_n_5;
  wire down_clock1_carry__0_i_12_n_6;
  wire down_clock1_carry__0_i_12_n_7;
  wire down_clock1_carry__0_i_13__0_n_0;
  wire down_clock1_carry__0_i_14__0_n_0;
  wire down_clock1_carry__0_i_15__0_n_0;
  wire down_clock1_carry__0_i_16__0_n_0;
  wire down_clock1_carry__0_i_17_n_0;
  wire down_clock1_carry__0_i_18_n_0;
  wire down_clock1_carry__0_i_19_n_0;
  wire down_clock1_carry__0_i_1__0_n_0;
  wire down_clock1_carry__0_i_20_n_0;
  wire down_clock1_carry__0_i_21_n_0;
  wire down_clock1_carry__0_i_22_n_0;
  wire down_clock1_carry__0_i_23_n_0;
  wire down_clock1_carry__0_i_24_n_0;
  wire down_clock1_carry__0_i_25_n_0;
  wire down_clock1_carry__0_i_26_n_0;
  wire down_clock1_carry__0_i_27_n_0;
  wire down_clock1_carry__0_i_28_n_0;
  wire down_clock1_carry__0_i_2__0_n_0;
  wire down_clock1_carry__0_i_3__0_n_0;
  wire down_clock1_carry__0_i_4__0_n_0;
  wire down_clock1_carry__0_i_5__0_n_0;
  wire down_clock1_carry__0_i_6__0_n_0;
  wire down_clock1_carry__0_i_7__0_n_0;
  wire down_clock1_carry__0_i_8__0_n_0;
  wire down_clock1_carry__0_i_9_n_0;
  wire down_clock1_carry__0_i_9_n_4;
  wire down_clock1_carry__0_i_9_n_5;
  wire down_clock1_carry__0_i_9_n_6;
  wire down_clock1_carry__0_i_9_n_7;
  wire down_clock1_carry__0_n_0;
  wire down_clock1_carry__1_i_10_n_0;
  wire down_clock1_carry__1_i_10_n_4;
  wire down_clock1_carry__1_i_10_n_5;
  wire down_clock1_carry__1_i_10_n_6;
  wire down_clock1_carry__1_i_10_n_7;
  wire down_clock1_carry__1_i_11_n_0;
  wire down_clock1_carry__1_i_12_n_0;
  wire down_clock1_carry__1_i_13_n_0;
  wire down_clock1_carry__1_i_14_n_0;
  wire down_clock1_carry__1_i_15_n_0;
  wire down_clock1_carry__1_i_16_n_0;
  wire down_clock1_carry__1_i_17_n_0;
  wire down_clock1_carry__1_i_18_n_0;
  wire down_clock1_carry__1_i_1__0_n_0;
  wire down_clock1_carry__1_i_2__0_n_0;
  wire down_clock1_carry__1_i_3__0_n_0;
  wire down_clock1_carry__1_i_4_n_0;
  wire down_clock1_carry__1_i_5_n_0;
  wire down_clock1_carry__1_i_6_n_0;
  wire down_clock1_carry__1_i_7_n_0;
  wire down_clock1_carry__1_i_8_n_0;
  wire down_clock1_carry__1_i_9_n_0;
  wire down_clock1_carry__1_i_9_n_4;
  wire down_clock1_carry__1_i_9_n_5;
  wire down_clock1_carry__1_i_9_n_6;
  wire down_clock1_carry__1_i_9_n_7;
  wire down_clock1_carry__1_n_0;
  wire down_clock1_carry__2_i_10_n_0;
  wire down_clock1_carry__2_i_11_n_0;
  wire down_clock1_carry__2_i_12_n_0;
  wire down_clock1_carry__2_i_13_n_0;
  wire down_clock1_carry__2_i_1_n_0;
  wire down_clock1_carry__2_i_2_n_0;
  wire down_clock1_carry__2_i_3_n_0;
  wire down_clock1_carry__2_i_4_n_0;
  wire down_clock1_carry__2_i_5_n_1;
  wire down_clock1_carry__2_i_5_n_6;
  wire down_clock1_carry__2_i_5_n_7;
  wire down_clock1_carry__2_i_6_n_0;
  wire down_clock1_carry__2_i_7_n_0;
  wire down_clock1_carry__2_i_8_n_5;
  wire down_clock1_carry__2_i_8_n_6;
  wire down_clock1_carry__2_i_8_n_7;
  wire down_clock1_carry__2_i_9_n_0;
  wire down_clock1_carry_i_10_n_0;
  wire down_clock1_carry_i_10_n_4;
  wire down_clock1_carry_i_10_n_5;
  wire down_clock1_carry_i_10_n_6;
  wire down_clock1_carry_i_11_n_0;
  wire down_clock1_carry_i_11_n_4;
  wire down_clock1_carry_i_11_n_5;
  wire down_clock1_carry_i_11_n_6;
  wire down_clock1_carry_i_11_n_7;
  wire down_clock1_carry_i_12_0;
  wire down_clock1_carry_i_12_n_0;
  wire down_clock1_carry_i_12_n_4;
  wire down_clock1_carry_i_12_n_5;
  wire down_clock1_carry_i_12_n_6;
  wire down_clock1_carry_i_12_n_7;
  wire down_clock1_carry_i_13__0_n_0;
  wire down_clock1_carry_i_14_n_0;
  wire down_clock1_carry_i_15_n_0;
  wire down_clock1_carry_i_16_n_0;
  wire down_clock1_carry_i_17_n_0;
  wire down_clock1_carry_i_18_n_0;
  wire down_clock1_carry_i_19_n_0;
  wire down_clock1_carry_i_1__0_n_0;
  wire down_clock1_carry_i_20_n_0;
  wire down_clock1_carry_i_21_n_0;
  wire down_clock1_carry_i_22_n_0;
  wire down_clock1_carry_i_23_n_0;
  wire down_clock1_carry_i_24_n_0;
  wire down_clock1_carry_i_25_n_0;
  wire down_clock1_carry_i_26_n_0;
  wire down_clock1_carry_i_2__0_n_0;
  wire down_clock1_carry_i_3__0_n_0;
  wire down_clock1_carry_i_4__0_n_0;
  wire down_clock1_carry_i_5__0_n_0;
  wire down_clock1_carry_i_6__0_n_0;
  wire down_clock1_carry_i_7__0_n_0;
  wire down_clock1_carry_i_8__0_n_0;
  wire down_clock1_carry_i_9__0_n_0;
  wire down_clock1_carry_i_9__0_n_4;
  wire down_clock1_carry_i_9__0_n_5;
  wire down_clock1_carry_i_9__0_n_6;
  wire down_clock1_carry_i_9__0_n_7;
  wire down_clock1_carry_n_0;
  wire down_clock2_carry_i_1_n_0;
  wire down_clock2_carry_i_2_n_0;
  wire down_clock2_carry_n_1;
  wire down_clock2_carry_n_6;
  wire down_clock2_carry_n_7;
  wire down_clock_reg_0;
  wire down_clock_reg_i_1_n_0;
  wire [2:0]NLW_down_clock1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_10_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_11_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_12_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__0_i_9_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__1_i_10_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__1_i_9_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__2_i_5_CO_UNCONNECTED;
  wire [3:2]NLW_down_clock1_carry__2_i_5_O_UNCONNECTED;
  wire [3:0]NLW_down_clock1_carry__2_i_8_CO_UNCONNECTED;
  wire [3:3]NLW_down_clock1_carry__2_i_8_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_i_10_CO_UNCONNECTED;
  wire [0:0]NLW_down_clock1_carry_i_10_O_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_i_11_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_i_12_CO_UNCONNECTED;
  wire [2:0]NLW_down_clock1_carry_i_9__0_CO_UNCONNECTED;
  wire [3:0]NLW_down_clock2_carry_CO_UNCONNECTED;
  wire [3:2]NLW_down_clock2_carry_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry
       (.CI(1'b0),
        .CO({down_clock1_carry_n_0,NLW_down_clock1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({down_clock1_carry_i_1__0_n_0,down_clock1_carry_i_2__0_n_0,down_clock1_carry_i_3__0_n_0,down_clock1_carry_i_4__0_n_0}),
        .O(NLW_down_clock1_carry_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry_i_5__0_n_0,down_clock1_carry_i_6__0_n_0,down_clock1_carry_i_7__0_n_0,down_clock1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0
       (.CI(down_clock1_carry_n_0),
        .CO({down_clock1_carry__0_n_0,NLW_down_clock1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({down_clock1_carry__0_i_1__0_n_0,down_clock1_carry__0_i_2__0_n_0,down_clock1_carry__0_i_3__0_n_0,down_clock1_carry__0_i_4__0_n_0}),
        .O(NLW_down_clock1_carry__0_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry__0_i_5__0_n_0,down_clock1_carry__0_i_6__0_n_0,down_clock1_carry__0_i_7__0_n_0,down_clock1_carry__0_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_10
       (.CI(down_clock1_carry_i_11_n_0),
        .CO({down_clock1_carry__0_i_10_n_0,NLW_down_clock1_carry__0_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({down_clock1_carry__0_i_10_n_4,down_clock1_carry__0_i_10_n_5,down_clock1_carry__0_i_10_n_6,down_clock1_carry__0_i_10_n_7}),
        .S({down_clock1_carry__0_i_17_n_0,down_clock1_carry__0_i_18_n_0,down_clock1_carry__0_i_19_n_0,down_clock1_carry__0_i_20_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_11
       (.CI(down_clock1_carry__0_i_10_n_0),
        .CO({down_clock1_carry__0_i_11_n_0,NLW_down_clock1_carry__0_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O({down_clock1_carry__0_i_11_n_4,down_clock1_carry__0_i_11_n_5,down_clock1_carry__0_i_11_n_6,down_clock1_carry__0_i_11_n_7}),
        .S({down_clock1_carry__0_i_21_n_0,down_clock1_carry__0_i_22_n_0,down_clock1_carry__0_i_23_n_0,down_clock1_carry__0_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_12
       (.CI(down_clock1_carry_i_9__0_n_0),
        .CO({down_clock1_carry__0_i_12_n_0,NLW_down_clock1_carry__0_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({down_clock1_carry__0_i_12_n_4,down_clock1_carry__0_i_12_n_5,down_clock1_carry__0_i_12_n_6,down_clock1_carry__0_i_12_n_7}),
        .S({down_clock1_carry__0_i_25_n_0,down_clock1_carry__0_i_26_n_0,down_clock1_carry__0_i_27_n_0,down_clock1_carry__0_i_28_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_13__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_4),
        .O(down_clock1_carry__0_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_14__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_5),
        .O(down_clock1_carry__0_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_15__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_6),
        .O(down_clock1_carry__0_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_16__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_7),
        .O(down_clock1_carry__0_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_17
       (.I0(Q[13]),
        .O(down_clock1_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_18
       (.I0(Q[12]),
        .O(down_clock1_carry__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_19
       (.I0(Q[11]),
        .O(down_clock1_carry__0_i_19_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__0_i_1__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_4),
        .I2(down_clock1_carry__0_i_9_n_5),
        .I3(down_clock1_carry__0_i_10_n_4),
        .I4(down_clock1_carry__0_i_11_n_7),
        .O(down_clock1_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_20
       (.I0(Q[10]),
        .O(down_clock1_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_21
       (.I0(Q[17]),
        .O(down_clock1_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_22
       (.I0(Q[16]),
        .O(down_clock1_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_23
       (.I0(Q[15]),
        .O(down_clock1_carry__0_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__0_i_24
       (.I0(Q[14]),
        .O(down_clock1_carry__0_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_25
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_4),
        .O(down_clock1_carry__0_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_26
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_5),
        .O(down_clock1_carry__0_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_27
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_6),
        .O(down_clock1_carry__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__0_i_28
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_7),
        .O(down_clock1_carry__0_i_28_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__0_i_2__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_6),
        .I2(down_clock1_carry__0_i_9_n_7),
        .I3(down_clock1_carry__0_i_10_n_6),
        .I4(down_clock1_carry__0_i_10_n_5),
        .O(down_clock1_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__0_i_3__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_4),
        .I2(down_clock1_carry__0_i_12_n_5),
        .I3(down_clock1_carry_i_11_n_4),
        .I4(down_clock1_carry__0_i_10_n_7),
        .O(down_clock1_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__0_i_4__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_6),
        .I2(down_clock1_carry__0_i_12_n_7),
        .I3(down_clock1_carry_i_11_n_6),
        .I4(down_clock1_carry_i_11_n_5),
        .O(down_clock1_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__0_i_5__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_4),
        .I2(down_clock1_carry__0_i_9_n_5),
        .I3(down_clock1_carry__0_i_10_n_4),
        .I4(down_clock1_carry__0_i_11_n_7),
        .O(down_clock1_carry__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__0_i_6__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_9_n_6),
        .I2(down_clock1_carry__0_i_9_n_7),
        .I3(down_clock1_carry__0_i_10_n_6),
        .I4(down_clock1_carry__0_i_10_n_5),
        .O(down_clock1_carry__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__0_i_7__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_4),
        .I2(down_clock1_carry__0_i_12_n_5),
        .I3(down_clock1_carry_i_11_n_4),
        .I4(down_clock1_carry__0_i_10_n_7),
        .O(down_clock1_carry__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__0_i_8__0
       (.I0(CO),
        .I1(down_clock1_carry__0_i_12_n_6),
        .I2(down_clock1_carry__0_i_12_n_7),
        .I3(down_clock1_carry_i_11_n_6),
        .I4(down_clock1_carry_i_11_n_5),
        .O(down_clock1_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__0_i_9
       (.CI(down_clock1_carry__0_i_12_n_0),
        .CO({down_clock1_carry__0_i_9_n_0,NLW_down_clock1_carry__0_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({down_clock1_carry__0_i_9_n_4,down_clock1_carry__0_i_9_n_5,down_clock1_carry__0_i_9_n_6,down_clock1_carry__0_i_9_n_7}),
        .S({down_clock1_carry__0_i_13__0_n_0,down_clock1_carry__0_i_14__0_n_0,down_clock1_carry__0_i_15__0_n_0,down_clock1_carry__0_i_16__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__1
       (.CI(down_clock1_carry__0_n_0),
        .CO({down_clock1_carry__1_n_0,NLW_down_clock1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({down_clock1_carry__1_i_1__0_n_0,down_clock1_carry__1_i_2__0_n_0,down_clock1_carry__1_i_3__0_n_0,down_clock1_carry__1_i_4_n_0}),
        .O(NLW_down_clock1_carry__1_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry__1_i_5_n_0,down_clock1_carry__1_i_6_n_0,down_clock1_carry__1_i_7_n_0,down_clock1_carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__1_i_10
       (.CI(down_clock1_carry__0_i_9_n_0),
        .CO({down_clock1_carry__1_i_10_n_0,NLW_down_clock1_carry__1_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({down_clock1_carry__1_i_10_n_4,down_clock1_carry__1_i_10_n_5,down_clock1_carry__1_i_10_n_6,down_clock1_carry__1_i_10_n_7}),
        .S({down_clock1_carry__1_i_15_n_0,down_clock1_carry__1_i_16_n_0,down_clock1_carry__1_i_17_n_0,down_clock1_carry__1_i_18_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_11
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_4),
        .O(down_clock1_carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_12
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_5),
        .O(down_clock1_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_13
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_6),
        .O(down_clock1_carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_14
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_7),
        .O(down_clock1_carry__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_15
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_4),
        .O(down_clock1_carry__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_16
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_5),
        .O(down_clock1_carry__1_i_16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_17
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_6),
        .O(down_clock1_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__1_i_18
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_7),
        .O(down_clock1_carry__1_i_18_n_0));
  LUT4 #(
    .INIT(16'h007F)) 
    down_clock1_carry__1_i_1__0
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_4),
        .I2(down_clock1_carry__1_i_9_n_5),
        .I3(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__1_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h57007F77)) 
    down_clock1_carry__1_i_2__0
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_6),
        .I2(down_clock1_carry__1_i_9_n_7),
        .I3(down_clock1_carry__2_i_5_n_6),
        .I4(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__1_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__1_i_3__0
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_4),
        .I2(down_clock1_carry__1_i_10_n_5),
        .I3(down_clock1_carry__0_i_11_n_4),
        .I4(down_clock1_carry__2_i_5_n_7),
        .O(down_clock1_carry__1_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry__1_i_4
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_6),
        .I2(down_clock1_carry__1_i_10_n_7),
        .I3(down_clock1_carry__0_i_11_n_6),
        .I4(down_clock1_carry__0_i_11_n_5),
        .O(down_clock1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h5780)) 
    down_clock1_carry__1_i_5
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_4),
        .I2(down_clock1_carry__1_i_9_n_5),
        .I3(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h20578008)) 
    down_clock1_carry__1_i_6
       (.I0(CO),
        .I1(down_clock1_carry__1_i_9_n_6),
        .I2(down_clock1_carry__1_i_9_n_7),
        .I3(down_clock1_carry__2_i_5_n_6),
        .I4(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__1_i_7
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_4),
        .I2(down_clock1_carry__1_i_10_n_5),
        .I3(down_clock1_carry__0_i_11_n_4),
        .I4(down_clock1_carry__2_i_5_n_7),
        .O(down_clock1_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry__1_i_8
       (.I0(CO),
        .I1(down_clock1_carry__1_i_10_n_6),
        .I2(down_clock1_carry__1_i_10_n_7),
        .I3(down_clock1_carry__0_i_11_n_6),
        .I4(down_clock1_carry__0_i_11_n_5),
        .O(down_clock1_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__1_i_9
       (.CI(down_clock1_carry__1_i_10_n_0),
        .CO({down_clock1_carry__1_i_9_n_0,NLW_down_clock1_carry__1_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({down_clock1_carry__1_i_9_n_4,down_clock1_carry__1_i_9_n_5,down_clock1_carry__1_i_9_n_6,down_clock1_carry__1_i_9_n_7}),
        .S({down_clock1_carry__1_i_11_n_0,down_clock1_carry__1_i_12_n_0,down_clock1_carry__1_i_13_n_0,down_clock1_carry__1_i_14_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__2
       (.CI(down_clock1_carry__1_n_0),
        .CO({CO,NLW_down_clock1_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({down_clock1_carry__2_i_1_n_0,down_clock1_carry__2_i_2_n_0,down_clock1_carry__2_i_3_n_0,down_clock1_carry__2_i_4_n_0}),
        .O(NLW_down_clock1_carry__2_O_UNCONNECTED[3:0]),
        .S({down_clock1_carry__2_i_5_n_1,down_clock1_carry__2_i_5_n_1,down_clock1_carry__2_i_6_n_0,down_clock1_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__2_i_1
       (.I0(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__2_i_10
       (.I0(Q[12]),
        .O(down_clock1_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__2_i_11
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_5),
        .O(down_clock1_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__2_i_12
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_6),
        .O(down_clock1_carry__2_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry__2_i_13
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_7),
        .O(down_clock1_carry__2_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__2_i_2
       (.I0(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__2_i_3
       (.I0(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h007F)) 
    down_clock1_carry__2_i_4
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_6),
        .I2(down_clock1_carry__2_i_8_n_7),
        .I3(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__2_i_5
       (.CI(down_clock1_carry__0_i_11_n_0),
        .CO({NLW_down_clock1_carry__2_i_5_CO_UNCONNECTED[3],down_clock1_carry__2_i_5_n_1,NLW_down_clock1_carry__2_i_5_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[18],Q[12]}),
        .O({NLW_down_clock1_carry__2_i_5_O_UNCONNECTED[3:2],down_clock1_carry__2_i_5_n_6,down_clock1_carry__2_i_5_n_7}),
        .S({1'b0,1'b1,down_clock1_carry__2_i_9_n_0,down_clock1_carry__2_i_10_n_0}));
  LUT3 #(
    .INIT(8'h70)) 
    down_clock1_carry__2_i_6
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_5),
        .I2(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h5780)) 
    down_clock1_carry__2_i_7
       (.I0(CO),
        .I1(down_clock1_carry__2_i_8_n_6),
        .I2(down_clock1_carry__2_i_8_n_7),
        .I3(down_clock1_carry__2_i_5_n_1),
        .O(down_clock1_carry__2_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry__2_i_8
       (.CI(down_clock1_carry__1_i_9_n_0),
        .CO(NLW_down_clock1_carry__2_i_8_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_down_clock1_carry__2_i_8_O_UNCONNECTED[3],down_clock1_carry__2_i_8_n_5,down_clock1_carry__2_i_8_n_6,down_clock1_carry__2_i_8_n_7}),
        .S({1'b0,down_clock1_carry__2_i_11_n_0,down_clock1_carry__2_i_12_n_0,down_clock1_carry__2_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry__2_i_9
       (.I0(Q[18]),
        .O(down_clock1_carry__2_i_9_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry_i_10
       (.CI(1'b0),
        .CO({down_clock1_carry_i_10_n_0,NLW_down_clock1_carry_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(down_clock2_carry_n_1),
        .DI({Q[5:3],1'b0}),
        .O({down_clock1_carry_i_10_n_4,down_clock1_carry_i_10_n_5,down_clock1_carry_i_10_n_6,NLW_down_clock1_carry_i_10_O_UNCONNECTED[0]}),
        .S({down_clock1_carry_i_17_n_0,down_clock1_carry_i_18_n_0,down_clock1_carry_i_19_n_0,1'b1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry_i_11
       (.CI(down_clock1_carry_i_10_n_0),
        .CO({down_clock1_carry_i_11_n_0,NLW_down_clock1_carry_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({down_clock1_carry_i_11_n_4,down_clock1_carry_i_11_n_5,down_clock1_carry_i_11_n_6,down_clock1_carry_i_11_n_7}),
        .S({down_clock1_carry_i_20_n_0,down_clock1_carry_i_21_n_0,down_clock1_carry_i_22_n_0,down_clock1_carry_i_23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry_i_12
       (.CI(1'b0),
        .CO({down_clock1_carry_i_12_n_0,NLW_down_clock1_carry_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({down_clock1_carry_i_12_n_4,down_clock1_carry_i_12_n_5,down_clock1_carry_i_12_n_6,down_clock1_carry_i_12_n_7}),
        .S({down_clock1_carry_i_24_n_0,down_clock1_carry_i_25_n_0,down_clock1_carry_i_26_n_0,S}));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_13__0
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_4),
        .O(down_clock1_carry_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_14
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_5),
        .O(down_clock1_carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_15
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_6),
        .O(down_clock1_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_16
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_7),
        .O(down_clock1_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_17
       (.I0(Q[5]),
        .O(down_clock1_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_18
       (.I0(Q[4]),
        .O(down_clock1_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_19
       (.I0(Q[3]),
        .O(down_clock1_carry_i_19_n_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry_i_1__0
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_4),
        .I2(down_clock1_carry_i_9__0_n_5),
        .I3(down_clock1_carry_i_10_n_4),
        .I4(down_clock1_carry_i_11_n_7),
        .O(down_clock1_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_20
       (.I0(Q[9]),
        .O(down_clock1_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_21
       (.I0(Q[8]),
        .O(down_clock1_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_22
       (.I0(Q[7]),
        .O(down_clock1_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock1_carry_i_23
       (.I0(Q[6]),
        .O(down_clock1_carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_24
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_4),
        .O(down_clock1_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_25
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_5),
        .O(down_clock1_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    down_clock1_carry_i_26
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_6),
        .O(down_clock1_carry_i_26_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h7)) 
    down_clock1_carry_i_28
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_7),
        .O(down_clock1_carry_i_12_0));
  LUT5 #(
    .INIT(32'h7F775700)) 
    down_clock1_carry_i_2__0
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_6),
        .I2(down_clock1_carry_i_9__0_n_7),
        .I3(down_clock1_carry_i_10_n_6),
        .I4(down_clock1_carry_i_10_n_5),
        .O(down_clock1_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h57007F77)) 
    down_clock1_carry_i_3__0
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_4),
        .I2(down_clock1_carry_i_12_n_5),
        .I3(down_clock2_carry_n_6),
        .I4(down_clock2_carry_n_1),
        .O(down_clock1_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h777F0057)) 
    down_clock1_carry_i_4__0
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_6),
        .I2(down_clock1_carry_i_12_n_7),
        .I3(Q[0]),
        .I4(down_clock2_carry_n_7),
        .O(down_clock1_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry_i_5__0
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_4),
        .I2(down_clock1_carry_i_9__0_n_5),
        .I3(down_clock1_carry_i_10_n_4),
        .I4(down_clock1_carry_i_11_n_7),
        .O(down_clock1_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h80082057)) 
    down_clock1_carry_i_6__0
       (.I0(CO),
        .I1(down_clock1_carry_i_9__0_n_6),
        .I2(down_clock1_carry_i_9__0_n_7),
        .I3(down_clock1_carry_i_10_n_6),
        .I4(down_clock1_carry_i_10_n_5),
        .O(down_clock1_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h20578008)) 
    down_clock1_carry_i_7__0
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_4),
        .I2(down_clock1_carry_i_12_n_5),
        .I3(down_clock2_carry_n_6),
        .I4(down_clock2_carry_n_1),
        .O(down_clock1_carry_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h08805270)) 
    down_clock1_carry_i_8__0
       (.I0(CO),
        .I1(down_clock1_carry_i_12_n_6),
        .I2(Q[0]),
        .I3(down_clock1_carry_i_12_n_7),
        .I4(down_clock2_carry_n_7),
        .O(down_clock1_carry_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock1_carry_i_9__0
       (.CI(down_clock1_carry_i_12_n_0),
        .CO({down_clock1_carry_i_9__0_n_0,NLW_down_clock1_carry_i_9__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({down_clock1_carry_i_9__0_n_4,down_clock1_carry_i_9__0_n_5,down_clock1_carry_i_9__0_n_6,down_clock1_carry_i_9__0_n_7}),
        .S({down_clock1_carry_i_13__0_n_0,down_clock1_carry_i_14_n_0,down_clock1_carry_i_15_n_0,down_clock1_carry_i_16_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 down_clock2_carry
       (.CI(1'b0),
        .CO({NLW_down_clock2_carry_CO_UNCONNECTED[3],down_clock2_carry_n_1,NLW_down_clock2_carry_CO_UNCONNECTED[1:0]}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,Q[2:1]}),
        .O({NLW_down_clock2_carry_O_UNCONNECTED[3:2],down_clock2_carry_n_6,down_clock2_carry_n_7}),
        .S({1'b0,1'b1,down_clock2_carry_i_1_n_0,down_clock2_carry_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock2_carry_i_1
       (.I0(Q[2]),
        .O(down_clock2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock2_carry_i_2
       (.I0(Q[1]),
        .O(down_clock2_carry_i_2_n_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    down_clock_reg
       (.CLR(1'b0),
        .D(down_clock_reg_i_1_n_0),
        .G(down_clock_reg_0),
        .GE(1'b1),
        .Q(JB_OBUF));
  LUT1 #(
    .INIT(2'h1)) 
    down_clock_reg_i_1
       (.I0(JB_OBUF),
        .O(down_clock_reg_i_1_n_0));
endmodule

module sys_counter_pwm
   (AUD_PWM_OBUF,
    JB_OBUF,
    CLK);
  output AUD_PWM_OBUF;
  input [0:0]JB_OBUF;
  input CLK;

  wire AUD_PWM_OBUF;
  wire AUD_PWM_OBUF_inst_i_2_n_0;
  wire CLK;
  wire [0:0]JB_OBUF;
  wire [7:0]up_clock;
  wire \up_clock[7]_i_2_n_0 ;
  wire \up_clock_reg_n_0_[0] ;
  wire \up_clock_reg_n_0_[1] ;
  wire \up_clock_reg_n_0_[2] ;
  wire \up_clock_reg_n_0_[3] ;
  wire \up_clock_reg_n_0_[4] ;
  wire \up_clock_reg_n_0_[5] ;
  wire \up_clock_reg_n_0_[6] ;
  wire \up_clock_reg_n_0_[7] ;

  LUT4 #(
    .INIT(16'h0004)) 
    AUD_PWM_OBUF_inst_i_1
       (.I0(\up_clock_reg_n_0_[4] ),
        .I1(JB_OBUF),
        .I2(\up_clock_reg_n_0_[5] ),
        .I3(AUD_PWM_OBUF_inst_i_2_n_0),
        .O(AUD_PWM_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    AUD_PWM_OBUF_inst_i_2
       (.I0(\up_clock_reg_n_0_[1] ),
        .I1(\up_clock_reg_n_0_[0] ),
        .I2(\up_clock_reg_n_0_[3] ),
        .I3(\up_clock_reg_n_0_[6] ),
        .I4(\up_clock_reg_n_0_[2] ),
        .I5(\up_clock_reg_n_0_[7] ),
        .O(AUD_PWM_OBUF_inst_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \up_clock[0]_i_1__2 
       (.I0(\up_clock_reg_n_0_[0] ),
        .O(up_clock[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_clock[1]_i_1 
       (.I0(\up_clock_reg_n_0_[0] ),
        .I1(\up_clock_reg_n_0_[1] ),
        .O(up_clock[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \up_clock[2]_i_1 
       (.I0(\up_clock_reg_n_0_[2] ),
        .I1(\up_clock_reg_n_0_[1] ),
        .I2(\up_clock_reg_n_0_[0] ),
        .O(up_clock[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_clock[3]_i_1 
       (.I0(\up_clock_reg_n_0_[3] ),
        .I1(\up_clock_reg_n_0_[0] ),
        .I2(\up_clock_reg_n_0_[1] ),
        .I3(\up_clock_reg_n_0_[2] ),
        .O(up_clock[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_clock[4]_i_1 
       (.I0(\up_clock_reg_n_0_[4] ),
        .I1(\up_clock_reg_n_0_[2] ),
        .I2(\up_clock_reg_n_0_[1] ),
        .I3(\up_clock_reg_n_0_[0] ),
        .I4(\up_clock_reg_n_0_[3] ),
        .O(up_clock[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_clock[5]_i_1 
       (.I0(\up_clock_reg_n_0_[5] ),
        .I1(\up_clock_reg_n_0_[3] ),
        .I2(\up_clock_reg_n_0_[0] ),
        .I3(\up_clock_reg_n_0_[1] ),
        .I4(\up_clock_reg_n_0_[2] ),
        .I5(\up_clock_reg_n_0_[4] ),
        .O(up_clock[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_clock[6]_i_1 
       (.I0(\up_clock_reg_n_0_[6] ),
        .I1(\up_clock_reg_n_0_[4] ),
        .I2(\up_clock_reg_n_0_[5] ),
        .I3(\up_clock[7]_i_2_n_0 ),
        .O(up_clock[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_clock[7]_i_1 
       (.I0(\up_clock_reg_n_0_[7] ),
        .I1(\up_clock[7]_i_2_n_0 ),
        .I2(\up_clock_reg_n_0_[5] ),
        .I3(\up_clock_reg_n_0_[4] ),
        .I4(\up_clock_reg_n_0_[6] ),
        .O(up_clock[7]));
  LUT4 #(
    .INIT(16'h8000)) 
    \up_clock[7]_i_2 
       (.I0(\up_clock_reg_n_0_[3] ),
        .I1(\up_clock_reg_n_0_[0] ),
        .I2(\up_clock_reg_n_0_[1] ),
        .I3(\up_clock_reg_n_0_[2] ),
        .O(\up_clock[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[0]),
        .Q(\up_clock_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[1]),
        .Q(\up_clock_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[2]),
        .Q(\up_clock_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[3]),
        .Q(\up_clock_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[4]),
        .Q(\up_clock_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[5]),
        .Q(\up_clock_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[6]),
        .Q(\up_clock_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(up_clock[7]),
        .Q(\up_clock_reg_n_0_[7] ),
        .R(1'b0));
endmodule

module sys_counter_wide
   (JC_OBUF,
    audio_clock);
  output [0:0]JC_OBUF;
  input audio_clock;

  wire \JC_OBUF[0] ;
  wire [0:0]JC_OBUF_BUFG;
  wire audio_clock;
  wire [31:1]data0;
  wire down_reg;
  wire down_reg_i_1__0_n_0;
  wire [31:0]up_clock;
  wire \up_clock[31]_i_10_n_0 ;
  wire \up_clock[31]_i_3_n_0 ;
  wire \up_clock[31]_i_4_n_0 ;
  wire \up_clock[31]_i_5_n_0 ;
  wire \up_clock[31]_i_6_n_0 ;
  wire \up_clock[31]_i_7_n_0 ;
  wire \up_clock[31]_i_8_n_0 ;
  wire \up_clock[31]_i_9_n_0 ;
  wire [0:0]up_clock_0;
  wire \up_clock_reg[12]_i_1_n_0 ;
  wire \up_clock_reg[16]_i_1_n_0 ;
  wire \up_clock_reg[20]_i_1_n_0 ;
  wire \up_clock_reg[24]_i_1_n_0 ;
  wire \up_clock_reg[28]_i_1_n_0 ;
  wire \up_clock_reg[4]_i_1_n_0 ;
  wire \up_clock_reg[8]_i_1_n_0 ;
  wire [2:0]\NLW_up_clock_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_up_clock_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_up_clock_reg[31]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[8]_i_1_CO_UNCONNECTED ;

  assign JC_OBUF[0] = JC_OBUF_BUFG;
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG \JC_OBUF[0]_BUFG_inst 
       (.I(\JC_OBUF[0] ),
        .O(JC_OBUF_BUFG));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    down_reg_i_1__0
       (.I0(\up_clock[31]_i_3_n_0 ),
        .I1(\up_clock[31]_i_4_n_0 ),
        .I2(\up_clock[31]_i_5_n_0 ),
        .I3(\up_clock[31]_i_6_n_0 ),
        .I4(JC_OBUF_BUFG),
        .O(down_reg_i_1__0_n_0));
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  FDRE #(
    .INIT(1'b0)) 
    down_reg_reg
       (.C(audio_clock),
        .CE(1'b1),
        .D(down_reg_i_1__0_n_0),
        .Q(\JC_OBUF[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_clock[0]_i_1__0 
       (.I0(up_clock[0]),
        .O(up_clock_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \up_clock[31]_i_1 
       (.I0(\up_clock[31]_i_3_n_0 ),
        .I1(\up_clock[31]_i_4_n_0 ),
        .I2(\up_clock[31]_i_5_n_0 ),
        .I3(\up_clock[31]_i_6_n_0 ),
        .O(down_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_10 
       (.I0(up_clock[21]),
        .I1(up_clock[20]),
        .I2(up_clock[23]),
        .I3(up_clock[22]),
        .O(\up_clock[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_3 
       (.I0(up_clock[10]),
        .I1(up_clock[11]),
        .I2(up_clock[8]),
        .I3(up_clock[9]),
        .I4(\up_clock[31]_i_7_n_0 ),
        .O(\up_clock[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \up_clock[31]_i_4 
       (.I0(up_clock[2]),
        .I1(up_clock[3]),
        .I2(up_clock[0]),
        .I3(up_clock[1]),
        .I4(\up_clock[31]_i_8_n_0 ),
        .O(\up_clock[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_5 
       (.I0(up_clock[26]),
        .I1(up_clock[27]),
        .I2(up_clock[24]),
        .I3(up_clock[25]),
        .I4(\up_clock[31]_i_9_n_0 ),
        .O(\up_clock[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_6 
       (.I0(up_clock[18]),
        .I1(up_clock[19]),
        .I2(up_clock[16]),
        .I3(up_clock[17]),
        .I4(\up_clock[31]_i_10_n_0 ),
        .O(\up_clock[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_7 
       (.I0(up_clock[13]),
        .I1(up_clock[12]),
        .I2(up_clock[15]),
        .I3(up_clock[14]),
        .O(\up_clock[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \up_clock[31]_i_8 
       (.I0(up_clock[5]),
        .I1(up_clock[4]),
        .I2(up_clock[6]),
        .I3(up_clock[7]),
        .O(\up_clock[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_9 
       (.I0(up_clock[29]),
        .I1(up_clock[28]),
        .I2(up_clock[31]),
        .I3(up_clock[30]),
        .O(\up_clock[31]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[0] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(up_clock_0),
        .Q(up_clock[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[10] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[10]),
        .Q(up_clock[10]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[11] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[11]),
        .Q(up_clock[11]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[12] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[12]),
        .Q(up_clock[12]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[12]_i_1 
       (.CI(\up_clock_reg[8]_i_1_n_0 ),
        .CO({\up_clock_reg[12]_i_1_n_0 ,\NLW_up_clock_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(up_clock[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[13] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[13]),
        .Q(up_clock[13]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[14] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[14]),
        .Q(up_clock[14]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[15] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[15]),
        .Q(up_clock[15]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[16] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[16]),
        .Q(up_clock[16]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[16]_i_1 
       (.CI(\up_clock_reg[12]_i_1_n_0 ),
        .CO({\up_clock_reg[16]_i_1_n_0 ,\NLW_up_clock_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(up_clock[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[17] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[17]),
        .Q(up_clock[17]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[18] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[18]),
        .Q(up_clock[18]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[19] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[19]),
        .Q(up_clock[19]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[1] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[1]),
        .Q(up_clock[1]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[20] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[20]),
        .Q(up_clock[20]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[20]_i_1 
       (.CI(\up_clock_reg[16]_i_1_n_0 ),
        .CO({\up_clock_reg[20]_i_1_n_0 ,\NLW_up_clock_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S(up_clock[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[21] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[21]),
        .Q(up_clock[21]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[22] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[22]),
        .Q(up_clock[22]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[23] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[23]),
        .Q(up_clock[23]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[24] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[24]),
        .Q(up_clock[24]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[24]_i_1 
       (.CI(\up_clock_reg[20]_i_1_n_0 ),
        .CO({\up_clock_reg[24]_i_1_n_0 ,\NLW_up_clock_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S(up_clock[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[25] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[25]),
        .Q(up_clock[25]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[26] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[26]),
        .Q(up_clock[26]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[27] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[27]),
        .Q(up_clock[27]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[28] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[28]),
        .Q(up_clock[28]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[28]_i_1 
       (.CI(\up_clock_reg[24]_i_1_n_0 ),
        .CO({\up_clock_reg[28]_i_1_n_0 ,\NLW_up_clock_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S(up_clock[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[29] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[29]),
        .Q(up_clock[29]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[2] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[2]),
        .Q(up_clock[2]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[30] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[30]),
        .Q(up_clock[30]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[31] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[31]),
        .Q(up_clock[31]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[31]_i_2 
       (.CI(\up_clock_reg[28]_i_1_n_0 ),
        .CO(\NLW_up_clock_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_up_clock_reg[31]_i_2_O_UNCONNECTED [3],data0[31:29]}),
        .S({1'b0,up_clock[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[3] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[3]),
        .Q(up_clock[3]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[4] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[4]),
        .Q(up_clock[4]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\up_clock_reg[4]_i_1_n_0 ,\NLW_up_clock_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(up_clock[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(up_clock[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[5] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[5]),
        .Q(up_clock[5]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[6] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[6]),
        .Q(up_clock[6]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[7] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[7]),
        .Q(up_clock[7]),
        .R(down_reg));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[8] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[8]),
        .Q(up_clock[8]),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[8]_i_1 
       (.CI(\up_clock_reg[4]_i_1_n_0 ),
        .CO({\up_clock_reg[8]_i_1_n_0 ,\NLW_up_clock_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(up_clock[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_clock_reg[9] 
       (.C(audio_clock),
        .CE(1'b1),
        .D(data0[9]),
        .Q(up_clock[9]),
        .R(down_reg));
endmodule

(* ORIG_REF_NAME = "sys_counter_wide" *) 
module sys_counter_wide__parameterized0
   (down_reg_reg_0,
    word_rising_reg,
    word_falling_reg,
    clock0,
    word_rising_reg_0,
    old_word_clock,
    word_falling_reg_0);
  output down_reg_reg_0;
  output word_rising_reg;
  output word_falling_reg;
  input clock0;
  input word_rising_reg_0;
  input old_word_clock;
  input word_falling_reg_0;

  wire clock0;
  wire down_reg;
  wire down_reg_i_1__1_n_0;
  wire down_reg_reg_0;
  wire old_word_clock;
  wire [0:0]up_clock;
  wire \up_clock[31]_i_10__0_n_0 ;
  wire \up_clock[31]_i_11_n_0 ;
  wire \up_clock[31]_i_4__0_n_0 ;
  wire \up_clock[31]_i_5__0_n_0 ;
  wire \up_clock[31]_i_6__0_n_0 ;
  wire \up_clock[31]_i_7__0_n_0 ;
  wire \up_clock[31]_i_8__0_n_0 ;
  wire \up_clock[31]_i_9__0_n_0 ;
  wire \up_clock_reg[12]_i_1__0_n_0 ;
  wire \up_clock_reg[12]_i_1__0_n_4 ;
  wire \up_clock_reg[12]_i_1__0_n_5 ;
  wire \up_clock_reg[12]_i_1__0_n_6 ;
  wire \up_clock_reg[12]_i_1__0_n_7 ;
  wire \up_clock_reg[16]_i_1__0_n_0 ;
  wire \up_clock_reg[16]_i_1__0_n_4 ;
  wire \up_clock_reg[16]_i_1__0_n_5 ;
  wire \up_clock_reg[16]_i_1__0_n_6 ;
  wire \up_clock_reg[16]_i_1__0_n_7 ;
  wire \up_clock_reg[20]_i_1__0_n_0 ;
  wire \up_clock_reg[20]_i_1__0_n_4 ;
  wire \up_clock_reg[20]_i_1__0_n_5 ;
  wire \up_clock_reg[20]_i_1__0_n_6 ;
  wire \up_clock_reg[20]_i_1__0_n_7 ;
  wire \up_clock_reg[24]_i_1__0_n_0 ;
  wire \up_clock_reg[24]_i_1__0_n_4 ;
  wire \up_clock_reg[24]_i_1__0_n_5 ;
  wire \up_clock_reg[24]_i_1__0_n_6 ;
  wire \up_clock_reg[24]_i_1__0_n_7 ;
  wire \up_clock_reg[28]_i_1__0_n_0 ;
  wire \up_clock_reg[28]_i_1__0_n_4 ;
  wire \up_clock_reg[28]_i_1__0_n_5 ;
  wire \up_clock_reg[28]_i_1__0_n_6 ;
  wire \up_clock_reg[28]_i_1__0_n_7 ;
  wire \up_clock_reg[31]_i_2__0_n_5 ;
  wire \up_clock_reg[31]_i_2__0_n_6 ;
  wire \up_clock_reg[31]_i_2__0_n_7 ;
  wire \up_clock_reg[4]_i_1__0_n_0 ;
  wire \up_clock_reg[4]_i_1__0_n_4 ;
  wire \up_clock_reg[4]_i_1__0_n_5 ;
  wire \up_clock_reg[4]_i_1__0_n_6 ;
  wire \up_clock_reg[4]_i_1__0_n_7 ;
  wire \up_clock_reg[8]_i_1__0_n_0 ;
  wire \up_clock_reg[8]_i_1__0_n_4 ;
  wire \up_clock_reg[8]_i_1__0_n_5 ;
  wire \up_clock_reg[8]_i_1__0_n_6 ;
  wire \up_clock_reg[8]_i_1__0_n_7 ;
  wire \up_clock_reg_n_0_[0] ;
  wire \up_clock_reg_n_0_[10] ;
  wire \up_clock_reg_n_0_[11] ;
  wire \up_clock_reg_n_0_[12] ;
  wire \up_clock_reg_n_0_[13] ;
  wire \up_clock_reg_n_0_[14] ;
  wire \up_clock_reg_n_0_[15] ;
  wire \up_clock_reg_n_0_[16] ;
  wire \up_clock_reg_n_0_[17] ;
  wire \up_clock_reg_n_0_[18] ;
  wire \up_clock_reg_n_0_[19] ;
  wire \up_clock_reg_n_0_[1] ;
  wire \up_clock_reg_n_0_[20] ;
  wire \up_clock_reg_n_0_[21] ;
  wire \up_clock_reg_n_0_[22] ;
  wire \up_clock_reg_n_0_[23] ;
  wire \up_clock_reg_n_0_[24] ;
  wire \up_clock_reg_n_0_[25] ;
  wire \up_clock_reg_n_0_[26] ;
  wire \up_clock_reg_n_0_[27] ;
  wire \up_clock_reg_n_0_[28] ;
  wire \up_clock_reg_n_0_[29] ;
  wire \up_clock_reg_n_0_[2] ;
  wire \up_clock_reg_n_0_[30] ;
  wire \up_clock_reg_n_0_[31] ;
  wire \up_clock_reg_n_0_[3] ;
  wire \up_clock_reg_n_0_[4] ;
  wire \up_clock_reg_n_0_[5] ;
  wire \up_clock_reg_n_0_[6] ;
  wire \up_clock_reg_n_0_[7] ;
  wire \up_clock_reg_n_0_[8] ;
  wire \up_clock_reg_n_0_[9] ;
  wire word_falling_reg;
  wire word_falling_reg_0;
  wire word_rising_reg;
  wire word_rising_reg_0;
  wire [2:0]\NLW_up_clock_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[20]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_up_clock_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_up_clock_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_up_clock_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFE0001)) 
    down_reg_i_1__1
       (.I0(\up_clock[31]_i_4__0_n_0 ),
        .I1(\up_clock[31]_i_5__0_n_0 ),
        .I2(\up_clock[31]_i_6__0_n_0 ),
        .I3(\up_clock[31]_i_7__0_n_0 ),
        .I4(down_reg_reg_0),
        .O(down_reg_i_1__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    down_reg_reg
       (.C(clock0),
        .CE(1'b1),
        .D(down_reg_i_1__1_n_0),
        .Q(down_reg_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_clock[0]_i_1__1 
       (.I0(\up_clock_reg_n_0_[0] ),
        .O(up_clock));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_10__0 
       (.I0(\up_clock_reg_n_0_[29] ),
        .I1(\up_clock_reg_n_0_[28] ),
        .I2(\up_clock_reg_n_0_[31] ),
        .I3(\up_clock_reg_n_0_[30] ),
        .O(\up_clock[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_11 
       (.I0(\up_clock_reg_n_0_[21] ),
        .I1(\up_clock_reg_n_0_[20] ),
        .I2(\up_clock_reg_n_0_[23] ),
        .I3(\up_clock_reg_n_0_[22] ),
        .O(\up_clock[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \up_clock[31]_i_1__0 
       (.I0(\up_clock[31]_i_4__0_n_0 ),
        .I1(\up_clock[31]_i_5__0_n_0 ),
        .I2(\up_clock[31]_i_6__0_n_0 ),
        .I3(\up_clock[31]_i_7__0_n_0 ),
        .O(down_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_4__0 
       (.I0(\up_clock_reg_n_0_[10] ),
        .I1(\up_clock_reg_n_0_[11] ),
        .I2(\up_clock_reg_n_0_[8] ),
        .I3(\up_clock_reg_n_0_[9] ),
        .I4(\up_clock[31]_i_8__0_n_0 ),
        .O(\up_clock[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \up_clock[31]_i_5__0 
       (.I0(\up_clock_reg_n_0_[2] ),
        .I1(\up_clock_reg_n_0_[3] ),
        .I2(\up_clock_reg_n_0_[0] ),
        .I3(\up_clock_reg_n_0_[1] ),
        .I4(\up_clock[31]_i_9__0_n_0 ),
        .O(\up_clock[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_6__0 
       (.I0(\up_clock_reg_n_0_[26] ),
        .I1(\up_clock_reg_n_0_[27] ),
        .I2(\up_clock_reg_n_0_[24] ),
        .I3(\up_clock_reg_n_0_[25] ),
        .I4(\up_clock[31]_i_10__0_n_0 ),
        .O(\up_clock[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_clock[31]_i_7__0 
       (.I0(\up_clock_reg_n_0_[18] ),
        .I1(\up_clock_reg_n_0_[19] ),
        .I2(\up_clock_reg_n_0_[16] ),
        .I3(\up_clock_reg_n_0_[17] ),
        .I4(\up_clock[31]_i_11_n_0 ),
        .O(\up_clock[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_clock[31]_i_8__0 
       (.I0(\up_clock_reg_n_0_[13] ),
        .I1(\up_clock_reg_n_0_[12] ),
        .I2(\up_clock_reg_n_0_[15] ),
        .I3(\up_clock_reg_n_0_[14] ),
        .O(\up_clock[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \up_clock[31]_i_9__0 
       (.I0(\up_clock_reg_n_0_[4] ),
        .I1(\up_clock_reg_n_0_[5] ),
        .I2(\up_clock_reg_n_0_[7] ),
        .I3(\up_clock_reg_n_0_[6] ),
        .O(\up_clock[31]_i_9__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[0] 
       (.C(clock0),
        .CE(1'b1),
        .D(up_clock),
        .Q(\up_clock_reg_n_0_[0] ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[10] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[12]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[10] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[11] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[12]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[11] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[12] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[12]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[12] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[12]_i_1__0 
       (.CI(\up_clock_reg[8]_i_1__0_n_0 ),
        .CO({\up_clock_reg[12]_i_1__0_n_0 ,\NLW_up_clock_reg[12]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[12]_i_1__0_n_4 ,\up_clock_reg[12]_i_1__0_n_5 ,\up_clock_reg[12]_i_1__0_n_6 ,\up_clock_reg[12]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[12] ,\up_clock_reg_n_0_[11] ,\up_clock_reg_n_0_[10] ,\up_clock_reg_n_0_[9] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[13] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[16]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[13] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[14] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[16]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[14] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[15] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[16]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[15] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[16] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[16]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[16] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[16]_i_1__0 
       (.CI(\up_clock_reg[12]_i_1__0_n_0 ),
        .CO({\up_clock_reg[16]_i_1__0_n_0 ,\NLW_up_clock_reg[16]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[16]_i_1__0_n_4 ,\up_clock_reg[16]_i_1__0_n_5 ,\up_clock_reg[16]_i_1__0_n_6 ,\up_clock_reg[16]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[16] ,\up_clock_reg_n_0_[15] ,\up_clock_reg_n_0_[14] ,\up_clock_reg_n_0_[13] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[17] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[20]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[17] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[18] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[20]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[18] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[19] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[20]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[19] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[1] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[4]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[1] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[20] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[20]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[20] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[20]_i_1__0 
       (.CI(\up_clock_reg[16]_i_1__0_n_0 ),
        .CO({\up_clock_reg[20]_i_1__0_n_0 ,\NLW_up_clock_reg[20]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[20]_i_1__0_n_4 ,\up_clock_reg[20]_i_1__0_n_5 ,\up_clock_reg[20]_i_1__0_n_6 ,\up_clock_reg[20]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[20] ,\up_clock_reg_n_0_[19] ,\up_clock_reg_n_0_[18] ,\up_clock_reg_n_0_[17] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[21] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[24]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[21] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[22] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[24]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[22] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[23] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[24]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[23] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[24] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[24]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[24] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[24]_i_1__0 
       (.CI(\up_clock_reg[20]_i_1__0_n_0 ),
        .CO({\up_clock_reg[24]_i_1__0_n_0 ,\NLW_up_clock_reg[24]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[24]_i_1__0_n_4 ,\up_clock_reg[24]_i_1__0_n_5 ,\up_clock_reg[24]_i_1__0_n_6 ,\up_clock_reg[24]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[24] ,\up_clock_reg_n_0_[23] ,\up_clock_reg_n_0_[22] ,\up_clock_reg_n_0_[21] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[25] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[28]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[25] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[26] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[28]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[26] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[27] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[28]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[27] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[28] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[28]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[28] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[28]_i_1__0 
       (.CI(\up_clock_reg[24]_i_1__0_n_0 ),
        .CO({\up_clock_reg[28]_i_1__0_n_0 ,\NLW_up_clock_reg[28]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[28]_i_1__0_n_4 ,\up_clock_reg[28]_i_1__0_n_5 ,\up_clock_reg[28]_i_1__0_n_6 ,\up_clock_reg[28]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[28] ,\up_clock_reg_n_0_[27] ,\up_clock_reg_n_0_[26] ,\up_clock_reg_n_0_[25] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[29] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[31]_i_2__0_n_7 ),
        .Q(\up_clock_reg_n_0_[29] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[2] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[4]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[2] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[30] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[31]_i_2__0_n_6 ),
        .Q(\up_clock_reg_n_0_[30] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[31] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[31]_i_2__0_n_5 ),
        .Q(\up_clock_reg_n_0_[31] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[31]_i_2__0 
       (.CI(\up_clock_reg[28]_i_1__0_n_0 ),
        .CO(\NLW_up_clock_reg[31]_i_2__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_up_clock_reg[31]_i_2__0_O_UNCONNECTED [3],\up_clock_reg[31]_i_2__0_n_5 ,\up_clock_reg[31]_i_2__0_n_6 ,\up_clock_reg[31]_i_2__0_n_7 }),
        .S({1'b0,\up_clock_reg_n_0_[31] ,\up_clock_reg_n_0_[30] ,\up_clock_reg_n_0_[29] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[3] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[4]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[3] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[4] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[4]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[4] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\up_clock_reg[4]_i_1__0_n_0 ,\NLW_up_clock_reg[4]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\up_clock_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[4]_i_1__0_n_4 ,\up_clock_reg[4]_i_1__0_n_5 ,\up_clock_reg[4]_i_1__0_n_6 ,\up_clock_reg[4]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[4] ,\up_clock_reg_n_0_[3] ,\up_clock_reg_n_0_[2] ,\up_clock_reg_n_0_[1] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[5] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[8]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[5] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[6] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[8]_i_1__0_n_6 ),
        .Q(\up_clock_reg_n_0_[6] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[7] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[8]_i_1__0_n_5 ),
        .Q(\up_clock_reg_n_0_[7] ),
        .R(down_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[8] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[8]_i_1__0_n_4 ),
        .Q(\up_clock_reg_n_0_[8] ),
        .R(down_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \up_clock_reg[8]_i_1__0 
       (.CI(\up_clock_reg[4]_i_1__0_n_0 ),
        .CO({\up_clock_reg[8]_i_1__0_n_0 ,\NLW_up_clock_reg[8]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_clock_reg[8]_i_1__0_n_4 ,\up_clock_reg[8]_i_1__0_n_5 ,\up_clock_reg[8]_i_1__0_n_6 ,\up_clock_reg[8]_i_1__0_n_7 }),
        .S({\up_clock_reg_n_0_[8] ,\up_clock_reg_n_0_[7] ,\up_clock_reg_n_0_[6] ,\up_clock_reg_n_0_[5] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \up_clock_reg[9] 
       (.C(clock0),
        .CE(1'b1),
        .D(\up_clock_reg[12]_i_1__0_n_7 ),
        .Q(\up_clock_reg_n_0_[9] ),
        .R(down_reg));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h38)) 
    word_falling_i_1
       (.I0(word_falling_reg_0),
        .I1(down_reg_reg_0),
        .I2(old_word_clock),
        .O(word_falling_reg));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h38)) 
    word_rising_i_1
       (.I0(word_rising_reg_0),
        .I1(old_word_clock),
        .I2(down_reg_reg_0),
        .O(word_rising_reg));
endmodule

module xorshift
   (rand,
    E,
    CLK);
  output [31:0]rand;
  input [0:0]E;
  input CLK;

  wire CLK;
  wire [0:0]E;
  wire [31:5]c;
  wire [26:25]p_0_in;
  wire [4:0]p_1_in;
  wire [31:0]rand;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \state[0]_i_1 
       (.I0(rand[17]),
        .I1(rand[4]),
        .I2(rand[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[10]_i_1 
       (.I0(rand[5]),
        .I1(rand[9]),
        .I2(rand[22]),
        .I3(rand[10]),
        .I4(rand[14]),
        .I5(rand[27]),
        .O(c[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[11]_i_1 
       (.I0(rand[6]),
        .I1(rand[10]),
        .I2(rand[23]),
        .I3(rand[11]),
        .I4(rand[15]),
        .I5(rand[28]),
        .O(c[11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[12]_i_1 
       (.I0(rand[7]),
        .I1(rand[11]),
        .I2(rand[24]),
        .I3(rand[12]),
        .I4(rand[16]),
        .I5(rand[29]),
        .O(c[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[13]_i_1 
       (.I0(rand[8]),
        .I1(p_0_in[25]),
        .I2(rand[0]),
        .I3(rand[13]),
        .I4(rand[17]),
        .I5(rand[30]),
        .O(c[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \state[13]_i_2 
       (.I0(rand[12]),
        .I1(rand[25]),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[14]_i_1 
       (.I0(rand[9]),
        .I1(p_0_in[26]),
        .I2(rand[1]),
        .I3(rand[14]),
        .I4(rand[18]),
        .I5(rand[31]),
        .O(c[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \state[14]_i_2 
       (.I0(rand[13]),
        .I1(rand[26]),
        .O(p_0_in[26]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \state[15]_i_1 
       (.I0(rand[10]),
        .I1(rand[14]),
        .I2(rand[27]),
        .I3(rand[15]),
        .I4(rand[2]),
        .O(c[15]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \state[16]_i_1 
       (.I0(rand[11]),
        .I1(rand[15]),
        .I2(rand[28]),
        .I3(rand[16]),
        .I4(rand[3]),
        .O(c[16]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \state[17]_i_1 
       (.I0(rand[12]),
        .I1(rand[16]),
        .I2(rand[29]),
        .I3(rand[17]),
        .I4(rand[4]),
        .O(c[17]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[18]_i_1 
       (.I0(rand[0]),
        .I1(rand[13]),
        .I2(rand[17]),
        .I3(rand[30]),
        .I4(rand[18]),
        .I5(rand[5]),
        .O(c[18]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[19]_i_1 
       (.I0(rand[1]),
        .I1(rand[14]),
        .I2(rand[18]),
        .I3(rand[31]),
        .I4(rand[19]),
        .I5(rand[6]),
        .O(c[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \state[1]_i_1 
       (.I0(rand[18]),
        .I1(rand[5]),
        .I2(rand[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \state[20]_i_1 
       (.I0(rand[15]),
        .I1(rand[2]),
        .I2(rand[20]),
        .I3(rand[7]),
        .O(c[20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \state[21]_i_1 
       (.I0(rand[16]),
        .I1(rand[3]),
        .I2(rand[21]),
        .I3(rand[8]),
        .O(c[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \state[22]_i_1 
       (.I0(rand[17]),
        .I1(rand[4]),
        .I2(rand[22]),
        .I3(rand[9]),
        .O(c[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \state[23]_i_1 
       (.I0(rand[18]),
        .I1(rand[5]),
        .I2(rand[23]),
        .I3(rand[10]),
        .O(c[23]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \state[24]_i_1 
       (.I0(rand[19]),
        .I1(rand[6]),
        .I2(rand[24]),
        .I3(rand[11]),
        .O(c[24]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[25]_i_1 
       (.I0(rand[20]),
        .I1(rand[7]),
        .I2(rand[25]),
        .I3(rand[12]),
        .O(c[25]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[26]_i_1 
       (.I0(rand[21]),
        .I1(rand[8]),
        .I2(rand[26]),
        .I3(rand[13]),
        .O(c[26]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[27]_i_1 
       (.I0(rand[22]),
        .I1(rand[9]),
        .I2(rand[27]),
        .I3(rand[14]),
        .O(c[27]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[28]_i_1 
       (.I0(rand[23]),
        .I1(rand[10]),
        .I2(rand[28]),
        .I3(rand[15]),
        .O(c[28]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[29]_i_1 
       (.I0(rand[24]),
        .I1(rand[11]),
        .I2(rand[29]),
        .I3(rand[16]),
        .O(c[29]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \state[2]_i_1 
       (.I0(rand[19]),
        .I1(rand[6]),
        .I2(rand[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[30]_i_1 
       (.I0(rand[25]),
        .I1(rand[12]),
        .I2(rand[30]),
        .I3(rand[17]),
        .O(c[30]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state[31]_i_2 
       (.I0(rand[26]),
        .I1(rand[13]),
        .I2(rand[31]),
        .I3(rand[18]),
        .O(c[31]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \state[3]_i_1 
       (.I0(rand[20]),
        .I1(rand[7]),
        .I2(rand[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \state[4]_i_1 
       (.I0(rand[21]),
        .I1(rand[8]),
        .I2(rand[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[5]_i_1 
       (.I0(rand[0]),
        .I1(rand[4]),
        .I2(rand[17]),
        .I3(rand[5]),
        .I4(rand[9]),
        .I5(rand[22]),
        .O(c[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[6]_i_1 
       (.I0(rand[1]),
        .I1(rand[5]),
        .I2(rand[18]),
        .I3(rand[6]),
        .I4(rand[10]),
        .I5(rand[23]),
        .O(c[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[7]_i_1 
       (.I0(rand[2]),
        .I1(rand[6]),
        .I2(rand[19]),
        .I3(rand[7]),
        .I4(rand[11]),
        .I5(rand[24]),
        .O(c[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[8]_i_1 
       (.I0(rand[3]),
        .I1(rand[7]),
        .I2(rand[20]),
        .I3(rand[8]),
        .I4(rand[12]),
        .I5(rand[25]),
        .O(c[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \state[9]_i_1 
       (.I0(rand[4]),
        .I1(rand[8]),
        .I2(rand[21]),
        .I3(rand[9]),
        .I4(rand[13]),
        .I5(rand[26]),
        .O(c[9]));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(rand[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(c[10]),
        .Q(rand[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(c[11]),
        .Q(rand[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(c[12]),
        .Q(rand[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(c[13]),
        .Q(rand[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(c[14]),
        .Q(rand[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(c[15]),
        .Q(rand[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(c[16]),
        .Q(rand[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(c[17]),
        .Q(rand[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(c[18]),
        .Q(rand[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(c[19]),
        .Q(rand[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(rand[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(c[20]),
        .Q(rand[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(c[21]),
        .Q(rand[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(c[22]),
        .Q(rand[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(c[23]),
        .Q(rand[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(c[24]),
        .Q(rand[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(c[25]),
        .Q(rand[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(c[26]),
        .Q(rand[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(c[27]),
        .Q(rand[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(c[28]),
        .Q(rand[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(c[29]),
        .Q(rand[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(rand[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(c[30]),
        .Q(rand[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(c[31]),
        .Q(rand[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[3]),
        .Q(rand[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[4]),
        .Q(rand[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(c[5]),
        .Q(rand[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(c[6]),
        .Q(rand[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(c[7]),
        .Q(rand[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(c[8]),
        .Q(rand[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \state_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(c[9]),
        .Q(rand[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
