// Seed: 931439475
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    output supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    output wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wor id_18,
    input wire id_19,
    output logic id_20,
    output supply0 id_21,
    input tri1 id_22,
    output uwire id_23
    , id_36,
    input tri1 id_24,
    input wire id_25,
    output tri0 id_26,
    output uwire id_27,
    output tri id_28,
    input supply1 id_29,
    input supply1 id_30,
    input wand id_31,
    input uwire id_32,
    input uwire id_33,
    output wire id_34
);
  wire id_37;
  always @(negedge id_0) id_20 <= id_1;
  wand id_38 = id_17;
  wire id_39, id_40, id_41, id_42, id_43, id_44, id_45, id_46, id_47, id_48;
  module_0 modCall_1 ();
endmodule
