
Zac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000effc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  0800f1a0  0800f1a0  000101a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f698  0800f698  000112c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f698  0800f698  00010698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f6a0  0800f6a0  000112c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f6a0  0800f6a0  000106a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f6a4  0800f6a4  000106a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800f6a8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002184  200002c4  0800f96c  000112c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002448  0800f96c  00011448  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001488f  00000000  00000000  000112f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003753  00000000  00000000  00025b83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001258  00000000  00000000  000292d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de6  00000000  00000000  0002a530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189f7  00000000  00000000  0002b316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001744d  00000000  00000000  00043d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009284d  00000000  00000000  0005b15a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed9a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006368  00000000  00000000  000ed9ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003b  00000000  00000000  000f3d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c4 	.word	0x200002c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f184 	.word	0x0800f184

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c8 	.word	0x200002c8
 80001dc:	0800f184 	.word	0x0800f184

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <normalize_speed>:

// t tc  motor, gi tr speed t -1.0 n 1.0
void setMotorPWM(float speed, uint8_t motor_id);


static inline float normalize_speed(float w) {
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	ed87 0a01 	vstr	s0, [r7, #4]
    float s = w / W_MAX;   // scale v -1..1
 800103a:	ed97 7a01 	vldr	s14, [r7, #4]
 800103e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800108c <normalize_speed+0x5c>
 8001042:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001046:	edc7 7a03 	vstr	s15, [r7, #12]
    if (s > 1.0f) s = 1.0f;
 800104a:	edd7 7a03 	vldr	s15, [r7, #12]
 800104e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105a:	dd02      	ble.n	8001062 <normalize_speed+0x32>
 800105c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001060:	60fb      	str	r3, [r7, #12]
    if (s < -1.0f) s = -1.0f;
 8001062:	edd7 7a03 	vldr	s15, [r7, #12]
 8001066:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800106a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001072:	d501      	bpl.n	8001078 <normalize_speed+0x48>
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <normalize_speed+0x60>)
 8001076:	60fb      	str	r3, [r7, #12]
    return s;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	ee07 3a90 	vmov	s15, r3
}
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	41d170a4 	.word	0x41d170a4
 8001090:	bf800000 	.word	0xbf800000

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001098:	b0e2      	sub	sp, #392	@ 0x188
 800109a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109c:	f001 fd80 	bl	8002ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a0:	f000 f9d4 	bl	800144c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a4:	f000 fcc8 	bl	8001a38 <MX_GPIO_Init>
  MX_TIM1_Init();
 80010a8:	f000 fa38 	bl	800151c <MX_TIM1_Init>
  MX_TIM2_Init();
 80010ac:	f000 fa8e 	bl	80015cc <MX_TIM2_Init>
  MX_TIM3_Init();
 80010b0:	f000 fae0 	bl	8001674 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010b4:	f000 fb32 	bl	800171c <MX_TIM4_Init>
  MX_TIM9_Init();
 80010b8:	f000 fbd2 	bl	8001860 <MX_TIM9_Init>
  MX_TIM10_Init();
 80010bc:	f000 fc20 	bl	8001900 <MX_TIM10_Init>
  MX_TIM11_Init();
 80010c0:	f000 fc6c 	bl	800199c <MX_TIM11_Init>
  MX_USB_DEVICE_Init();
 80010c4:	f008 fb4e 	bl	8009764 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 80010c8:	f000 fb7c 	bl	80017c4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // KHI TO PID

    PID_Init(&pid_fl);
 80010cc:	489f      	ldr	r0, [pc, #636]	@ (800134c <main+0x2b8>)
 80010ce:	f001 f893 	bl	80021f8 <PID_Init>


    PID_Init(&pid_fr);
 80010d2:	489f      	ldr	r0, [pc, #636]	@ (8001350 <main+0x2bc>)
 80010d4:	f001 f890 	bl	80021f8 <PID_Init>


    PID_Init(&pid_bl);
 80010d8:	489e      	ldr	r0, [pc, #632]	@ (8001354 <main+0x2c0>)
 80010da:	f001 f88d 	bl	80021f8 <PID_Init>


    PID_Init(&pid_br);
 80010de:	489e      	ldr	r0, [pc, #632]	@ (8001358 <main+0x2c4>)
 80010e0:	f001 f88a 	bl	80021f8 <PID_Init>


  Motor_Init();
 80010e4:	f000 ffbc 	bl	8002060 <Motor_Init>

  // Start Encoders
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80010e8:	213c      	movs	r1, #60	@ 0x3c
 80010ea:	489c      	ldr	r0, [pc, #624]	@ (800135c <main+0x2c8>)
 80010ec:	f004 f978 	bl	80053e0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80010f0:	213c      	movs	r1, #60	@ 0x3c
 80010f2:	489b      	ldr	r0, [pc, #620]	@ (8001360 <main+0x2cc>)
 80010f4:	f004 f974 	bl	80053e0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80010f8:	213c      	movs	r1, #60	@ 0x3c
 80010fa:	489a      	ldr	r0, [pc, #616]	@ (8001364 <main+0x2d0>)
 80010fc:	f004 f970 	bl	80053e0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001100:	213c      	movs	r1, #60	@ 0x3c
 8001102:	4899      	ldr	r0, [pc, #612]	@ (8001368 <main+0x2d4>)
 8001104:	f004 f96c 	bl	80053e0 <HAL_TIM_Encoder_Start>

  // Start PWM
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001108:	2100      	movs	r1, #0
 800110a:	4898      	ldr	r0, [pc, #608]	@ (800136c <main+0x2d8>)
 800110c:	f004 f812 	bl	8005134 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001110:	2104      	movs	r1, #4
 8001112:	4896      	ldr	r0, [pc, #600]	@ (800136c <main+0x2d8>)
 8001114:	f004 f80e 	bl	8005134 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001118:	2100      	movs	r1, #0
 800111a:	4895      	ldr	r0, [pc, #596]	@ (8001370 <main+0x2dc>)
 800111c:	f004 f80a 	bl	8005134 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001120:	2100      	movs	r1, #0
 8001122:	4894      	ldr	r0, [pc, #592]	@ (8001374 <main+0x2e0>)
 8001124:	f004 f806 	bl	8005134 <HAL_TIM_PWM_Start>

  // Reset counters
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001128:	4b8c      	ldr	r3, [pc, #560]	@ (800135c <main+0x2c8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001130:	4b8b      	ldr	r3, [pc, #556]	@ (8001360 <main+0x2cc>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001138:	4b8a      	ldr	r3, [pc, #552]	@ (8001364 <main+0x2d0>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2200      	movs	r2, #0
 800113e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001140:	4b89      	ldr	r3, [pc, #548]	@ (8001368 <main+0x2d4>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2200      	movs	r2, #0
 8001146:	625a      	str	r2, [r3, #36]	@ 0x24

  // BT U NGT TIMER PID
  HAL_TIM_Base_Start_IT(&htim5);
 8001148:	488b      	ldr	r0, [pc, #556]	@ (8001378 <main+0x2e4>)
 800114a:	f003 ff41 	bl	8004fd0 <HAL_TIM_Base_Start_IT>

  char msg[128];


  char uart_buffer[128];
  uint8_t idx = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
//  final_target_bl = 5.0f;
//    final_target_br = 5.0f;

  while (1)
  {
	  if (CDC_Receive_Byte(&byte))
 8001154:	f107 0363 	add.w	r3, r7, #99	@ 0x63
 8001158:	4618      	mov	r0, r3
 800115a:	f001 fcc7 	bl	8002aec <CDC_Receive_Byte>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 812d 	beq.w	80013c0 <main+0x32c>
	  	  {
			  if (byte == '\n')
 8001166:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800116a:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b0a      	cmp	r3, #10
 8001172:	f040 8111 	bne.w	8001398 <main+0x304>
			  {
				  uart_buffer[idx] = '\0';
 8001176:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 800117a:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800117e:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8001182:	2100      	movs	r1, #0
 8001184:	54d1      	strb	r1, [r2, r3]
				  if (uart_buffer[0] == 's') {
 8001186:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800118a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b73      	cmp	r3, #115	@ 0x73
 8001192:	d133      	bne.n	80011fc <main+0x168>
					  float temp_fl, temp_fr, temp_bl, temp_br;

					  if (sscanf(uart_buffer, "s,%f,%f,%f,%f",
 8001194:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001198:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800119c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80011a0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80011a4:	9301      	str	r3, [sp, #4]
 80011a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	460b      	mov	r3, r1
 80011ae:	4973      	ldr	r1, [pc, #460]	@ (800137c <main+0x2e8>)
 80011b0:	f00a fe30 	bl	800be14 <siscanf>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	f040 80c4 	bne.w	8001344 <main+0x2b0>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
								 &temp_fl, &temp_fr, &temp_bl, &temp_br) == 4)
					  {
						  __disable_irq();
						  final_target_fl = temp_fl;
 80011c0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80011c4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a6d      	ldr	r2, [pc, #436]	@ (8001380 <main+0x2ec>)
 80011cc:	6013      	str	r3, [r2, #0]
						  final_target_fr = temp_fr;
 80011ce:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80011d2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a6a      	ldr	r2, [pc, #424]	@ (8001384 <main+0x2f0>)
 80011da:	6013      	str	r3, [r2, #0]
						  final_target_bl = temp_bl;
 80011dc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80011e0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a68      	ldr	r2, [pc, #416]	@ (8001388 <main+0x2f4>)
 80011e8:	6013      	str	r3, [r2, #0]
						  final_target_br = temp_br;
 80011ea:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80011ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a65      	ldr	r2, [pc, #404]	@ (800138c <main+0x2f8>)
 80011f6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80011f8:	b662      	cpsie	i
}
 80011fa:	e0a3      	b.n	8001344 <main+0x2b0>
						  __enable_irq();
					  }
				  }

				  // ---  THM ON CODE NY VO  ---
				          else if (uart_buffer[0] == 'p') { // 'p' cho PID
 80011fc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001200:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b70      	cmp	r3, #112	@ 0x70
 8001208:	f040 809c 	bne.w	8001344 <main+0x2b0>
				              float temp_kp, temp_ki, temp_kd;

				              // Parse lnh, v d: "p,3.5,0.15,0.02"
				              if (sscanf(uart_buffer, "p,%f,%f,%f", &temp_kp, &temp_ki, &temp_kd) == 3)
 800120c:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001210:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001214:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8001218:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	460b      	mov	r3, r1
 8001220:	495b      	ldr	r1, [pc, #364]	@ (8001390 <main+0x2fc>)
 8001222:	f00a fdf7 	bl	800be14 <siscanf>
 8001226:	4603      	mov	r3, r0
 8001228:	2b03      	cmp	r3, #3
 800122a:	f040 808b 	bne.w	8001344 <main+0x2b0>
  __ASM volatile ("cpsid i" : : : "memory");
 800122e:	b672      	cpsid	i
}
 8001230:	bf00      	nop
				              {
				                  // Cp nht cc thng s PID
				                  // QUAN TRNG: Phi tt ngt khi cp nht
				                  //  trnh ngt TIM5 c gi tr ang b ghi d.
				                  __disable_irq();
				                  pid_fl.Kp = temp_kp; pid_fl.Ki = temp_ki; pid_fl.Kd = temp_kd;
 8001232:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001236:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a43      	ldr	r2, [pc, #268]	@ (800134c <main+0x2b8>)
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001244:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a40      	ldr	r2, [pc, #256]	@ (800134c <main+0x2b8>)
 800124c:	6053      	str	r3, [r2, #4]
 800124e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001252:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a3c      	ldr	r2, [pc, #240]	@ (800134c <main+0x2b8>)
 800125a:	6093      	str	r3, [r2, #8]
				                  pid_fr.Kp = temp_kp; pid_fr.Ki = temp_ki; pid_fr.Kd = temp_kd;
 800125c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001260:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a3a      	ldr	r2, [pc, #232]	@ (8001350 <main+0x2bc>)
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800126e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a36      	ldr	r2, [pc, #216]	@ (8001350 <main+0x2bc>)
 8001276:	6053      	str	r3, [r2, #4]
 8001278:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800127c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a33      	ldr	r2, [pc, #204]	@ (8001350 <main+0x2bc>)
 8001284:	6093      	str	r3, [r2, #8]
				                  pid_bl.Kp = temp_kp; pid_bl.Ki = temp_ki; pid_bl.Kd = temp_kd;
 8001286:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800128a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a30      	ldr	r2, [pc, #192]	@ (8001354 <main+0x2c0>)
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001298:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a2d      	ldr	r2, [pc, #180]	@ (8001354 <main+0x2c0>)
 80012a0:	6053      	str	r3, [r2, #4]
 80012a2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a29      	ldr	r2, [pc, #164]	@ (8001354 <main+0x2c0>)
 80012ae:	6093      	str	r3, [r2, #8]
				                  pid_br.Kp = temp_kp; pid_br.Ki = temp_ki; pid_br.Kd = temp_kd;
 80012b0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a27      	ldr	r2, [pc, #156]	@ (8001358 <main+0x2c4>)
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a23      	ldr	r2, [pc, #140]	@ (8001358 <main+0x2c4>)
 80012ca:	6053      	str	r3, [r2, #4]
 80012cc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a20      	ldr	r2, [pc, #128]	@ (8001358 <main+0x2c4>)
 80012d8:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80012da:	b662      	cpsie	i
}
 80012dc:	bf00      	nop
				                  __enable_irq();

				                  // (Ty chn) Gi li tin nhn xc nhn
				                  char ack_msg[64];
				                  sprintf(ack_msg, "OK: Kp=%.3f, Ki=%.3f, Kd=%.3f\n", temp_kp, temp_ki, temp_kd);
 80012de:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff f935 	bl	8000558 <__aeabi_f2d>
 80012ee:	4680      	mov	r8, r0
 80012f0:	4689      	mov	r9, r1
 80012f2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80012f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f92b 	bl	8000558 <__aeabi_f2d>
 8001302:	4604      	mov	r4, r0
 8001304:	460d      	mov	r5, r1
 8001306:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800130a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f921 	bl	8000558 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	1d38      	adds	r0, r7, #4
 800131c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001320:	e9cd 4500 	strd	r4, r5, [sp]
 8001324:	4642      	mov	r2, r8
 8001326:	464b      	mov	r3, r9
 8001328:	491a      	ldr	r1, [pc, #104]	@ (8001394 <main+0x300>)
 800132a:	f00a fd51 	bl	800bdd0 <siprintf>
				                  CDC_Transmit_FS((uint8_t*)ack_msg, strlen(ack_msg));
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4618      	mov	r0, r3
 8001332:	f7fe ffa5 	bl	8000280 <strlen>
 8001336:	4603      	mov	r3, r0
 8001338:	b29a      	uxth	r2, r3
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f008 fae0 	bl	8009904 <CDC_Transmit_FS>
				              }
				          }
				          // --- KT THC ON CODE MI ---
	  			  idx = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
 800134a:	e039      	b.n	80013c0 <main+0x32c>
 800134c:	2000057c 	.word	0x2000057c
 8001350:	200005a0 	.word	0x200005a0
 8001354:	200005c4 	.word	0x200005c4
 8001358:	200005e8 	.word	0x200005e8
 800135c:	200002e0 	.word	0x200002e0
 8001360:	20000328 	.word	0x20000328
 8001364:	20000370 	.word	0x20000370
 8001368:	200003b8 	.word	0x200003b8
 800136c:	20000448 	.word	0x20000448
 8001370:	20000490 	.word	0x20000490
 8001374:	200004d8 	.word	0x200004d8
 8001378:	20000400 	.word	0x20000400
 800137c:	0800f1a0 	.word	0x0800f1a0
 8001380:	20000520 	.word	0x20000520
 8001384:	20000524 	.word	0x20000524
 8001388:	20000528 	.word	0x20000528
 800138c:	2000052c 	.word	0x2000052c
 8001390:	0800f1b0 	.word	0x0800f1b0
 8001394:	0800f1bc 	.word	0x0800f1bc
	  		  }
	  		  else if (idx < sizeof(uart_buffer) - 1)
 8001398:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 800139c:	2b7e      	cmp	r3, #126	@ 0x7e
 800139e:	d80f      	bhi.n	80013c0 <main+0x32c>
	  		  {
	  			  uart_buffer[idx++] = byte;
 80013a0:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	f887 2177 	strb.w	r2, [r7, #375]	@ 0x177
 80013aa:	461a      	mov	r2, r3
 80013ac:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80013b0:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 80013b4:	7819      	ldrb	r1, [r3, #0]
 80013b6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80013ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80013be:	5499      	strb	r1, [r3, r2]
	  		  }
	  	  }


	  if (odom_data_ready)
 80013c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <main+0x3a0>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f43f aec4 	beq.w	8001154 <main+0xc0>
  __ASM volatile ("cpsid i" : : : "memory");
 80013cc:	b672      	cpsid	i
}
 80013ce:	bf00      	nop
	            {
	                int32_t d_fl, d_fr, d_bl, d_br;

	                // Tt ngt  c d liu an ton
	                __disable_irq();
	                d_fl = latest_delta_fl;
 80013d0:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <main+0x3a4>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
	                d_fr = latest_delta_fr;
 80013d8:	4b18      	ldr	r3, [pc, #96]	@ (800143c <main+0x3a8>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
	                d_bl = latest_delta_bl;
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <main+0x3ac>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
	                d_br = latest_delta_br;
 80013e8:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <main+0x3b0>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
	                odom_data_ready = 0;
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <main+0x3a0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80013f6:	b662      	cpsie	i
}
 80013f8:	bf00      	nop
	                __enable_irq();

	                // Gi "d" (delta) thay v "e" (encoder)
	                sprintf(msg, "d,%ld,%ld,%ld,%ld\n", d_fl, d_fr, d_bl, d_br);
 80013fa:	f107 00e4 	add.w	r0, r7, #228	@ 0xe4
 80013fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001402:	9301      	str	r3, [sp, #4]
 8001404:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800140e:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8001412:	490d      	ldr	r1, [pc, #52]	@ (8001448 <main+0x3b4>)
 8001414:	f00a fcdc 	bl	800bdd0 <siprintf>
	                CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8001418:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800141c:	4618      	mov	r0, r3
 800141e:	f7fe ff2f 	bl	8000280 <strlen>
 8001422:	4603      	mov	r3, r0
 8001424:	b29a      	uxth	r2, r3
 8001426:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f008 fa69 	bl	8009904 <CDC_Transmit_FS>
	  if (CDC_Receive_Byte(&byte))
 8001432:	e68f      	b.n	8001154 <main+0xc0>
 8001434:	20000560 	.word	0x20000560
 8001438:	20000550 	.word	0x20000550
 800143c:	20000554 	.word	0x20000554
 8001440:	20000558 	.word	0x20000558
 8001444:	2000055c 	.word	0x2000055c
 8001448:	0800f1dc 	.word	0x0800f1dc

0800144c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b094      	sub	sp, #80	@ 0x50
 8001450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001452:	f107 0320 	add.w	r3, r7, #32
 8001456:	2230      	movs	r2, #48	@ 0x30
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f00a fd4b 	bl	800bef6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	4b27      	ldr	r3, [pc, #156]	@ (8001514 <SystemClock_Config+0xc8>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001478:	4a26      	ldr	r2, [pc, #152]	@ (8001514 <SystemClock_Config+0xc8>)
 800147a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001480:	4b24      	ldr	r3, [pc, #144]	@ (8001514 <SystemClock_Config+0xc8>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <SystemClock_Config+0xcc>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a20      	ldr	r2, [pc, #128]	@ (8001518 <SystemClock_Config+0xcc>)
 8001496:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <SystemClock_Config+0xcc>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014a8:	2301      	movs	r3, #1
 80014aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b2:	2302      	movs	r3, #2
 80014b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80014bc:	2319      	movs	r3, #25
 80014be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80014c0:	23c0      	movs	r3, #192	@ 0xc0
 80014c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c4:	2302      	movs	r3, #2
 80014c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014c8:	2304      	movs	r3, #4
 80014ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f8fd 	bl	80046d0 <HAL_RCC_OscConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014dc:	f000 fdba 	bl	8002054 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e0:	230f      	movs	r3, #15
 80014e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e4:	2302      	movs	r3, #2
 80014e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	2103      	movs	r1, #3
 80014fc:	4618      	mov	r0, r3
 80014fe:	f003 fb5f 	bl	8004bc0 <HAL_RCC_ClockConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001508:	f000 fda4 	bl	8002054 <Error_Handler>
  }
}
 800150c:	bf00      	nop
 800150e:	3750      	adds	r7, #80	@ 0x50
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	40007000 	.word	0x40007000

0800151c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08c      	sub	sp, #48	@ 0x30
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001522:	f107 030c 	add.w	r3, r7, #12
 8001526:	2224      	movs	r2, #36	@ 0x24
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f00a fce3 	bl	800bef6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001530:	1d3b      	adds	r3, r7, #4
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001538:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 800153a:	4a23      	ldr	r2, [pc, #140]	@ (80015c8 <MX_TIM1_Init+0xac>)
 800153c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800153e:	4b21      	ldr	r3, [pc, #132]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 8001540:	2200      	movs	r2, #0
 8001542:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001544:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800154a:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 800154c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001550:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001552:	4b1c      	ldr	r3, [pc, #112]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 8001554:	2200      	movs	r2, #0
 8001556:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001558:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 800155a:	2200      	movs	r2, #0
 800155c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155e:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001564:	2303      	movs	r3, #3
 8001566:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800156c:	2301      	movs	r3, #1
 800156e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800157c:	2301      	movs	r3, #1
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001580:	2300      	movs	r3, #0
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	4619      	mov	r1, r3
 800158e:	480d      	ldr	r0, [pc, #52]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 8001590:	f003 fe80 	bl	8005294 <HAL_TIM_Encoder_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800159a:	f000 fd5b 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <MX_TIM1_Init+0xa8>)
 80015ac:	f004 fd1a 	bl	8005fe4 <HAL_TIMEx_MasterConfigSynchronization>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80015b6:	f000 fd4d 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	3730      	adds	r7, #48	@ 0x30
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002e0 	.word	0x200002e0
 80015c8:	40010000 	.word	0x40010000

080015cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08c      	sub	sp, #48	@ 0x30
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	2224      	movs	r2, #36	@ 0x24
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f00a fc8b 	bl	800bef6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015e8:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <MX_TIM2_Init+0xa4>)
 80015ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001670 <MX_TIM2_Init+0xa4>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <MX_TIM2_Init+0xa4>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <MX_TIM2_Init+0xa4>)
 80015fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001602:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001604:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <MX_TIM2_Init+0xa4>)
 8001606:	2200      	movs	r2, #0
 8001608:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160a:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <MX_TIM2_Init+0xa4>)
 800160c:	2200      	movs	r2, #0
 800160e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001610:	2303      	movs	r3, #3
 8001612:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001618:	2301      	movs	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001628:	2301      	movs	r3, #1
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162c:	2300      	movs	r3, #0
 800162e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	4619      	mov	r1, r3
 800163a:	480d      	ldr	r0, [pc, #52]	@ (8001670 <MX_TIM2_Init+0xa4>)
 800163c:	f003 fe2a 	bl	8005294 <HAL_TIM_Encoder_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001646:	f000 fd05 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	4619      	mov	r1, r3
 8001656:	4806      	ldr	r0, [pc, #24]	@ (8001670 <MX_TIM2_Init+0xa4>)
 8001658:	f004 fcc4 	bl	8005fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001662:	f000 fcf7 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001666:	bf00      	nop
 8001668:	3730      	adds	r7, #48	@ 0x30
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000328 	.word	0x20000328

08001674 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08c      	sub	sp, #48	@ 0x30
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800167a:	f107 030c 	add.w	r3, r7, #12
 800167e:	2224      	movs	r2, #36	@ 0x24
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f00a fc37 	bl	800bef6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001690:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <MX_TIM3_Init+0xa0>)
 8001692:	4a21      	ldr	r2, [pc, #132]	@ (8001718 <MX_TIM3_Init+0xa4>)
 8001694:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001696:	4b1f      	ldr	r3, [pc, #124]	@ (8001714 <MX_TIM3_Init+0xa0>)
 8001698:	2200      	movs	r2, #0
 800169a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169c:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_TIM3_Init+0xa0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001714 <MX_TIM3_Init+0xa0>)
 80016a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <MX_TIM3_Init+0xa0>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <MX_TIM3_Init+0xa0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016b6:	2303      	movs	r3, #3
 80016b8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016ba:	2300      	movs	r3, #0
 80016bc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016be:	2301      	movs	r3, #1
 80016c0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ce:	2301      	movs	r3, #1
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016da:	f107 030c 	add.w	r3, r7, #12
 80016de:	4619      	mov	r1, r3
 80016e0:	480c      	ldr	r0, [pc, #48]	@ (8001714 <MX_TIM3_Init+0xa0>)
 80016e2:	f003 fdd7 	bl	8005294 <HAL_TIM_Encoder_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80016ec:	f000 fcb2 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_TIM3_Init+0xa0>)
 80016fe:	f004 fc71 	bl	8005fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001708:	f000 fca4 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800170c:	bf00      	nop
 800170e:	3730      	adds	r7, #48	@ 0x30
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000370 	.word	0x20000370
 8001718:	40000400 	.word	0x40000400

0800171c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	@ 0x30
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	2224      	movs	r2, #36	@ 0x24
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f00a fbe3 	bl	800bef6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001730:	1d3b      	adds	r3, r7, #4
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001738:	4b20      	ldr	r3, [pc, #128]	@ (80017bc <MX_TIM4_Init+0xa0>)
 800173a:	4a21      	ldr	r2, [pc, #132]	@ (80017c0 <MX_TIM4_Init+0xa4>)
 800173c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800173e:	4b1f      	ldr	r3, [pc, #124]	@ (80017bc <MX_TIM4_Init+0xa0>)
 8001740:	2200      	movs	r2, #0
 8001742:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b1d      	ldr	r3, [pc, #116]	@ (80017bc <MX_TIM4_Init+0xa0>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800174a:	4b1c      	ldr	r3, [pc, #112]	@ (80017bc <MX_TIM4_Init+0xa0>)
 800174c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001750:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001752:	4b1a      	ldr	r3, [pc, #104]	@ (80017bc <MX_TIM4_Init+0xa0>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001758:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <MX_TIM4_Init+0xa0>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800175e:	2303      	movs	r3, #3
 8001760:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001766:	2301      	movs	r3, #1
 8001768:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800176a:	2300      	movs	r3, #0
 800176c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001772:	2300      	movs	r3, #0
 8001774:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001776:	2301      	movs	r3, #1
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800177a:	2300      	movs	r3, #0
 800177c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001782:	f107 030c 	add.w	r3, r7, #12
 8001786:	4619      	mov	r1, r3
 8001788:	480c      	ldr	r0, [pc, #48]	@ (80017bc <MX_TIM4_Init+0xa0>)
 800178a:	f003 fd83 	bl	8005294 <HAL_TIM_Encoder_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001794:	f000 fc5e 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	@ (80017bc <MX_TIM4_Init+0xa0>)
 80017a6:	f004 fc1d 	bl	8005fe4 <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80017b0:	f000 fc50 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3730      	adds	r7, #48	@ 0x30
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200003b8 	.word	0x200003b8
 80017c0:	40000800 	.word	0x40000800

080017c4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d8:	463b      	mov	r3, r7
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001858 <MX_TIM5_Init+0x94>)
 80017e2:	4a1e      	ldr	r2, [pc, #120]	@ (800185c <MX_TIM5_Init+0x98>)
 80017e4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 80017e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <MX_TIM5_Init+0x94>)
 80017e8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80017ec:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <MX_TIM5_Init+0x94>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 199;
 80017f4:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <MX_TIM5_Init+0x94>)
 80017f6:	22c7      	movs	r2, #199	@ 0xc7
 80017f8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <MX_TIM5_Init+0x94>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <MX_TIM5_Init+0x94>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001806:	4814      	ldr	r0, [pc, #80]	@ (8001858 <MX_TIM5_Init+0x94>)
 8001808:	f003 fb92 	bl	8004f30 <HAL_TIM_Base_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001812:	f000 fc1f 	bl	8002054 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001816:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800181c:	f107 0308 	add.w	r3, r7, #8
 8001820:	4619      	mov	r1, r3
 8001822:	480d      	ldr	r0, [pc, #52]	@ (8001858 <MX_TIM5_Init+0x94>)
 8001824:	f004 f81c 	bl	8005860 <HAL_TIM_ConfigClockSource>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800182e:	f000 fc11 	bl	8002054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800183a:	463b      	mov	r3, r7
 800183c:	4619      	mov	r1, r3
 800183e:	4806      	ldr	r0, [pc, #24]	@ (8001858 <MX_TIM5_Init+0x94>)
 8001840:	f004 fbd0 	bl	8005fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800184a:	f000 fc03 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000400 	.word	0x20000400
 800185c:	40000c00 	.word	0x40000c00

08001860 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
 8001874:	615a      	str	r2, [r3, #20]
 8001876:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001878:	4b1f      	ldr	r3, [pc, #124]	@ (80018f8 <MX_TIM9_Init+0x98>)
 800187a:	4a20      	ldr	r2, [pc, #128]	@ (80018fc <MX_TIM9_Init+0x9c>)
 800187c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800187e:	4b1e      	ldr	r3, [pc, #120]	@ (80018f8 <MX_TIM9_Init+0x98>)
 8001880:	2200      	movs	r2, #0
 8001882:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001884:	4b1c      	ldr	r3, [pc, #112]	@ (80018f8 <MX_TIM9_Init+0x98>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4799;
 800188a:	4b1b      	ldr	r3, [pc, #108]	@ (80018f8 <MX_TIM9_Init+0x98>)
 800188c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001890:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <MX_TIM9_Init+0x98>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b17      	ldr	r3, [pc, #92]	@ (80018f8 <MX_TIM9_Init+0x98>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800189e:	4816      	ldr	r0, [pc, #88]	@ (80018f8 <MX_TIM9_Init+0x98>)
 80018a0:	f003 fbf8 	bl	8005094 <HAL_TIM_PWM_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 80018aa:	f000 fbd3 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ae:	2360      	movs	r3, #96	@ 0x60
 80018b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	2200      	movs	r2, #0
 80018c2:	4619      	mov	r1, r3
 80018c4:	480c      	ldr	r0, [pc, #48]	@ (80018f8 <MX_TIM9_Init+0x98>)
 80018c6:	f003 ff09 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 80018d0:	f000 fbc0 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2204      	movs	r2, #4
 80018d8:	4619      	mov	r1, r3
 80018da:	4807      	ldr	r0, [pc, #28]	@ (80018f8 <MX_TIM9_Init+0x98>)
 80018dc:	f003 fefe 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80018e6:	f000 fbb5 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80018ea:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <MX_TIM9_Init+0x98>)
 80018ec:	f000 ff2c 	bl	8002748 <HAL_TIM_MspPostInit>

}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000448 	.word	0x20000448
 80018fc:	40014000 	.word	0x40014000

08001900 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001906:	1d3b      	adds	r3, r7, #4
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
 8001914:	615a      	str	r2, [r3, #20]
 8001916:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001918:	4b1e      	ldr	r3, [pc, #120]	@ (8001994 <MX_TIM10_Init+0x94>)
 800191a:	4a1f      	ldr	r2, [pc, #124]	@ (8001998 <MX_TIM10_Init+0x98>)
 800191c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001920:	2200      	movs	r2, #0
 8001922:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4799;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_TIM10_Init+0x94>)
 800192c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001930:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001932:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001938:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <MX_TIM10_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800193e:	4815      	ldr	r0, [pc, #84]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001940:	f003 faf6 	bl	8004f30 <HAL_TIM_Base_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800194a:	f000 fb83 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800194e:	4811      	ldr	r0, [pc, #68]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001950:	f003 fba0 	bl	8005094 <HAL_TIM_PWM_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800195a:	f000 fb7b 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800195e:	2360      	movs	r3, #96	@ 0x60
 8001960:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800196e:	1d3b      	adds	r3, r7, #4
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	4807      	ldr	r0, [pc, #28]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001976:	f003 feb1 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001980:	f000 fb68 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001984:	4803      	ldr	r0, [pc, #12]	@ (8001994 <MX_TIM10_Init+0x94>)
 8001986:	f000 fedf 	bl	8002748 <HAL_TIM_MspPostInit>

}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000490 	.word	0x20000490
 8001998:	40014400 	.word	0x40014400

0800199c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
 80019b0:	615a      	str	r2, [r3, #20]
 80019b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80019b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a34 <MX_TIM11_Init+0x98>)
 80019b8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80019ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019bc:	2200      	movs	r2, #0
 80019be:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 4799;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019c8:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80019cc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ce:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d4:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80019da:	4815      	ldr	r0, [pc, #84]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019dc:	f003 faa8 	bl	8004f30 <HAL_TIM_Base_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80019e6:	f000 fb35 	bl	8002054 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80019ea:	4811      	ldr	r0, [pc, #68]	@ (8001a30 <MX_TIM11_Init+0x94>)
 80019ec:	f003 fb52 	bl	8005094 <HAL_TIM_PWM_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80019f6:	f000 fb2d 	bl	8002054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019fa:	2360      	movs	r3, #96	@ 0x60
 80019fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <MX_TIM11_Init+0x94>)
 8001a12:	f003 fe63 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001a1c:	f000 fb1a 	bl	8002054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001a20:	4803      	ldr	r0, [pc, #12]	@ (8001a30 <MX_TIM11_Init+0x94>)
 8001a22:	f000 fe91 	bl	8002748 <HAL_TIM_MspPostInit>

}
 8001a26:	bf00      	nop
 8001a28:	3720      	adds	r7, #32
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200004d8 	.word	0x200004d8
 8001a34:	40014800 	.word	0x40014800

08001a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 030c 	add.w	r3, r7, #12
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b2a      	ldr	r3, [pc, #168]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a29      	ldr	r2, [pc, #164]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b27      	ldr	r3, [pc, #156]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	4b23      	ldr	r3, [pc, #140]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a22      	ldr	r2, [pc, #136]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <MX_GPIO_Init+0xc4>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	603b      	str	r3, [r7, #0]
 8001aa0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f24f 0103 	movw	r1, #61443	@ 0xf003
 8001aa8:	4815      	ldr	r0, [pc, #84]	@ (8001b00 <MX_GPIO_Init+0xc8>)
 8001aaa:	f001 fba5 	bl	80031f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2130      	movs	r1, #48	@ 0x30
 8001ab2:	4814      	ldr	r0, [pc, #80]	@ (8001b04 <MX_GPIO_Init+0xcc>)
 8001ab4:	f001 fba0 	bl	80031f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001ab8:	f24f 0303 	movw	r3, #61443	@ 0xf003
 8001abc:	60fb      	str	r3, [r7, #12]
                        |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480b      	ldr	r0, [pc, #44]	@ (8001b00 <MX_GPIO_Init+0xc8>)
 8001ad2:	f001 fa0d 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ad6:	2330      	movs	r3, #48	@ 0x30
 8001ad8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ada:	2301      	movs	r3, #1
 8001adc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <MX_GPIO_Init+0xcc>)
 8001aee:	f001 f9ff 	bl	8002ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001af2:	bf00      	nop
 8001af4:	3720      	adds	r7, #32
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020400 	.word	0x40020400
 8001b04:	40020000 	.word	0x40020000

08001b08 <HAL_TIM_PeriodElapsedCallback>:


/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	ed2d 8b02 	vpush	{d8}
 8001b0e:	b090      	sub	sp, #64	@ 0x40
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a8f      	ldr	r2, [pc, #572]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	f040 825a 	bne.w	8001fd4 <HAL_TIM_PeriodElapsedCallback+0x4cc>
    {
    	// nh ngha gi tr max ca counter 16-bit
    	const int32_t ENCODER_MAX_COUNT = 65536;
 8001b20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c

    	float max_velocity_change = ACCELERATION_LIMIT * SAMPLING_TIME_S;
 8001b26:	4b8d      	ldr	r3, [pc, #564]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28

    	current_target_fl += fmaxf(-max_velocity_change, fminf(max_velocity_change, final_target_fl - current_target_fl));
 8001b2a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b2e:	eeb1 8a67 	vneg.f32	s16, s15
 8001b32:	4b8b      	ldr	r3, [pc, #556]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001b34:	ed93 7a00 	vldr	s14, [r3]
 8001b38:	4b8a      	ldr	r3, [pc, #552]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001b3a:	edd3 7a00 	vldr	s15, [r3]
 8001b3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b42:	eef0 0a67 	vmov.f32	s1, s15
 8001b46:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001b4a:	f00d fae2 	bl	800f112 <fminf>
 8001b4e:	eef0 7a40 	vmov.f32	s15, s0
 8001b52:	eef0 0a67 	vmov.f32	s1, s15
 8001b56:	eeb0 0a48 	vmov.f32	s0, s16
 8001b5a:	f00d fabd 	bl	800f0d8 <fmaxf>
 8001b5e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b62:	4b80      	ldr	r3, [pc, #512]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6c:	4b7d      	ldr	r3, [pc, #500]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001b6e:	edc3 7a00 	vstr	s15, [r3]
    	current_target_fr += fmaxf(-max_velocity_change, fminf(max_velocity_change, final_target_fr - current_target_fr));
 8001b72:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b76:	eeb1 8a67 	vneg.f32	s16, s15
 8001b7a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	4b7a      	ldr	r3, [pc, #488]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8a:	eef0 0a67 	vmov.f32	s1, s15
 8001b8e:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001b92:	f00d fabe 	bl	800f112 <fminf>
 8001b96:	eef0 7a40 	vmov.f32	s15, s0
 8001b9a:	eef0 0a67 	vmov.f32	s1, s15
 8001b9e:	eeb0 0a48 	vmov.f32	s0, s16
 8001ba2:	f00d fa99 	bl	800f0d8 <fmaxf>
 8001ba6:	eeb0 7a40 	vmov.f32	s14, s0
 8001baa:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	4b6d      	ldr	r3, [pc, #436]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001bb6:	edc3 7a00 	vstr	s15, [r3]
    	current_target_bl += fmaxf(-max_velocity_change, fminf(max_velocity_change, final_target_bl - current_target_bl));
 8001bba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001bbe:	eeb1 8a67 	vneg.f32	s16, s15
 8001bc2:	4b6b      	ldr	r3, [pc, #428]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001bc4:	ed93 7a00 	vldr	s14, [r3]
 8001bc8:	4b6a      	ldr	r3, [pc, #424]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001bca:	edd3 7a00 	vldr	s15, [r3]
 8001bce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd2:	eef0 0a67 	vmov.f32	s1, s15
 8001bd6:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001bda:	f00d fa9a 	bl	800f112 <fminf>
 8001bde:	eef0 7a40 	vmov.f32	s15, s0
 8001be2:	eef0 0a67 	vmov.f32	s1, s15
 8001be6:	eeb0 0a48 	vmov.f32	s0, s16
 8001bea:	f00d fa75 	bl	800f0d8 <fmaxf>
 8001bee:	eeb0 7a40 	vmov.f32	s14, s0
 8001bf2:	4b60      	ldr	r3, [pc, #384]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001bf4:	edd3 7a00 	vldr	s15, [r3]
 8001bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001bfe:	edc3 7a00 	vstr	s15, [r3]
    	current_target_br += fmaxf(-max_velocity_change, fminf(max_velocity_change, final_target_br - current_target_br));
 8001c02:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c06:	eeb1 8a67 	vneg.f32	s16, s15
 8001c0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001c0c:	ed93 7a00 	vldr	s14, [r3]
 8001c10:	4b5a      	ldr	r3, [pc, #360]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c12:	edd3 7a00 	vldr	s15, [r3]
 8001c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c1a:	eef0 0a67 	vmov.f32	s1, s15
 8001c1e:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001c22:	f00d fa76 	bl	800f112 <fminf>
 8001c26:	eef0 7a40 	vmov.f32	s15, s0
 8001c2a:	eef0 0a67 	vmov.f32	s1, s15
 8001c2e:	eeb0 0a48 	vmov.f32	s0, s16
 8001c32:	f00d fa51 	bl	800f0d8 <fmaxf>
 8001c36:	eeb0 7a40 	vmov.f32	s14, s0
 8001c3a:	4b50      	ldr	r3, [pc, #320]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c3c:	edd3 7a00 	vldr	s15, [r3]
 8001c40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c44:	4b4d      	ldr	r3, [pc, #308]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001c46:	edc3 7a00 	vstr	s15, [r3]

        // 1. C ENCODER
        int16_t enc_fl = (int16_t)__HAL_TIM_GET_COUNTER(&htim1);
 8001c4a:	4b4d      	ldr	r3, [pc, #308]	@ (8001d80 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c50:	84fb      	strh	r3, [r7, #38]	@ 0x26
        int16_t enc_fr = (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001c52:	4b4c      	ldr	r3, [pc, #304]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c58:	84bb      	strh	r3, [r7, #36]	@ 0x24
        int16_t enc_bl = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 8001c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	847b      	strh	r3, [r7, #34]	@ 0x22
        int16_t enc_br = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 8001c62:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c68:	843b      	strh	r3, [r7, #32]

        // 2. TNH CHNH LCH
        int32_t delta_fl = enc_fl - prev_enc_fl;
 8001c6a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001c6e:	4a48      	ldr	r2, [pc, #288]	@ (8001d90 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001c70:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001c74:	1a9b      	subs	r3, r3, r2
 8001c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (delta_fl > ENCODER_MAX_COUNT / 2) delta_fl -= ENCODER_MAX_COUNT;
 8001c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7a:	0fda      	lsrs	r2, r3, #31
 8001c7c:	4413      	add	r3, r2
 8001c7e:	105b      	asrs	r3, r3, #1
 8001c80:	461a      	mov	r2, r3
 8001c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c84:	4293      	cmp	r3, r2
 8001c86:	dd04      	ble.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x18a>
 8001c88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c90:	e00c      	b.n	8001cac <HAL_TIM_PeriodElapsedCallback+0x1a4>
        else if (delta_fl < -ENCODER_MAX_COUNT / 2) delta_fl += ENCODER_MAX_COUNT;
 8001c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c94:	425b      	negs	r3, r3
 8001c96:	0fda      	lsrs	r2, r3, #31
 8001c98:	4413      	add	r3, r2
 8001c9a:	105b      	asrs	r3, r3, #1
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	da03      	bge.n	8001cac <HAL_TIM_PeriodElapsedCallback+0x1a4>
 8001ca4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ca8:	4413      	add	r3, r2
 8001caa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        int32_t delta_fr = enc_fr - prev_enc_fr;
 8001cac:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001cb0:	4a38      	ldr	r2, [pc, #224]	@ (8001d94 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001cb2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001cb6:	1a9b      	subs	r3, r3, r2
 8001cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (delta_fr > ENCODER_MAX_COUNT / 2) delta_fr -= ENCODER_MAX_COUNT;
 8001cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cbc:	0fda      	lsrs	r2, r3, #31
 8001cbe:	4413      	add	r3, r2
 8001cc0:	105b      	asrs	r3, r3, #1
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	dd04      	ble.n	8001cd4 <HAL_TIM_PeriodElapsedCallback+0x1cc>
 8001cca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001cd2:	e00c      	b.n	8001cee <HAL_TIM_PeriodElapsedCallback+0x1e6>
		else if (delta_fr < -ENCODER_MAX_COUNT / 2) delta_fr += ENCODER_MAX_COUNT;
 8001cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd6:	425b      	negs	r3, r3
 8001cd8:	0fda      	lsrs	r2, r3, #31
 8001cda:	4413      	add	r3, r2
 8001cdc:	105b      	asrs	r3, r3, #1
 8001cde:	461a      	mov	r2, r3
 8001ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	da03      	bge.n	8001cee <HAL_TIM_PeriodElapsedCallback+0x1e6>
 8001ce6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cea:	4413      	add	r3, r2
 8001cec:	63bb      	str	r3, [r7, #56]	@ 0x38

		int32_t delta_bl = enc_bl - prev_enc_bl;
 8001cee:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001cf2:	4a29      	ldr	r2, [pc, #164]	@ (8001d98 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001cf4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001cf8:	1a9b      	subs	r3, r3, r2
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
		if (delta_bl > ENCODER_MAX_COUNT / 2) delta_bl -= ENCODER_MAX_COUNT;
 8001cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfe:	0fda      	lsrs	r2, r3, #31
 8001d00:	4413      	add	r3, r2
 8001d02:	105b      	asrs	r3, r3, #1
 8001d04:	461a      	mov	r2, r3
 8001d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	dd04      	ble.n	8001d16 <HAL_TIM_PeriodElapsedCallback+0x20e>
 8001d0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d14:	e00c      	b.n	8001d30 <HAL_TIM_PeriodElapsedCallback+0x228>
		else if (delta_bl < -ENCODER_MAX_COUNT / 2) delta_bl += ENCODER_MAX_COUNT;
 8001d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d18:	425b      	negs	r3, r3
 8001d1a:	0fda      	lsrs	r2, r3, #31
 8001d1c:	4413      	add	r3, r2
 8001d1e:	105b      	asrs	r3, r3, #1
 8001d20:	461a      	mov	r2, r3
 8001d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d24:	4293      	cmp	r3, r2
 8001d26:	da03      	bge.n	8001d30 <HAL_TIM_PeriodElapsedCallback+0x228>
 8001d28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2c:	4413      	add	r3, r2
 8001d2e:	637b      	str	r3, [r7, #52]	@ 0x34

		int32_t delta_br = enc_br - prev_enc_br;
 8001d30:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d34:	4a19      	ldr	r2, [pc, #100]	@ (8001d9c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d36:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d3a:	1a9b      	subs	r3, r3, r2
 8001d3c:	633b      	str	r3, [r7, #48]	@ 0x30
		if (delta_br > ENCODER_MAX_COUNT / 2) delta_br -= ENCODER_MAX_COUNT;
 8001d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d40:	0fda      	lsrs	r2, r3, #31
 8001d42:	4413      	add	r3, r2
 8001d44:	105b      	asrs	r3, r3, #1
 8001d46:	461a      	mov	r2, r3
 8001d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	dd28      	ble.n	8001da0 <HAL_TIM_PeriodElapsedCallback+0x298>
 8001d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d56:	e030      	b.n	8001dba <HAL_TIM_PeriodElapsedCallback+0x2b2>
 8001d58:	40000c00 	.word	0x40000c00
 8001d5c:	3ecccccc 	.word	0x3ecccccc
 8001d60:	20000520 	.word	0x20000520
 8001d64:	20000530 	.word	0x20000530
 8001d68:	20000524 	.word	0x20000524
 8001d6c:	20000534 	.word	0x20000534
 8001d70:	20000528 	.word	0x20000528
 8001d74:	20000538 	.word	0x20000538
 8001d78:	2000052c 	.word	0x2000052c
 8001d7c:	2000053c 	.word	0x2000053c
 8001d80:	200002e0 	.word	0x200002e0
 8001d84:	20000328 	.word	0x20000328
 8001d88:	20000370 	.word	0x20000370
 8001d8c:	200003b8 	.word	0x200003b8
 8001d90:	20000574 	.word	0x20000574
 8001d94:	20000576 	.word	0x20000576
 8001d98:	20000578 	.word	0x20000578
 8001d9c:	2000057a 	.word	0x2000057a
		else if (delta_br < -ENCODER_MAX_COUNT / 2) delta_br += ENCODER_MAX_COUNT;
 8001da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001da2:	425b      	negs	r3, r3
 8001da4:	0fda      	lsrs	r2, r3, #31
 8001da6:	4413      	add	r3, r2
 8001da8:	105b      	asrs	r3, r3, #1
 8001daa:	461a      	mov	r2, r3
 8001dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dae:	4293      	cmp	r3, r2
 8001db0:	da03      	bge.n	8001dba <HAL_TIM_PeriodElapsedCallback+0x2b2>
 8001db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db6:	4413      	add	r3, r2
 8001db8:	633b      	str	r3, [r7, #48]	@ 0x30

        // 3. LU GI TR C
        prev_enc_fl = enc_fl;
 8001dba:	4a89      	ldr	r2, [pc, #548]	@ (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8001dbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001dbe:	8013      	strh	r3, [r2, #0]
        prev_enc_fr = enc_fr;
 8001dc0:	4a88      	ldr	r2, [pc, #544]	@ (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8001dc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001dc4:	8013      	strh	r3, [r2, #0]
        prev_enc_bl = enc_bl;
 8001dc6:	4a88      	ldr	r2, [pc, #544]	@ (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8001dc8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001dca:	8013      	strh	r3, [r2, #0]
        prev_enc_br = enc_br;
 8001dcc:	4a87      	ldr	r2, [pc, #540]	@ (8001fec <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8001dce:	8c3b      	ldrh	r3, [r7, #32]
 8001dd0:	8013      	strh	r3, [r2, #0]

        // 4. TNH VN TC THC T (rad/s)

        actual_fl = (float)delta_fl * TICKS_TO_RAD_PER_S;
 8001dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dd4:	ee07 3a90 	vmov	s15, r3
 8001dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ddc:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8001ff0 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8001de0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de4:	4b83      	ldr	r3, [pc, #524]	@ (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8001de6:	edc3 7a00 	vstr	s15, [r3]

        actual_fr = (float)delta_fr * TICKS_TO_RAD_PER_S;
 8001dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dec:	ee07 3a90 	vmov	s15, r3
 8001df0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df4:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8001ff0 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8001df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dfc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8001dfe:	edc3 7a00 	vstr	s15, [r3]

        actual_bl = (float)delta_bl * TICKS_TO_RAD_PER_S;
 8001e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e04:	ee07 3a90 	vmov	s15, r3
 8001e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e0c:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001ff0 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8001e10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e14:	4b79      	ldr	r3, [pc, #484]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001e16:	edc3 7a00 	vstr	s15, [r3]

        actual_br = (float)delta_br * TICKS_TO_RAD_PER_S;
 8001e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e1c:	ee07 3a90 	vmov	s15, r3
 8001e20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e24:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001ff0 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8001e28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2c:	4b74      	ldr	r3, [pc, #464]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001e2e:	edc3 7a00 	vstr	s15, [r3]

        const float ONE_MINUS_ALPHA = 1.0f - FILTER_ALPHA;
 8001e32:	4b74      	ldr	r3, [pc, #464]	@ (8002004 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8001e34:	61fb      	str	r3, [r7, #28]

		filtered_actual_fl = (FILTER_ALPHA * filtered_actual_fl) + (ONE_MINUS_ALPHA * actual_fl);
 8001e36:	4b74      	ldr	r3, [pc, #464]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e38:	edd3 7a00 	vldr	s15, [r3]
 8001e3c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800200c <HAL_TIM_PeriodElapsedCallback+0x504>
 8001e40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e44:	4b6b      	ldr	r3, [pc, #428]	@ (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8001e46:	edd3 6a00 	vldr	s13, [r3]
 8001e4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e56:	4b6c      	ldr	r3, [pc, #432]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e58:	edc3 7a00 	vstr	s15, [r3]
		filtered_actual_fr = (FILTER_ALPHA * filtered_actual_fr) + (ONE_MINUS_ALPHA * actual_fr);
 8001e5c:	4b6c      	ldr	r3, [pc, #432]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e5e:	edd3 7a00 	vldr	s15, [r3]
 8001e62:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800200c <HAL_TIM_PeriodElapsedCallback+0x504>
 8001e66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e6a:	4b63      	ldr	r3, [pc, #396]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8001e6c:	edd3 6a00 	vldr	s13, [r3]
 8001e70:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e7c:	4b64      	ldr	r3, [pc, #400]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e7e:	edc3 7a00 	vstr	s15, [r3]
		filtered_actual_bl = (FILTER_ALPHA * filtered_actual_bl) + (ONE_MINUS_ALPHA * actual_bl);
 8001e82:	4b64      	ldr	r3, [pc, #400]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001e84:	edd3 7a00 	vldr	s15, [r3]
 8001e88:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 800200c <HAL_TIM_PeriodElapsedCallback+0x504>
 8001e8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e90:	4b5a      	ldr	r3, [pc, #360]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001e92:	edd3 6a00 	vldr	s13, [r3]
 8001e96:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea2:	4b5c      	ldr	r3, [pc, #368]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001ea4:	edc3 7a00 	vstr	s15, [r3]
		filtered_actual_br = (FILTER_ALPHA * filtered_actual_br) + (ONE_MINUS_ALPHA * actual_br);
 8001ea8:	4b5b      	ldr	r3, [pc, #364]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800200c <HAL_TIM_PeriodElapsedCallback+0x504>
 8001eb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eb6:	4b52      	ldr	r3, [pc, #328]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001eb8:	edd3 6a00 	vldr	s13, [r3]
 8001ebc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ec0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec8:	4b53      	ldr	r3, [pc, #332]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001eca:	edc3 7a00 	vstr	s15, [r3]

        // 5. TNH TON PID
        float pid_out_fl = PID_Compute(&pid_fl, current_target_fl, filtered_actual_fl, SAMPLING_TIME_S);
 8001ece:	4b53      	ldr	r3, [pc, #332]	@ (800201c <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	4b4c      	ldr	r3, [pc, #304]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ed6:	ed93 7a00 	vldr	s14, [r3]
 8001eda:	ed9f 1a51 	vldr	s2, [pc, #324]	@ 8002020 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001ede:	eef0 0a47 	vmov.f32	s1, s14
 8001ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee6:	484f      	ldr	r0, [pc, #316]	@ (8002024 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 8001ee8:	f000 f9ba 	bl	8002260 <PID_Compute>
 8001eec:	ed87 0a06 	vstr	s0, [r7, #24]
        float pid_out_fr = PID_Compute(&pid_fr, current_target_fr, filtered_actual_fr, SAMPLING_TIME_S);
 8001ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	4b46      	ldr	r3, [pc, #280]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ef8:	ed93 7a00 	vldr	s14, [r3]
 8001efc:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 8002020 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001f00:	eef0 0a47 	vmov.f32	s1, s14
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	4848      	ldr	r0, [pc, #288]	@ (800202c <HAL_TIM_PeriodElapsedCallback+0x524>)
 8001f0a:	f000 f9a9 	bl	8002260 <PID_Compute>
 8001f0e:	ed87 0a05 	vstr	s0, [r7, #20]
        float pid_out_bl = PID_Compute(&pid_bl, current_target_bl, filtered_actual_bl, SAMPLING_TIME_S);
 8001f12:	4b47      	ldr	r3, [pc, #284]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	4b3e      	ldr	r3, [pc, #248]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001f1a:	ed93 7a00 	vldr	s14, [r3]
 8001f1e:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 8002020 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001f22:	eef0 0a47 	vmov.f32	s1, s14
 8001f26:	eeb0 0a67 	vmov.f32	s0, s15
 8001f2a:	4842      	ldr	r0, [pc, #264]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8001f2c:	f000 f998 	bl	8002260 <PID_Compute>
 8001f30:	ed87 0a04 	vstr	s0, [r7, #16]
        float pid_out_br = PID_Compute(&pid_br, current_target_br, filtered_actual_br, SAMPLING_TIME_S);
 8001f34:	4b40      	ldr	r3, [pc, #256]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001f36:	edd3 7a00 	vldr	s15, [r3]
 8001f3a:	4b37      	ldr	r3, [pc, #220]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001f3c:	ed93 7a00 	vldr	s14, [r3]
 8001f40:	ed9f 1a37 	vldr	s2, [pc, #220]	@ 8002020 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001f44:	eef0 0a47 	vmov.f32	s1, s14
 8001f48:	eeb0 0a67 	vmov.f32	s0, s15
 8001f4c:	483b      	ldr	r0, [pc, #236]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001f4e:	f000 f987 	bl	8002260 <PID_Compute>
 8001f52:	ed87 0a03 	vstr	s0, [r7, #12]

        // 6. IU KHIN MOTOR
        setMotorPWM(normalize_speed(pid_out_fl), MOTOR_FL);
 8001f56:	ed97 0a06 	vldr	s0, [r7, #24]
 8001f5a:	f7ff f869 	bl	8001030 <normalize_speed>
 8001f5e:	eef0 7a40 	vmov.f32	s15, s0
 8001f62:	2001      	movs	r0, #1
 8001f64:	eeb0 0a67 	vmov.f32	s0, s15
 8001f68:	f000 f898 	bl	800209c <setMotorPWM>
        setMotorPWM(normalize_speed(pid_out_fr), MOTOR_FR);
 8001f6c:	ed97 0a05 	vldr	s0, [r7, #20]
 8001f70:	f7ff f85e 	bl	8001030 <normalize_speed>
 8001f74:	eef0 7a40 	vmov.f32	s15, s0
 8001f78:	2002      	movs	r0, #2
 8001f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7e:	f000 f88d 	bl	800209c <setMotorPWM>
        setMotorPWM(normalize_speed(pid_out_bl), MOTOR_BL);
 8001f82:	ed97 0a04 	vldr	s0, [r7, #16]
 8001f86:	f7ff f853 	bl	8001030 <normalize_speed>
 8001f8a:	eef0 7a40 	vmov.f32	s15, s0
 8001f8e:	2003      	movs	r0, #3
 8001f90:	eeb0 0a67 	vmov.f32	s0, s15
 8001f94:	f000 f882 	bl	800209c <setMotorPWM>
        setMotorPWM(normalize_speed(pid_out_br), MOTOR_BR);
 8001f98:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f9c:	f7ff f848 	bl	8001030 <normalize_speed>
 8001fa0:	eef0 7a40 	vmov.f32	s15, s0
 8001fa4:	2004      	movs	r0, #4
 8001fa6:	eeb0 0a67 	vmov.f32	s0, s15
 8001faa:	f000 f877 	bl	800209c <setMotorPWM>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fae:	b672      	cpsid	i
}
 8001fb0:	bf00      	nop

        __disable_irq();
        latest_delta_fl = delta_fl;
 8001fb2:	4a23      	ldr	r2, [pc, #140]	@ (8002040 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fb6:	6013      	str	r3, [r2, #0]
        latest_delta_fr = delta_fr;
 8001fb8:	4a22      	ldr	r2, [pc, #136]	@ (8002044 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8001fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fbc:	6013      	str	r3, [r2, #0]
        latest_delta_bl = delta_bl;
 8001fbe:	4a22      	ldr	r2, [pc, #136]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc2:	6013      	str	r3, [r2, #0]
        latest_delta_br = delta_br;
 8001fc4:	4a21      	ldr	r2, [pc, #132]	@ (800204c <HAL_TIM_PeriodElapsedCallback+0x544>)
 8001fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc8:	6013      	str	r3, [r2, #0]
        odom_data_ready = 1;
 8001fca:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001fd0:	b662      	cpsie	i
}
 8001fd2:	bf00      	nop
        __enable_irq();
    }
}
 8001fd4:	bf00      	nop
 8001fd6:	3740      	adds	r7, #64	@ 0x40
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	ecbd 8b02 	vpop	{d8}
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000574 	.word	0x20000574
 8001fe4:	20000576 	.word	0x20000576
 8001fe8:	20000578 	.word	0x20000578
 8001fec:	2000057a 	.word	0x2000057a
 8001ff0:	3e73b621 	.word	0x3e73b621
 8001ff4:	20000540 	.word	0x20000540
 8001ff8:	20000544 	.word	0x20000544
 8001ffc:	20000548 	.word	0x20000548
 8002000:	2000054c 	.word	0x2000054c
 8002004:	3e4ccccc 	.word	0x3e4ccccc
 8002008:	20000564 	.word	0x20000564
 800200c:	3f4ccccd 	.word	0x3f4ccccd
 8002010:	20000568 	.word	0x20000568
 8002014:	2000056c 	.word	0x2000056c
 8002018:	20000570 	.word	0x20000570
 800201c:	20000530 	.word	0x20000530
 8002020:	3ca3d70a 	.word	0x3ca3d70a
 8002024:	2000057c 	.word	0x2000057c
 8002028:	20000534 	.word	0x20000534
 800202c:	200005a0 	.word	0x200005a0
 8002030:	20000538 	.word	0x20000538
 8002034:	200005c4 	.word	0x200005c4
 8002038:	2000053c 	.word	0x2000053c
 800203c:	200005e8 	.word	0x200005e8
 8002040:	20000550 	.word	0x20000550
 8002044:	20000554 	.word	0x20000554
 8002048:	20000558 	.word	0x20000558
 800204c:	2000055c 	.word	0x2000055c
 8002050:	20000560 	.word	0x20000560

08002054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002058:	b672      	cpsid	i
}
 800205a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <Error_Handler+0x8>

08002060 <Motor_Init>:
extern TIM_HandleTypeDef htim10;
extern TIM_HandleTypeDef htim11;

// Hm khi to motor (t PWM = 0 ban u)
void Motor_Init(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8002064:	4b0a      	ldr	r3, [pc, #40]	@ (8002090 <Motor_Init+0x30>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2200      	movs	r2, #0
 800206a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <Motor_Init+0x30>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2200      	movs	r2, #0
 8002072:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 0);
 8002074:	4b07      	ldr	r3, [pc, #28]	@ (8002094 <Motor_Init+0x34>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2200      	movs	r2, #0
 800207a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 0);
 800207c:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <Motor_Init+0x38>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2200      	movs	r2, #0
 8002082:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000448 	.word	0x20000448
 8002094:	20000490 	.word	0x20000490
 8002098:	200004d8 	.word	0x200004d8

0800209c <setMotorPWM>:

// Hm set tc  motor
void setMotorPWM(float speed, uint8_t motor_id)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80020a6:	4603      	mov	r3, r0
 80020a8:	70fb      	strb	r3, [r7, #3]
    if(speed > 1.0f) speed = 1.0f;
 80020aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80020ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80020b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	dd02      	ble.n	80020c2 <setMotorPWM+0x26>
 80020bc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80020c0:	607b      	str	r3, [r7, #4]
    if(speed < -1.0f) speed = -1.0f;
 80020c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80020c6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80020ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d501      	bpl.n	80020d8 <setMotorPWM+0x3c>
 80020d4:	4b41      	ldr	r3, [pc, #260]	@ (80021dc <setMotorPWM+0x140>)
 80020d6:	607b      	str	r3, [r7, #4]

    int pwm_val = (int)(fabsf(speed) * PWM_MAX);
 80020d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80020dc:	eef0 7ae7 	vabs.f32	s15, s15
 80020e0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80021e0 <setMotorPWM+0x144>
 80020e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020ec:	ee17 3a90 	vmov	r3, s15
 80020f0:	60fb      	str	r3, [r7, #12]
    if(pwm_val > PWM_MAX) pwm_val = PWM_MAX;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f5b3 5f96 	cmp.w	r3, #4800	@ 0x12c0
 80020f8:	db02      	blt.n	8002100 <setMotorPWM+0x64>
 80020fa:	f241 23bf 	movw	r3, #4799	@ 0x12bf
 80020fe:	60fb      	str	r3, [r7, #12]

    GPIO_PinState dir_a_state, dir_b_state;

    // Xc nh chiu quay qua direction pins
    if(speed >= 0)
 8002100:	edd7 7a01 	vldr	s15, [r7, #4]
 8002104:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210c:	db04      	blt.n	8002118 <setMotorPWM+0x7c>
    {
        dir_a_state = GPIO_PIN_SET;
 800210e:	2301      	movs	r3, #1
 8002110:	72fb      	strb	r3, [r7, #11]
        dir_b_state = GPIO_PIN_RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	72bb      	strb	r3, [r7, #10]
 8002116:	e003      	b.n	8002120 <setMotorPWM+0x84>
    }
    else
    {
        dir_a_state = GPIO_PIN_RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	72fb      	strb	r3, [r7, #11]
        dir_b_state = GPIO_PIN_SET;
 800211c:	2301      	movs	r3, #1
 800211e:	72bb      	strb	r3, [r7, #10]
    }

    switch(motor_id)
 8002120:	78fb      	ldrb	r3, [r7, #3]
 8002122:	3b01      	subs	r3, #1
 8002124:	2b03      	cmp	r3, #3
 8002126:	d853      	bhi.n	80021d0 <setMotorPWM+0x134>
 8002128:	a201      	add	r2, pc, #4	@ (adr r2, 8002130 <setMotorPWM+0x94>)
 800212a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212e:	bf00      	nop
 8002130:	08002141 	.word	0x08002141
 8002134:	08002167 	.word	0x08002167
 8002138:	0800218d 	.word	0x0800218d
 800213c:	080021af 	.word	0x080021af
    {
        case MOTOR_FL:
            // Direction pins: PB12 (DIR_A), PB13 (DIR_B)
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, dir_a_state);
 8002140:	7afb      	ldrb	r3, [r7, #11]
 8002142:	461a      	mov	r2, r3
 8002144:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002148:	4826      	ldr	r0, [pc, #152]	@ (80021e4 <setMotorPWM+0x148>)
 800214a:	f001 f855 	bl	80031f8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, dir_b_state);
 800214e:	7abb      	ldrb	r3, [r7, #10]
 8002150:	461a      	mov	r2, r3
 8002152:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002156:	4823      	ldr	r0, [pc, #140]	@ (80021e4 <setMotorPWM+0x148>)
 8002158:	f001 f84e 	bl	80031f8 <HAL_GPIO_WritePin>
            // PWM TIM9_CH1 (PA2)
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pwm_val);
 800215c:	4b22      	ldr	r3, [pc, #136]	@ (80021e8 <setMotorPWM+0x14c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002164:	e035      	b.n	80021d2 <setMotorPWM+0x136>

        case MOTOR_FR:
            // Direction pins: PB14 (DIR_A), PB15 (DIR_B)
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, dir_a_state);
 8002166:	7afb      	ldrb	r3, [r7, #11]
 8002168:	461a      	mov	r2, r3
 800216a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800216e:	481d      	ldr	r0, [pc, #116]	@ (80021e4 <setMotorPWM+0x148>)
 8002170:	f001 f842 	bl	80031f8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, dir_b_state);
 8002174:	7abb      	ldrb	r3, [r7, #10]
 8002176:	461a      	mov	r2, r3
 8002178:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800217c:	4819      	ldr	r0, [pc, #100]	@ (80021e4 <setMotorPWM+0x148>)
 800217e:	f001 f83b 	bl	80031f8 <HAL_GPIO_WritePin>
            // PWM TIM9_CH2 (PA3)
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pwm_val);
 8002182:	4b19      	ldr	r3, [pc, #100]	@ (80021e8 <setMotorPWM+0x14c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800218a:	e022      	b.n	80021d2 <setMotorPWM+0x136>

        case MOTOR_BL:
            // Direction pins: PA4 (DIR_A), PA5 (DIR_B)
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, dir_a_state);
 800218c:	7afb      	ldrb	r3, [r7, #11]
 800218e:	461a      	mov	r2, r3
 8002190:	2110      	movs	r1, #16
 8002192:	4816      	ldr	r0, [pc, #88]	@ (80021ec <setMotorPWM+0x150>)
 8002194:	f001 f830 	bl	80031f8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, dir_b_state);
 8002198:	7abb      	ldrb	r3, [r7, #10]
 800219a:	461a      	mov	r2, r3
 800219c:	2120      	movs	r1, #32
 800219e:	4813      	ldr	r0, [pc, #76]	@ (80021ec <setMotorPWM+0x150>)
 80021a0:	f001 f82a 	bl	80031f8 <HAL_GPIO_WritePin>
            // PWM TIM10_CH1 (PB8)
            __HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, pwm_val);
 80021a4:	4b12      	ldr	r3, [pc, #72]	@ (80021f0 <setMotorPWM+0x154>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80021ac:	e011      	b.n	80021d2 <setMotorPWM+0x136>

        case MOTOR_BR:
            // Direction pins: PB0 (DIR_A), PB1 (DIR_B)
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, dir_a_state);
 80021ae:	7afb      	ldrb	r3, [r7, #11]
 80021b0:	461a      	mov	r2, r3
 80021b2:	2101      	movs	r1, #1
 80021b4:	480b      	ldr	r0, [pc, #44]	@ (80021e4 <setMotorPWM+0x148>)
 80021b6:	f001 f81f 	bl	80031f8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, dir_b_state);
 80021ba:	7abb      	ldrb	r3, [r7, #10]
 80021bc:	461a      	mov	r2, r3
 80021be:	2102      	movs	r1, #2
 80021c0:	4808      	ldr	r0, [pc, #32]	@ (80021e4 <setMotorPWM+0x148>)
 80021c2:	f001 f819 	bl	80031f8 <HAL_GPIO_WritePin>
            // PWM TIM11_CH1 (PB9)
            __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, pwm_val);
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <setMotorPWM+0x158>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80021ce:	e000      	b.n	80021d2 <setMotorPWM+0x136>

        default:
            // Motor khng xc nh => tt motor
            break;
 80021d0:	bf00      	nop
    }
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	bf800000 	.word	0xbf800000
 80021e0:	4595f800 	.word	0x4595f800
 80021e4:	40020400 	.word	0x40020400
 80021e8:	20000448 	.word	0x20000448
 80021ec:	40020000 	.word	0x40020000
 80021f0:	20000490 	.word	0x20000490
 80021f4:	200004d8 	.word	0x200004d8

080021f8 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
    // === Y L CC GI TR BAN U  BT U TUNING ===

	    pid->Kp = 3.0f;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a11      	ldr	r2, [pc, #68]	@ (8002248 <PID_Init+0x50>)
 8002204:	601a      	str	r2, [r3, #0]
	    pid->Ki = 1.0f;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800220c:	605a      	str	r2, [r3, #4]
	    pid->Kd = 0.35f;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a0e      	ldr	r2, [pc, #56]	@ (800224c <PID_Init+0x54>)
 8002212:	609a      	str	r2, [r3, #8]

    // Gii hn output bng vn tc ti a ca ng c
    pid->output_limit_max = W_MAX;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a0e      	ldr	r2, [pc, #56]	@ (8002250 <PID_Init+0x58>)
 8002218:	615a      	str	r2, [r3, #20]
    pid->output_limit_min = -W_MAX;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a0d      	ldr	r2, [pc, #52]	@ (8002254 <PID_Init+0x5c>)
 800221e:	619a      	str	r2, [r3, #24]

    // Chng "Integral Windup" - rt quan trng!
    pid->integral_limit_max = 10.0f;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a0d      	ldr	r2, [pc, #52]	@ (8002258 <PID_Init+0x60>)
 8002224:	61da      	str	r2, [r3, #28]
    pid->integral_limit_min = -10.0f;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a0c      	ldr	r2, [pc, #48]	@ (800225c <PID_Init+0x64>)
 800222a:	621a      	str	r2, [r3, #32]

    // Reset cc bin
    pid->integral = 0.0f;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	60da      	str	r2, [r3, #12]
    pid->prev_measured = 0.0f;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40400000 	.word	0x40400000
 800224c:	3eb33333 	.word	0x3eb33333
 8002250:	41d170a4 	.word	0x41d170a4
 8002254:	c1d170a4 	.word	0xc1d170a4
 8002258:	41200000 	.word	0x41200000
 800225c:	c1200000 	.word	0xc1200000

08002260 <PID_Compute>:

// Trong file pid.c

float PID_Compute(PID_Controller *pid, float setpoint, float measured_value, float dt)
{
 8002260:	b480      	push	{r7}
 8002262:	b08d      	sub	sp, #52	@ 0x34
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	ed87 0a02 	vstr	s0, [r7, #8]
 800226c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002270:	ed87 1a00 	vstr	s2, [r7]
    // Nu mc tiu l dng, hy reset integral  trnh b tri
    if (fabsf(setpoint) < 0.01f) {
 8002274:	edd7 7a02 	vldr	s15, [r7, #8]
 8002278:	eef0 7ae7 	vabs.f32	s15, s15
 800227c:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8002440 <PID_Compute+0x1e0>
 8002280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002288:	d503      	bpl.n	8002292 <PID_Compute+0x32>
        pid->integral = 0.0f;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f04f 0200 	mov.w	r2, #0
 8002290:	60da      	str	r2, [r3, #12]
    }

    float error = setpoint - measured_value;
 8002292:	ed97 7a02 	vldr	s14, [r7, #8]
 8002296:	edd7 7a01 	vldr	s15, [r7, #4]
 800229a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Thnh phn P
    float p_out = pid->Kp * error;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	edd3 7a00 	vldr	s15, [r3]
 80022a8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80022ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- LOGIC ANTI-WINDUP THNG MINH ---
    // Ch tch ly sai s khi output cha b bo ha (cha  mc ti a/ti thiu)
    // Hoc khi sai s ang gip ko output ra khi vng bo ha.
    float potential_output = p_out + (pid->Ki * pid->integral); // Output tim nng trc khi thm D
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80022c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80022c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022cc:	edc7 7a08 	vstr	s15, [r7, #32]

    if ( (potential_output < pid->output_limit_max && potential_output > pid->output_limit_min) ||
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	edd3 7a05 	vldr	s15, [r3, #20]
 80022d6:	ed97 7a08 	vldr	s14, [r7, #32]
 80022da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e2:	d509      	bpl.n	80022f8 <PID_Compute+0x98>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80022ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80022ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f6:	dc21      	bgt.n	800233c <PID_Compute+0xdc>
 80022f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80022fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002304:	dd09      	ble.n	800231a <PID_Compute+0xba>
         (error > 0 && potential_output < pid->output_limit_min) ||
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	edd3 7a06 	vldr	s15, [r3, #24]
 800230c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002310:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002318:	d410      	bmi.n	800233c <PID_Compute+0xdc>
 800231a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800231e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002326:	d535      	bpl.n	8002394 <PID_Compute+0x134>
         (error < 0 && potential_output > pid->output_limit_max) )
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	edd3 7a05 	vldr	s15, [r3, #20]
 800232e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233a:	dd2b      	ble.n	8002394 <PID_Compute+0x134>
    {
        pid->integral += error * dt;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002342:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8002346:	edd7 7a00 	vldr	s15, [r7]
 800234a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800234e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	edc3 7a03 	vstr	s15, [r3, #12]
        // Gii hn integral  an ton
        if (pid->integral > pid->integral_limit_max) pid->integral = pid->integral_limit_max;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	ed93 7a03 	vldr	s14, [r3, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	edd3 7a07 	vldr	s15, [r3, #28]
 8002364:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800236c:	dd03      	ble.n	8002376 <PID_Compute+0x116>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	60da      	str	r2, [r3, #12]
        if (pid->integral < pid->integral_limit_min) pid->integral = pid->integral_limit_min;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	ed93 7a03 	vldr	s14, [r3, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238a:	d503      	bpl.n	8002394 <PID_Compute+0x134>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6a1a      	ldr	r2, [r3, #32]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	60da      	str	r2, [r3, #12]
    }
    // ------------------------------------

    float i_out = pid->Ki * pid->integral;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	ed93 7a01 	vldr	s14, [r3, #4]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	edd3 7a03 	vldr	s15, [r3, #12]
 80023a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a4:	edc7 7a07 	vstr	s15, [r7, #28]

    // Thnh phn D
    float derivative = (measured_value - pid->prev_measured) / dt;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80023ae:	ed97 7a01 	vldr	s14, [r7, #4]
 80023b2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023b6:	ed97 7a00 	vldr	s14, [r7]
 80023ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023be:	edc7 7a06 	vstr	s15, [r7, #24]
    float d_out = -pid->Kd * derivative;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80023c8:	eef1 7a67 	vneg.f32	s15, s15
 80023cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80023d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d4:	edc7 7a05 	vstr	s15, [r7, #20]

    // Tnh tng output
    float output = p_out + i_out + d_out;
 80023d8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80023dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80023e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80023e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ec:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Gii hn output cui cng
    if (output > pid->output_limit_max) output = pid->output_limit_max;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80023f6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80023fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	dd02      	ble.n	800240a <PID_Compute+0x1aa>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (output < pid->output_limit_min) output = pid->output_limit_min;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002410:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002414:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241c:	d502      	bpl.n	8002424 <PID_Compute+0x1c4>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Lu li sai s cho ln tnh tip theo
    pid->prev_measured = measured_value;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	611a      	str	r2, [r3, #16]

    return output;
 800242a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242c:	ee07 3a90 	vmov	s15, r3
}
 8002430:	eeb0 0a67 	vmov.f32	s0, s15
 8002434:	3734      	adds	r7, #52	@ 0x34
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	3c23d70a 	.word	0x3c23d70a

08002444 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	607b      	str	r3, [r7, #4]
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a0f      	ldr	r2, [pc, #60]	@ (8002490 <HAL_MspInit+0x4c>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <HAL_MspInit+0x4c>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a08      	ldr	r2, [pc, #32]	@ (8002490 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b090      	sub	sp, #64	@ 0x40
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a64      	ldr	r2, [pc, #400]	@ (8002644 <HAL_TIM_Encoder_MspInit+0x1b0>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d12d      	bne.n	8002512 <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024ba:	4b63      	ldr	r3, [pc, #396]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	4a62      	ldr	r2, [pc, #392]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c6:	4b60      	ldr	r3, [pc, #384]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a5b      	ldr	r2, [pc, #364]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b59      	ldr	r3, [pc, #356]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f4:	2302      	movs	r3, #2
 80024f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fc:	2300      	movs	r3, #0
 80024fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002500:	2301      	movs	r3, #1
 8002502:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002504:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002508:	4619      	mov	r1, r3
 800250a:	4850      	ldr	r0, [pc, #320]	@ (800264c <HAL_TIM_Encoder_MspInit+0x1b8>)
 800250c:	f000 fcf0 	bl	8002ef0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002510:	e094      	b.n	800263c <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800251a:	d12c      	bne.n	8002576 <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	623b      	str	r3, [r7, #32]
 8002520:	4b49      	ldr	r3, [pc, #292]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	4a48      	ldr	r2, [pc, #288]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6413      	str	r3, [r2, #64]	@ 0x40
 800252c:	4b46      	ldr	r3, [pc, #280]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800252e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	623b      	str	r3, [r7, #32]
 8002536:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
 800253c:	4b42      	ldr	r3, [pc, #264]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002540:	4a41      	ldr	r2, [pc, #260]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6313      	str	r3, [r2, #48]	@ 0x30
 8002548:	4b3f      	ldr	r3, [pc, #252]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002554:	2303      	movs	r3, #3
 8002556:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2300      	movs	r3, #0
 8002562:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002564:	2301      	movs	r3, #1
 8002566:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002568:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800256c:	4619      	mov	r1, r3
 800256e:	4837      	ldr	r0, [pc, #220]	@ (800264c <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002570:	f000 fcbe 	bl	8002ef0 <HAL_GPIO_Init>
}
 8002574:	e062      	b.n	800263c <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a35      	ldr	r2, [pc, #212]	@ (8002650 <HAL_TIM_Encoder_MspInit+0x1bc>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d12c      	bne.n	80025da <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
 8002584:	4b30      	ldr	r3, [pc, #192]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	4a2f      	ldr	r2, [pc, #188]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800258a:	f043 0302 	orr.w	r3, r3, #2
 800258e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002590:	4b2d      	ldr	r3, [pc, #180]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	61bb      	str	r3, [r7, #24]
 800259a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	4b29      	ldr	r3, [pc, #164]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a4:	4a28      	ldr	r2, [pc, #160]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ac:	4b26      	ldr	r3, [pc, #152]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025b8:	23c0      	movs	r3, #192	@ 0xc0
 80025ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025bc:	2302      	movs	r3, #2
 80025be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c4:	2300      	movs	r3, #0
 80025c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025c8:	2302      	movs	r3, #2
 80025ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025d0:	4619      	mov	r1, r3
 80025d2:	481e      	ldr	r0, [pc, #120]	@ (800264c <HAL_TIM_Encoder_MspInit+0x1b8>)
 80025d4:	f000 fc8c 	bl	8002ef0 <HAL_GPIO_Init>
}
 80025d8:	e030      	b.n	800263c <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM4)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a1d      	ldr	r2, [pc, #116]	@ (8002654 <HAL_TIM_Encoder_MspInit+0x1c0>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d12b      	bne.n	800263c <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	4b17      	ldr	r3, [pc, #92]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ec:	4a16      	ldr	r2, [pc, #88]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025ee:	f043 0304 	orr.w	r3, r3, #4
 80025f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f4:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002608:	4a0f      	ldr	r2, [pc, #60]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800260a:	f043 0302 	orr.w	r3, r3, #2
 800260e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002610:	4b0d      	ldr	r3, [pc, #52]	@ (8002648 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800261c:	23c0      	movs	r3, #192	@ 0xc0
 800261e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800262c:	2302      	movs	r3, #2
 800262e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002630:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002634:	4619      	mov	r1, r3
 8002636:	4808      	ldr	r0, [pc, #32]	@ (8002658 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002638:	f000 fc5a 	bl	8002ef0 <HAL_GPIO_Init>
}
 800263c:	bf00      	nop
 800263e:	3740      	adds	r7, #64	@ 0x40
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40010000 	.word	0x40010000
 8002648:	40023800 	.word	0x40023800
 800264c:	40020000 	.word	0x40020000
 8002650:	40000400 	.word	0x40000400
 8002654:	40000800 	.word	0x40000800
 8002658:	40020400 	.word	0x40020400

0800265c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a22      	ldr	r2, [pc, #136]	@ (80026f4 <HAL_TIM_Base_MspInit+0x98>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d116      	bne.n	800269c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	4b21      	ldr	r3, [pc, #132]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	4a20      	ldr	r2, [pc, #128]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 8002678:	f043 0308 	orr.w	r3, r3, #8
 800267c:	6413      	str	r3, [r2, #64]	@ 0x40
 800267e:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800268a:	2200      	movs	r2, #0
 800268c:	2100      	movs	r1, #0
 800268e:	2032      	movs	r0, #50	@ 0x32
 8002690:	f000 fbf7 	bl	8002e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002694:	2032      	movs	r0, #50	@ 0x32
 8002696:	f000 fc10 	bl	8002eba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 800269a:	e026      	b.n	80026ea <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM10)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a16      	ldr	r2, [pc, #88]	@ (80026fc <HAL_TIM_Base_MspInit+0xa0>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d10e      	bne.n	80026c4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ae:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]
}
 80026c2:	e012      	b.n	80026ea <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM11)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002700 <HAL_TIM_Base_MspInit+0xa4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d10d      	bne.n	80026ea <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	4a08      	ldr	r2, [pc, #32]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_TIM_Base_MspInit+0x9c>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	68fb      	ldr	r3, [r7, #12]
}
 80026ea:	bf00      	nop
 80026ec:	3718      	adds	r7, #24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40000c00 	.word	0x40000c00
 80026f8:	40023800 	.word	0x40023800
 80026fc:	40014400 	.word	0x40014400
 8002700:	40014800 	.word	0x40014800

08002704 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a0b      	ldr	r2, [pc, #44]	@ (8002740 <HAL_TIM_PWM_MspInit+0x3c>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10d      	bne.n	8002732 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM9_MspInit 0 */

    /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_TIM_PWM_MspInit+0x40>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271e:	4a09      	ldr	r2, [pc, #36]	@ (8002744 <HAL_TIM_PWM_MspInit+0x40>)
 8002720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002724:	6453      	str	r3, [r2, #68]	@ 0x44
 8002726:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <HAL_TIM_PWM_MspInit+0x40>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM9_MspInit 1 */

  }

}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	40014000 	.word	0x40014000
 8002744:	40023800 	.word	0x40023800

08002748 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08a      	sub	sp, #40	@ 0x28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0314 	add.w	r3, r7, #20
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a37      	ldr	r2, [pc, #220]	@ (8002844 <HAL_TIM_MspPostInit+0xfc>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d11e      	bne.n	80027a8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM9_MspPostInit 0 */

    /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a35      	ldr	r2, [pc, #212]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b33      	ldr	r3, [pc, #204]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]
    /**TIM9 GPIO Configuration
    PA2     ------> TIM9_CH1
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002786:	230c      	movs	r3, #12
 8002788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002796:	2303      	movs	r3, #3
 8002798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	482a      	ldr	r0, [pc, #168]	@ (800284c <HAL_TIM_MspPostInit+0x104>)
 80027a2:	f000 fba5 	bl	8002ef0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM11_MspPostInit 1 */

    /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80027a6:	e048      	b.n	800283a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM10)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a28      	ldr	r2, [pc, #160]	@ (8002850 <HAL_TIM_MspPostInit+0x108>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d11f      	bne.n	80027f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b24      	ldr	r3, [pc, #144]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	4a23      	ldr	r2, [pc, #140]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 80027bc:	f043 0302 	orr.w	r3, r3, #2
 80027c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c2:	4b21      	ldr	r3, [pc, #132]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80027ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027dc:	2300      	movs	r3, #0
 80027de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80027e0:	2303      	movs	r3, #3
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	4619      	mov	r1, r3
 80027ea:	481a      	ldr	r0, [pc, #104]	@ (8002854 <HAL_TIM_MspPostInit+0x10c>)
 80027ec:	f000 fb80 	bl	8002ef0 <HAL_GPIO_Init>
}
 80027f0:	e023      	b.n	800283a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM11)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a18      	ldr	r2, [pc, #96]	@ (8002858 <HAL_TIM_MspPostInit+0x110>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d11e      	bne.n	800283a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fc:	2300      	movs	r3, #0
 80027fe:	60bb      	str	r3, [r7, #8]
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002804:	4a10      	ldr	r2, [pc, #64]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 8002806:	f043 0302 	orr.w	r3, r3, #2
 800280a:	6313      	str	r3, [r2, #48]	@ 0x30
 800280c:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <HAL_TIM_MspPostInit+0x100>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002818:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281e:	2302      	movs	r3, #2
 8002820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002826:	2300      	movs	r3, #0
 8002828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800282a:	2303      	movs	r3, #3
 800282c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	4619      	mov	r1, r3
 8002834:	4807      	ldr	r0, [pc, #28]	@ (8002854 <HAL_TIM_MspPostInit+0x10c>)
 8002836:	f000 fb5b 	bl	8002ef0 <HAL_GPIO_Init>
}
 800283a:	bf00      	nop
 800283c:	3728      	adds	r7, #40	@ 0x28
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40014000 	.word	0x40014000
 8002848:	40023800 	.word	0x40023800
 800284c:	40020000 	.word	0x40020000
 8002850:	40014400 	.word	0x40014400
 8002854:	40020400 	.word	0x40020400
 8002858:	40014800 	.word	0x40014800

0800285c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002860:	bf00      	nop
 8002862:	e7fd      	b.n	8002860 <NMI_Handler+0x4>

08002864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002868:	bf00      	nop
 800286a:	e7fd      	b.n	8002868 <HardFault_Handler+0x4>

0800286c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <MemManage_Handler+0x4>

08002874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <BusFault_Handler+0x4>

0800287c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <UsageFault_Handler+0x4>

08002884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028b2:	f000 f9c7 	bl	8002c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80028c0:	4802      	ldr	r0, [pc, #8]	@ (80028cc <TIM5_IRQHandler+0x10>)
 80028c2:	f002 fe1b 	bl	80054fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000400 	.word	0x20000400

080028d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80028d4:	4802      	ldr	r0, [pc, #8]	@ (80028e0 <OTG_FS_IRQHandler+0x10>)
 80028d6:	f000 fdec 	bl	80034b2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	20001bf8 	.word	0x20001bf8

080028e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return 1;
 80028e8:	2301      	movs	r3, #1
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <_kill>:

int _kill(int pid, int sig)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028fe:	f009 fb6f 	bl	800bfe0 <__errno>
 8002902:	4603      	mov	r3, r0
 8002904:	2216      	movs	r2, #22
 8002906:	601a      	str	r2, [r3, #0]
  return -1;
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <_exit>:

void _exit (int status)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800291c:	f04f 31ff 	mov.w	r1, #4294967295
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff ffe7 	bl	80028f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002926:	bf00      	nop
 8002928:	e7fd      	b.n	8002926 <_exit+0x12>

0800292a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b086      	sub	sp, #24
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	e00a      	b.n	8002952 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800293c:	f3af 8000 	nop.w
 8002940:	4601      	mov	r1, r0
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	1c5a      	adds	r2, r3, #1
 8002946:	60ba      	str	r2, [r7, #8]
 8002948:	b2ca      	uxtb	r2, r1
 800294a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3301      	adds	r3, #1
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	429a      	cmp	r2, r3
 8002958:	dbf0      	blt.n	800293c <_read+0x12>
  }

  return len;
 800295a:	687b      	ldr	r3, [r7, #4]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	e009      	b.n	800298a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	60ba      	str	r2, [r7, #8]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	3301      	adds	r3, #1
 8002988:	617b      	str	r3, [r7, #20]
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	429a      	cmp	r2, r3
 8002990:	dbf1      	blt.n	8002976 <_write+0x12>
  }
  return len;
 8002992:	687b      	ldr	r3, [r7, #4]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <_close>:

int _close(int file)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029c4:	605a      	str	r2, [r3, #4]
  return 0;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <_isatty>:

int _isatty(int file)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029dc:	2301      	movs	r3, #1
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b085      	sub	sp, #20
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a0c:	4a14      	ldr	r2, [pc, #80]	@ (8002a60 <_sbrk+0x5c>)
 8002a0e:	4b15      	ldr	r3, [pc, #84]	@ (8002a64 <_sbrk+0x60>)
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a18:	4b13      	ldr	r3, [pc, #76]	@ (8002a68 <_sbrk+0x64>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d102      	bne.n	8002a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a20:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <_sbrk+0x64>)
 8002a22:	4a12      	ldr	r2, [pc, #72]	@ (8002a6c <_sbrk+0x68>)
 8002a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a26:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <_sbrk+0x64>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d207      	bcs.n	8002a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a34:	f009 fad4 	bl	800bfe0 <__errno>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	220c      	movs	r2, #12
 8002a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a42:	e009      	b.n	8002a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a44:	4b08      	ldr	r3, [pc, #32]	@ (8002a68 <_sbrk+0x64>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a4a:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <_sbrk+0x64>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4413      	add	r3, r2
 8002a52:	4a05      	ldr	r2, [pc, #20]	@ (8002a68 <_sbrk+0x64>)
 8002a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a56:	68fb      	ldr	r3, [r7, #12]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20020000 	.word	0x20020000
 8002a64:	00000400 	.word	0x00000400
 8002a68:	2000060c 	.word	0x2000060c
 8002a6c:	20002448 	.word	0x20002448

08002a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a74:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <SystemInit+0x20>)
 8002a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7a:	4a05      	ldr	r2, [pc, #20]	@ (8002a90 <SystemInit+0x20>)
 8002a7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <uart_rx_enqueue>:
static uint8_t uart_rx_buffer[UART_BUFFER_SIZE];
static volatile uint16_t uart_rx_head = 0;
static volatile uint16_t uart_rx_tail = 0;

void uart_rx_enqueue(uint8_t byte)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
    uint16_t next_head = (uart_rx_head + 1) % UART_BUFFER_SIZE;
 8002a9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ae0 <uart_rx_enqueue+0x4c>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	425a      	negs	r2, r3
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	bf58      	it	pl
 8002aae:	4253      	negpl	r3, r2
 8002ab0:	81fb      	strh	r3, [r7, #14]
    if (next_head != uart_rx_tail) // trnh buffer y
 8002ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <uart_rx_enqueue+0x50>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	89fa      	ldrh	r2, [r7, #14]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d009      	beq.n	8002ad2 <uart_rx_enqueue+0x3e>
    {
        uart_rx_buffer[uart_rx_head] = byte;
 8002abe:	4b08      	ldr	r3, [pc, #32]	@ (8002ae0 <uart_rx_enqueue+0x4c>)
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4a08      	ldr	r2, [pc, #32]	@ (8002ae8 <uart_rx_enqueue+0x54>)
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	5453      	strb	r3, [r2, r1]
        uart_rx_head = next_head;
 8002acc:	4a04      	ldr	r2, [pc, #16]	@ (8002ae0 <uart_rx_enqueue+0x4c>)
 8002ace:	89fb      	ldrh	r3, [r7, #14]
 8002ad0:	8013      	strh	r3, [r2, #0]
    }
}
 8002ad2:	bf00      	nop
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	20000710 	.word	0x20000710
 8002ae4:	20000712 	.word	0x20000712
 8002ae8:	20000610 	.word	0x20000610

08002aec <CDC_Receive_Byte>:

bool CDC_Receive_Byte(uint8_t* byte)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
    if (uart_rx_head == uart_rx_tail)
 8002af4:	4b12      	ldr	r3, [pc, #72]	@ (8002b40 <CDC_Receive_Byte+0x54>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <CDC_Receive_Byte+0x58>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d101      	bne.n	8002b08 <CDC_Receive_Byte+0x1c>
        return false; // buffer rng
 8002b04:	2300      	movs	r3, #0
 8002b06:	e014      	b.n	8002b32 <CDC_Receive_Byte+0x46>

    *byte = uart_rx_buffer[uart_rx_tail];
 8002b08:	4b0e      	ldr	r3, [pc, #56]	@ (8002b44 <CDC_Receive_Byte+0x58>)
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <CDC_Receive_Byte+0x5c>)
 8002b12:	5c9a      	ldrb	r2, [r3, r2]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	701a      	strb	r2, [r3, #0]
    uart_rx_tail = (uart_rx_tail + 1) % UART_BUFFER_SIZE;
 8002b18:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <CDC_Receive_Byte+0x58>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	3301      	adds	r3, #1
 8002b20:	425a      	negs	r2, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	bf58      	it	pl
 8002b28:	4253      	negpl	r3, r2
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <CDC_Receive_Byte+0x58>)
 8002b2e:	801a      	strh	r2, [r3, #0]
    return true;
 8002b30:	2301      	movs	r3, #1
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	20000710 	.word	0x20000710
 8002b44:	20000712 	.word	0x20000712
 8002b48:	20000610 	.word	0x20000610

08002b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b50:	f7ff ff8e 	bl	8002a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b54:	480c      	ldr	r0, [pc, #48]	@ (8002b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b56:	490d      	ldr	r1, [pc, #52]	@ (8002b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b58:	4a0d      	ldr	r2, [pc, #52]	@ (8002b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b5c:	e002      	b.n	8002b64 <LoopCopyDataInit>

08002b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b62:	3304      	adds	r3, #4

08002b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b68:	d3f9      	bcc.n	8002b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b70:	e001      	b.n	8002b76 <LoopFillZerobss>

08002b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b74:	3204      	adds	r2, #4

08002b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b78:	d3fb      	bcc.n	8002b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b7a:	f009 fa37 	bl	800bfec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b7e:	f7fe fa89 	bl	8001094 <main>
  bx  lr    
 8002b82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b8c:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8002b90:	0800f6a8 	.word	0x0800f6a8
  ldr r2, =_sbss
 8002b94:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8002b98:	20002448 	.word	0x20002448

08002b9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b9c:	e7fe      	b.n	8002b9c <ADC_IRQHandler>
	...

08002ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8002be0 <HAL_Init+0x40>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <HAL_Init+0x40>)
 8002baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002be0 <HAL_Init+0x40>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8002be0 <HAL_Init+0x40>)
 8002bb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bbc:	4b08      	ldr	r3, [pc, #32]	@ (8002be0 <HAL_Init+0x40>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a07      	ldr	r2, [pc, #28]	@ (8002be0 <HAL_Init+0x40>)
 8002bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc8:	2003      	movs	r0, #3
 8002bca:	f000 f94f 	bl	8002e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bce:	200f      	movs	r0, #15
 8002bd0:	f000 f808 	bl	8002be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bd4:	f7ff fc36 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40023c00 	.word	0x40023c00

08002be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <HAL_InitTick+0x54>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4b12      	ldr	r3, [pc, #72]	@ (8002c3c <HAL_InitTick+0x58>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 f967 	bl	8002ed6 <HAL_SYSTICK_Config>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00e      	b.n	8002c30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b0f      	cmp	r3, #15
 8002c16:	d80a      	bhi.n	8002c2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	f000 f92f 	bl	8002e82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c24:	4a06      	ldr	r2, [pc, #24]	@ (8002c40 <HAL_InitTick+0x5c>)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	e000      	b.n	8002c30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	20000000 	.word	0x20000000
 8002c3c:	20000008 	.word	0x20000008
 8002c40:	20000004 	.word	0x20000004

08002c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <HAL_IncTick+0x20>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <HAL_IncTick+0x24>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4413      	add	r3, r2
 8002c54:	4a04      	ldr	r2, [pc, #16]	@ (8002c68 <HAL_IncTick+0x24>)
 8002c56:	6013      	str	r3, [r2, #0]
}
 8002c58:	bf00      	nop
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	20000008 	.word	0x20000008
 8002c68:	20000714 	.word	0x20000714

08002c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c70:	4b03      	ldr	r3, [pc, #12]	@ (8002c80 <HAL_GetTick+0x14>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	20000714 	.word	0x20000714

08002c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c8c:	f7ff ffee 	bl	8002c6c <HAL_GetTick>
 8002c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9c:	d005      	beq.n	8002caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <HAL_Delay+0x44>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002caa:	bf00      	nop
 8002cac:	f7ff ffde 	bl	8002c6c <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d8f7      	bhi.n	8002cac <HAL_Delay+0x28>
  {
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	20000008 	.word	0x20000008

08002ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <__NVIC_SetPriorityGrouping+0x44>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ce8:	4013      	ands	r3, r2
 8002cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cfe:	4a04      	ldr	r2, [pc, #16]	@ (8002d10 <__NVIC_SetPriorityGrouping+0x44>)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	60d3      	str	r3, [r2, #12]
}
 8002d04:	bf00      	nop
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	e000ed00 	.word	0xe000ed00

08002d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d18:	4b04      	ldr	r3, [pc, #16]	@ (8002d2c <__NVIC_GetPriorityGrouping+0x18>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	0a1b      	lsrs	r3, r3, #8
 8002d1e:	f003 0307 	and.w	r3, r3, #7
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db0b      	blt.n	8002d5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d42:	79fb      	ldrb	r3, [r7, #7]
 8002d44:	f003 021f 	and.w	r2, r3, #31
 8002d48:	4907      	ldr	r1, [pc, #28]	@ (8002d68 <__NVIC_EnableIRQ+0x38>)
 8002d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4e:	095b      	lsrs	r3, r3, #5
 8002d50:	2001      	movs	r0, #1
 8002d52:	fa00 f202 	lsl.w	r2, r0, r2
 8002d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	e000e100 	.word	0xe000e100

08002d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	6039      	str	r1, [r7, #0]
 8002d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	db0a      	blt.n	8002d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	b2da      	uxtb	r2, r3
 8002d84:	490c      	ldr	r1, [pc, #48]	@ (8002db8 <__NVIC_SetPriority+0x4c>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	0112      	lsls	r2, r2, #4
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	440b      	add	r3, r1
 8002d90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d94:	e00a      	b.n	8002dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	4908      	ldr	r1, [pc, #32]	@ (8002dbc <__NVIC_SetPriority+0x50>)
 8002d9c:	79fb      	ldrb	r3, [r7, #7]
 8002d9e:	f003 030f 	and.w	r3, r3, #15
 8002da2:	3b04      	subs	r3, #4
 8002da4:	0112      	lsls	r2, r2, #4
 8002da6:	b2d2      	uxtb	r2, r2
 8002da8:	440b      	add	r3, r1
 8002daa:	761a      	strb	r2, [r3, #24]
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	e000e100 	.word	0xe000e100
 8002dbc:	e000ed00 	.word	0xe000ed00

08002dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b089      	sub	sp, #36	@ 0x24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f1c3 0307 	rsb	r3, r3, #7
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	bf28      	it	cs
 8002dde:	2304      	movcs	r3, #4
 8002de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	3304      	adds	r3, #4
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	d902      	bls.n	8002df0 <NVIC_EncodePriority+0x30>
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3b03      	subs	r3, #3
 8002dee:	e000      	b.n	8002df2 <NVIC_EncodePriority+0x32>
 8002df0:	2300      	movs	r3, #0
 8002df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df4:	f04f 32ff 	mov.w	r2, #4294967295
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	43da      	mvns	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	401a      	ands	r2, r3
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e08:	f04f 31ff 	mov.w	r1, #4294967295
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e12:	43d9      	mvns	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e18:	4313      	orrs	r3, r2
         );
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3724      	adds	r7, #36	@ 0x24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
	...

08002e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3b01      	subs	r3, #1
 8002e34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e38:	d301      	bcc.n	8002e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e00f      	b.n	8002e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <SysTick_Config+0x40>)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3b01      	subs	r3, #1
 8002e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e46:	210f      	movs	r1, #15
 8002e48:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4c:	f7ff ff8e 	bl	8002d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e50:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <SysTick_Config+0x40>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e56:	4b04      	ldr	r3, [pc, #16]	@ (8002e68 <SysTick_Config+0x40>)
 8002e58:	2207      	movs	r2, #7
 8002e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	e000e010 	.word	0xe000e010

08002e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff ff29 	bl	8002ccc <__NVIC_SetPriorityGrouping>
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b086      	sub	sp, #24
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	4603      	mov	r3, r0
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
 8002e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e94:	f7ff ff3e 	bl	8002d14 <__NVIC_GetPriorityGrouping>
 8002e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	6978      	ldr	r0, [r7, #20]
 8002ea0:	f7ff ff8e 	bl	8002dc0 <NVIC_EncodePriority>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eaa:	4611      	mov	r1, r2
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff ff5d 	bl	8002d6c <__NVIC_SetPriority>
}
 8002eb2:	bf00      	nop
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff31 	bl	8002d30 <__NVIC_EnableIRQ>
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ffa2 	bl	8002e28 <SysTick_Config>
 8002ee4:	4603      	mov	r3, r0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b089      	sub	sp, #36	@ 0x24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	e159      	b.n	80031c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	f040 8148 	bne.w	80031ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d005      	beq.n	8002f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d130      	bne.n	8002fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f78:	2201      	movs	r2, #1
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	091b      	lsrs	r3, r3, #4
 8002f8e:	f003 0201 	and.w	r2, r3, #1
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f003 0303 	and.w	r3, r3, #3
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d017      	beq.n	8002fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	2203      	movs	r2, #3
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d123      	bne.n	8003034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	08da      	lsrs	r2, r3, #3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3208      	adds	r2, #8
 8002ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	220f      	movs	r2, #15
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	691a      	ldr	r2, [r3, #16]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	08da      	lsrs	r2, r3, #3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3208      	adds	r2, #8
 800302e:	69b9      	ldr	r1, [r7, #24]
 8003030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	2203      	movs	r2, #3
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 0203 	and.w	r2, r3, #3
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 80a2 	beq.w	80031ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b57      	ldr	r3, [pc, #348]	@ (80031d8 <HAL_GPIO_Init+0x2e8>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307e:	4a56      	ldr	r2, [pc, #344]	@ (80031d8 <HAL_GPIO_Init+0x2e8>)
 8003080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003084:	6453      	str	r3, [r2, #68]	@ 0x44
 8003086:	4b54      	ldr	r3, [pc, #336]	@ (80031d8 <HAL_GPIO_Init+0x2e8>)
 8003088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800308a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003092:	4a52      	ldr	r2, [pc, #328]	@ (80031dc <HAL_GPIO_Init+0x2ec>)
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	089b      	lsrs	r3, r3, #2
 8003098:	3302      	adds	r3, #2
 800309a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	220f      	movs	r2, #15
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a49      	ldr	r2, [pc, #292]	@ (80031e0 <HAL_GPIO_Init+0x2f0>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d019      	beq.n	80030f2 <HAL_GPIO_Init+0x202>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a48      	ldr	r2, [pc, #288]	@ (80031e4 <HAL_GPIO_Init+0x2f4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d013      	beq.n	80030ee <HAL_GPIO_Init+0x1fe>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a47      	ldr	r2, [pc, #284]	@ (80031e8 <HAL_GPIO_Init+0x2f8>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00d      	beq.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a46      	ldr	r2, [pc, #280]	@ (80031ec <HAL_GPIO_Init+0x2fc>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d007      	beq.n	80030e6 <HAL_GPIO_Init+0x1f6>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a45      	ldr	r2, [pc, #276]	@ (80031f0 <HAL_GPIO_Init+0x300>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d101      	bne.n	80030e2 <HAL_GPIO_Init+0x1f2>
 80030de:	2304      	movs	r3, #4
 80030e0:	e008      	b.n	80030f4 <HAL_GPIO_Init+0x204>
 80030e2:	2307      	movs	r3, #7
 80030e4:	e006      	b.n	80030f4 <HAL_GPIO_Init+0x204>
 80030e6:	2303      	movs	r3, #3
 80030e8:	e004      	b.n	80030f4 <HAL_GPIO_Init+0x204>
 80030ea:	2302      	movs	r3, #2
 80030ec:	e002      	b.n	80030f4 <HAL_GPIO_Init+0x204>
 80030ee:	2301      	movs	r3, #1
 80030f0:	e000      	b.n	80030f4 <HAL_GPIO_Init+0x204>
 80030f2:	2300      	movs	r3, #0
 80030f4:	69fa      	ldr	r2, [r7, #28]
 80030f6:	f002 0203 	and.w	r2, r2, #3
 80030fa:	0092      	lsls	r2, r2, #2
 80030fc:	4093      	lsls	r3, r2
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003104:	4935      	ldr	r1, [pc, #212]	@ (80031dc <HAL_GPIO_Init+0x2ec>)
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	089b      	lsrs	r3, r3, #2
 800310a:	3302      	adds	r3, #2
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003112:	4b38      	ldr	r3, [pc, #224]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	43db      	mvns	r3, r3
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4013      	ands	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003136:	4a2f      	ldr	r2, [pc, #188]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800313c:	4b2d      	ldr	r3, [pc, #180]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	43db      	mvns	r3, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4013      	ands	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003160:	4a24      	ldr	r2, [pc, #144]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003166:	4b23      	ldr	r3, [pc, #140]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	43db      	mvns	r3, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4013      	ands	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800318a:	4a1a      	ldr	r2, [pc, #104]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003190:	4b18      	ldr	r3, [pc, #96]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	43db      	mvns	r3, r3
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4013      	ands	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031b4:	4a0f      	ldr	r2, [pc, #60]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3301      	adds	r3, #1
 80031be:	61fb      	str	r3, [r7, #28]
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	2b0f      	cmp	r3, #15
 80031c4:	f67f aea2 	bls.w	8002f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031c8:	bf00      	nop
 80031ca:	bf00      	nop
 80031cc:	3724      	adds	r7, #36	@ 0x24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40013800 	.word	0x40013800
 80031e0:	40020000 	.word	0x40020000
 80031e4:	40020400 	.word	0x40020400
 80031e8:	40020800 	.word	0x40020800
 80031ec:	40020c00 	.word	0x40020c00
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40013c00 	.word	0x40013c00

080031f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	807b      	strh	r3, [r7, #2]
 8003204:	4613      	mov	r3, r2
 8003206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003208:	787b      	ldrb	r3, [r7, #1]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800320e:	887a      	ldrh	r2, [r7, #2]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003214:	e003      	b.n	800321e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003216:	887b      	ldrh	r3, [r7, #2]
 8003218:	041a      	lsls	r2, r3, #16
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	619a      	str	r2, [r3, #24]
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b086      	sub	sp, #24
 800322e:	af02      	add	r7, sp, #8
 8003230:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e101      	b.n	8003440 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f006 fc9c 	bl	8009b94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2203      	movs	r2, #3
 8003260:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800326a:	d102      	bne.n	8003272 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f003 f84d 	bl	8006316 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	7c1a      	ldrb	r2, [r3, #16]
 8003284:	f88d 2000 	strb.w	r2, [sp]
 8003288:	3304      	adds	r3, #4
 800328a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800328c:	f002 ff2c 	bl	80060e8 <USB_CoreInit>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d005      	beq.n	80032a2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2202      	movs	r2, #2
 800329a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e0ce      	b.n	8003440 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2100      	movs	r1, #0
 80032a8:	4618      	mov	r0, r3
 80032aa:	f003 f845 	bl	8006338 <USB_SetCurrentMode>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d005      	beq.n	80032c0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2202      	movs	r2, #2
 80032b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0bf      	b.n	8003440 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032c0:	2300      	movs	r3, #0
 80032c2:	73fb      	strb	r3, [r7, #15]
 80032c4:	e04a      	b.n	800335c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032c6:	7bfa      	ldrb	r2, [r7, #15]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	4413      	add	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	3315      	adds	r3, #21
 80032d6:	2201      	movs	r2, #1
 80032d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80032da:	7bfa      	ldrb	r2, [r7, #15]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4413      	add	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	3314      	adds	r3, #20
 80032ea:	7bfa      	ldrb	r2, [r7, #15]
 80032ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80032ee:	7bfa      	ldrb	r2, [r7, #15]
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	b298      	uxth	r0, r3
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	4413      	add	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	332e      	adds	r3, #46	@ 0x2e
 8003302:	4602      	mov	r2, r0
 8003304:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003306:	7bfa      	ldrb	r2, [r7, #15]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	3318      	adds	r3, #24
 8003316:	2200      	movs	r2, #0
 8003318:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800331a:	7bfa      	ldrb	r2, [r7, #15]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	331c      	adds	r3, #28
 800332a:	2200      	movs	r2, #0
 800332c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800332e:	7bfa      	ldrb	r2, [r7, #15]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	4413      	add	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	3320      	adds	r3, #32
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	4413      	add	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	3324      	adds	r3, #36	@ 0x24
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	3301      	adds	r3, #1
 800335a:	73fb      	strb	r3, [r7, #15]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	791b      	ldrb	r3, [r3, #4]
 8003360:	7bfa      	ldrb	r2, [r7, #15]
 8003362:	429a      	cmp	r2, r3
 8003364:	d3af      	bcc.n	80032c6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003366:	2300      	movs	r3, #0
 8003368:	73fb      	strb	r3, [r7, #15]
 800336a:	e044      	b.n	80033f6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800336c:	7bfa      	ldrb	r2, [r7, #15]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003382:	7bfa      	ldrb	r2, [r7, #15]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003394:	7bfa      	ldrb	r2, [r7, #15]
 8003396:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003398:	7bfa      	ldrb	r2, [r7, #15]
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	4413      	add	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80033aa:	2200      	movs	r2, #0
 80033ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80033ae:	7bfa      	ldrb	r2, [r7, #15]
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4613      	mov	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4413      	add	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033c4:	7bfa      	ldrb	r2, [r7, #15]
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80033d6:	2200      	movs	r2, #0
 80033d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80033da:	7bfa      	ldrb	r2, [r7, #15]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	4413      	add	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f0:	7bfb      	ldrb	r3, [r7, #15]
 80033f2:	3301      	adds	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	791b      	ldrb	r3, [r3, #4]
 80033fa:	7bfa      	ldrb	r2, [r7, #15]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d3b5      	bcc.n	800336c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	7c1a      	ldrb	r2, [r3, #16]
 8003408:	f88d 2000 	strb.w	r2, [sp]
 800340c:	3304      	adds	r3, #4
 800340e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003410:	f002 ffde 	bl	80063d0 <USB_DevInit>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d005      	beq.n	8003426 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2202      	movs	r2, #2
 800341e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e00c      	b.n	8003440 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f004 f828 	bl	800748e <USB_DevDisconnect>

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_PCD_Start+0x1c>
 8003460:	2302      	movs	r3, #2
 8003462:	e022      	b.n	80034aa <HAL_PCD_Start+0x62>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d009      	beq.n	800348c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800347c:	2b01      	cmp	r3, #1
 800347e:	d105      	bne.n	800348c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003484:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f002 ff2f 	bl	80062f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f003 ffd6 	bl	800744c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80034b2:	b590      	push	{r4, r7, lr}
 80034b4:	b08d      	sub	sp, #52	@ 0x34
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c0:	6a3b      	ldr	r3, [r7, #32]
 80034c2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f004 f894 	bl	80075f6 <USB_GetMode>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f040 848c 	bne.w	8003dee <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f003 fff8 	bl	80074d0 <USB_ReadInterrupts>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 8482 	beq.w	8003dec <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	0a1b      	lsrs	r3, r3, #8
 80034f2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4618      	mov	r0, r3
 8003502:	f003 ffe5 	bl	80074d0 <USB_ReadInterrupts>
 8003506:	4603      	mov	r3, r0
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d107      	bne.n	8003520 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f002 0202 	and.w	r2, r2, #2
 800351e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4618      	mov	r0, r3
 8003526:	f003 ffd3 	bl	80074d0 <USB_ReadInterrupts>
 800352a:	4603      	mov	r3, r0
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b10      	cmp	r3, #16
 8003532:	d161      	bne.n	80035f8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0210 	bic.w	r2, r2, #16
 8003542:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003544:	6a3b      	ldr	r3, [r7, #32]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f003 020f 	and.w	r2, r3, #15
 8003550:	4613      	mov	r3, r2
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	4413      	add	r3, r2
 8003560:	3304      	adds	r3, #4
 8003562:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800356a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800356e:	d124      	bne.n	80035ba <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d035      	beq.n	80035e8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	091b      	lsrs	r3, r3, #4
 8003584:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003586:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800358a:	b29b      	uxth	r3, r3
 800358c:	461a      	mov	r2, r3
 800358e:	6a38      	ldr	r0, [r7, #32]
 8003590:	f003 fe0a 	bl	80071a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	091b      	lsrs	r3, r3, #4
 800359c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035a0:	441a      	add	r2, r3
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	695a      	ldr	r2, [r3, #20]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035b2:	441a      	add	r2, r3
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	615a      	str	r2, [r3, #20]
 80035b8:	e016      	b.n	80035e8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80035c0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035c4:	d110      	bne.n	80035e8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035cc:	2208      	movs	r2, #8
 80035ce:	4619      	mov	r1, r3
 80035d0:	6a38      	ldr	r0, [r7, #32]
 80035d2:	f003 fde9 	bl	80071a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	695a      	ldr	r2, [r3, #20]
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	091b      	lsrs	r3, r3, #4
 80035de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035e2:	441a      	add	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699a      	ldr	r2, [r3, #24]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0210 	orr.w	r2, r2, #16
 80035f6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f003 ff67 	bl	80074d0 <USB_ReadInterrupts>
 8003602:	4603      	mov	r3, r0
 8003604:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003608:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800360c:	f040 80a7 	bne.w	800375e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f003 ff6c 	bl	80074f6 <USB_ReadDevAllOutEpInterrupt>
 800361e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003620:	e099      	b.n	8003756 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 808e 	beq.w	800374a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003634:	b2d2      	uxtb	r2, r2
 8003636:	4611      	mov	r1, r2
 8003638:	4618      	mov	r0, r3
 800363a:	f003 ff90 	bl	800755e <USB_ReadDevOutEPInterrupt>
 800363e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00c      	beq.n	8003664 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	015a      	lsls	r2, r3, #5
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	4413      	add	r3, r2
 8003652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003656:	461a      	mov	r2, r3
 8003658:	2301      	movs	r3, #1
 800365a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800365c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 fea4 	bl	80043ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f003 0308 	and.w	r3, r3, #8
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00c      	beq.n	8003688 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	015a      	lsls	r2, r3, #5
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	4413      	add	r3, r2
 8003676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800367a:	461a      	mov	r2, r3
 800367c:	2308      	movs	r3, #8
 800367e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003680:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 ff7a 	bl	800457c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	d008      	beq.n	80036a4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	4413      	add	r3, r2
 800369a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800369e:	461a      	mov	r2, r3
 80036a0:	2310      	movs	r3, #16
 80036a2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d030      	beq.n	8003710 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b6:	2b80      	cmp	r3, #128	@ 0x80
 80036b8:	d109      	bne.n	80036ce <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	69fa      	ldr	r2, [r7, #28]
 80036c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036cc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80036ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036d0:	4613      	mov	r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	4413      	add	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	4413      	add	r3, r2
 80036e0:	3304      	adds	r3, #4
 80036e2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	78db      	ldrb	r3, [r3, #3]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d108      	bne.n	80036fe <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2200      	movs	r2, #0
 80036f0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	4619      	mov	r1, r3
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f006 fb47 	bl	8009d8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	015a      	lsls	r2, r3, #5
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	4413      	add	r3, r2
 8003706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800370a:	461a      	mov	r2, r3
 800370c:	2302      	movs	r3, #2
 800370e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800371a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	4413      	add	r3, r2
 8003722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003726:	461a      	mov	r2, r3
 8003728:	2320      	movs	r3, #32
 800372a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003738:	015a      	lsls	r2, r3, #5
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	4413      	add	r3, r2
 800373e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003742:	461a      	mov	r2, r3
 8003744:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003748:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	3301      	adds	r3, #1
 800374e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003752:	085b      	lsrs	r3, r3, #1
 8003754:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003758:	2b00      	cmp	r3, #0
 800375a:	f47f af62 	bne.w	8003622 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f003 feb4 	bl	80074d0 <USB_ReadInterrupts>
 8003768:	4603      	mov	r3, r0
 800376a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800376e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003772:	f040 80db 	bne.w	800392c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f003 fed5 	bl	800752a <USB_ReadDevAllInEpInterrupt>
 8003780:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003786:	e0cd      	b.n	8003924 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 80c2 	beq.w	8003918 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	4611      	mov	r1, r2
 800379e:	4618      	mov	r0, r3
 80037a0:	f003 fefb 	bl	800759a <USB_ReadDevInEPInterrupt>
 80037a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d057      	beq.n	8003860 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	2201      	movs	r2, #1
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69f9      	ldr	r1, [r7, #28]
 80037cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80037d0:	4013      	ands	r3, r2
 80037d2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037e0:	461a      	mov	r2, r3
 80037e2:	2301      	movs	r3, #1
 80037e4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	799b      	ldrb	r3, [r3, #6]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d132      	bne.n	8003854 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f2:	4613      	mov	r3, r2
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	3320      	adds	r3, #32
 80037fe:	6819      	ldr	r1, [r3, #0]
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003804:	4613      	mov	r3, r2
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	4413      	add	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4403      	add	r3, r0
 800380e:	331c      	adds	r3, #28
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4419      	add	r1, r3
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003818:	4613      	mov	r3, r2
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	4413      	add	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4403      	add	r3, r0
 8003822:	3320      	adds	r3, #32
 8003824:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003828:	2b00      	cmp	r3, #0
 800382a:	d113      	bne.n	8003854 <HAL_PCD_IRQHandler+0x3a2>
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003830:	4613      	mov	r3, r2
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	3324      	adds	r3, #36	@ 0x24
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d108      	bne.n	8003854 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6818      	ldr	r0, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800384c:	461a      	mov	r2, r3
 800384e:	2101      	movs	r1, #1
 8003850:	f003 ff02 	bl	8007658 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	b2db      	uxtb	r3, r3
 8003858:	4619      	mov	r1, r3
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f006 fa1b 	bl	8009c96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003876:	461a      	mov	r2, r3
 8003878:	2308      	movs	r3, #8
 800387a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b00      	cmp	r3, #0
 8003884:	d008      	beq.n	8003898 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	015a      	lsls	r2, r3, #5
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	4413      	add	r3, r2
 800388e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003892:	461a      	mov	r2, r3
 8003894:	2310      	movs	r3, #16
 8003896:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d008      	beq.n	80038b4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80038a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a4:	015a      	lsls	r2, r3, #5
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	4413      	add	r3, r2
 80038aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038ae:	461a      	mov	r2, r3
 80038b0:	2340      	movs	r3, #64	@ 0x40
 80038b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d023      	beq.n	8003906 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80038be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80038c0:	6a38      	ldr	r0, [r7, #32]
 80038c2:	f002 fee9 	bl	8006698 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80038c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	3310      	adds	r3, #16
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	4413      	add	r3, r2
 80038d6:	3304      	adds	r3, #4
 80038d8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	78db      	ldrb	r3, [r3, #3]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d108      	bne.n	80038f4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	2200      	movs	r2, #0
 80038e6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	4619      	mov	r1, r3
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f006 fa5e 	bl	8009db0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	015a      	lsls	r2, r3, #5
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	4413      	add	r3, r2
 80038fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003900:	461a      	mov	r2, r3
 8003902:	2302      	movs	r3, #2
 8003904:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003910:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 fcbd 	bl	8004292 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	3301      	adds	r3, #1
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800391e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003920:	085b      	lsrs	r3, r3, #1
 8003922:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003926:	2b00      	cmp	r3, #0
 8003928:	f47f af2e 	bne.w	8003788 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f003 fdcd 	bl	80074d0 <USB_ReadInterrupts>
 8003936:	4603      	mov	r3, r0
 8003938:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800393c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003940:	d122      	bne.n	8003988 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	69fa      	ldr	r2, [r7, #28]
 800394c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800395c:	2b01      	cmp	r3, #1
 800395e:	d108      	bne.n	8003972 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003968:	2100      	movs	r1, #0
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fea4 	bl	80046b8 <HAL_PCDEx_LPM_Callback>
 8003970:	e002      	b.n	8003978 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f006 f9fc 	bl	8009d70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003986:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f003 fd9f 	bl	80074d0 <USB_ReadInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003998:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800399c:	d112      	bne.n	80039c4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d102      	bne.n	80039b4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f006 f9b8 	bl	8009d24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695a      	ldr	r2, [r3, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80039c2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f003 fd81 	bl	80074d0 <USB_ReadInterrupts>
 80039ce:	4603      	mov	r3, r0
 80039d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d8:	f040 80b7 	bne.w	8003b4a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	69fa      	ldr	r2, [r7, #28]
 80039e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039ea:	f023 0301 	bic.w	r3, r3, #1
 80039ee:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2110      	movs	r1, #16
 80039f6:	4618      	mov	r0, r3
 80039f8:	f002 fe4e 	bl	8006698 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039fc:	2300      	movs	r3, #0
 80039fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a00:	e046      	b.n	8003a90 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a04:	015a      	lsls	r2, r3, #5
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	4413      	add	r3, r2
 8003a0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a0e:	461a      	mov	r2, r3
 8003a10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a14:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a18:	015a      	lsls	r2, r3, #5
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a26:	0151      	lsls	r1, r2, #5
 8003a28:	69fa      	ldr	r2, [r7, #28]
 8003a2a:	440a      	add	r2, r1
 8003a2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003a30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a34:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a38:	015a      	lsls	r2, r3, #5
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a42:	461a      	mov	r2, r3
 8003a44:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a48:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4c:	015a      	lsls	r2, r3, #5
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	4413      	add	r3, r2
 8003a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a5a:	0151      	lsls	r1, r2, #5
 8003a5c:	69fa      	ldr	r2, [r7, #28]
 8003a5e:	440a      	add	r2, r1
 8003a60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003a64:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a68:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6c:	015a      	lsls	r2, r3, #5
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	4413      	add	r3, r2
 8003a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a7a:	0151      	lsls	r1, r2, #5
 8003a7c:	69fa      	ldr	r2, [r7, #28]
 8003a7e:	440a      	add	r2, r1
 8003a80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003a84:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003a88:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	791b      	ldrb	r3, [r3, #4]
 8003a94:	461a      	mov	r2, r3
 8003a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d3b2      	bcc.n	8003a02 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	69fa      	ldr	r2, [r7, #28]
 8003aa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003aaa:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003aae:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	7bdb      	ldrb	r3, [r3, #15]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d016      	beq.n	8003ae6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ac2:	69fa      	ldr	r2, [r7, #28]
 8003ac4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ac8:	f043 030b 	orr.w	r3, r3, #11
 8003acc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ade:	f043 030b 	orr.w	r3, r3, #11
 8003ae2:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ae4:	e015      	b.n	8003b12 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	69fa      	ldr	r2, [r7, #28]
 8003af0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003af4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003af8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003afc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	69fa      	ldr	r2, [r7, #28]
 8003b08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b0c:	f043 030b 	orr.w	r3, r3, #11
 8003b10:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	69fa      	ldr	r2, [r7, #28]
 8003b1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b20:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003b24:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6818      	ldr	r0, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b34:	461a      	mov	r2, r3
 8003b36:	f003 fd8f 	bl	8007658 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	695a      	ldr	r2, [r3, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003b48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f003 fcbe 	bl	80074d0 <USB_ReadInterrupts>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b5e:	d123      	bne.n	8003ba8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f003 fd54 	bl	8007612 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f002 fe0b 	bl	800678a <USB_GetDevSpeed>
 8003b74:	4603      	mov	r3, r0
 8003b76:	461a      	mov	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681c      	ldr	r4, [r3, #0]
 8003b80:	f001 f9ca 	bl	8004f18 <HAL_RCC_GetHCLKFreq>
 8003b84:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	4620      	mov	r0, r4
 8003b8e:	f002 fb0f 	bl	80061b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f006 f8a7 	bl	8009ce6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003ba6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f003 fc8f 	bl	80074d0 <USB_ReadInterrupts>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d10a      	bne.n	8003bd2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f006 f884 	bl	8009cca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695a      	ldr	r2, [r3, #20]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f002 0208 	and.w	r2, r2, #8
 8003bd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f003 fc7a 	bl	80074d0 <USB_ReadInterrupts>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003be2:	2b80      	cmp	r3, #128	@ 0x80
 8003be4:	d123      	bne.n	8003c2e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bee:	6a3b      	ldr	r3, [r7, #32]
 8003bf0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf6:	e014      	b.n	8003c22 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d105      	bne.n	8003c1c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	4619      	mov	r1, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fb0a 	bl	8004230 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	3301      	adds	r3, #1
 8003c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	791b      	ldrb	r3, [r3, #4]
 8003c26:	461a      	mov	r2, r3
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d3e4      	bcc.n	8003bf8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f003 fc4c 	bl	80074d0 <USB_ReadInterrupts>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c42:	d13c      	bne.n	8003cbe <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c44:	2301      	movs	r3, #1
 8003c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c48:	e02b      	b.n	8003ca2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c5e:	4613      	mov	r3, r2
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4413      	add	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	440b      	add	r3, r1
 8003c68:	3318      	adds	r3, #24
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d115      	bne.n	8003c9c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003c70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	da12      	bge.n	8003c9c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	4413      	add	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	3317      	adds	r3, #23
 8003c86:	2201      	movs	r2, #1
 8003c88:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	4619      	mov	r1, r3
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 faca 	bl	8004230 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	791b      	ldrb	r3, [r3, #4]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d3cd      	bcc.n	8003c4a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	695a      	ldr	r2, [r3, #20]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003cbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f003 fc04 	bl	80074d0 <USB_ReadInterrupts>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cd2:	d156      	bne.n	8003d82 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd8:	e045      	b.n	8003d66 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cdc:	015a      	lsls	r2, r3, #5
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cee:	4613      	mov	r3, r2
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4413      	add	r3, r2
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	440b      	add	r3, r1
 8003cf8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d12e      	bne.n	8003d60 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d02:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	da2b      	bge.n	8003d60 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	0c1a      	lsrs	r2, r3, #16
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003d12:	4053      	eors	r3, r2
 8003d14:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d121      	bne.n	8003d60 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d20:	4613      	mov	r3, r2
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003d2e:	2201      	movs	r2, #1
 8003d30:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10a      	bne.n	8003d60 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d5c:	6053      	str	r3, [r2, #4]
            break;
 8003d5e:	e008      	b.n	8003d72 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d62:	3301      	adds	r3, #1
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	791b      	ldrb	r3, [r3, #4]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d3b3      	bcc.n	8003cda <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003d80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f003 fba2 	bl	80074d0 <USB_ReadInterrupts>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003d92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d96:	d10a      	bne.n	8003dae <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f006 f81b 	bl	8009dd4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f003 fb8c 	bl	80074d0 <USB_ReadInterrupts>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f003 0304 	and.w	r3, r3, #4
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d115      	bne.n	8003dee <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f006 f80b 	bl	8009df0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	605a      	str	r2, [r3, #4]
 8003dea:	e000      	b.n	8003dee <HAL_PCD_IRQHandler+0x93c>
      return;
 8003dec:	bf00      	nop
    }
  }
}
 8003dee:	3734      	adds	r7, #52	@ 0x34
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd90      	pop	{r4, r7, pc}

08003df4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <HAL_PCD_SetAddress+0x1a>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e012      	b.n	8003e34 <HAL_PCD_SetAddress+0x40>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	78fa      	ldrb	r2, [r7, #3]
 8003e1a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f003 faeb 	bl	8007400 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	4608      	mov	r0, r1
 8003e46:	4611      	mov	r1, r2
 8003e48:	461a      	mov	r2, r3
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	70fb      	strb	r3, [r7, #3]
 8003e4e:	460b      	mov	r3, r1
 8003e50:	803b      	strh	r3, [r7, #0]
 8003e52:	4613      	mov	r3, r2
 8003e54:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	da0f      	bge.n	8003e82 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e62:	78fb      	ldrb	r3, [r7, #3]
 8003e64:	f003 020f 	and.w	r2, r3, #15
 8003e68:	4613      	mov	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	3310      	adds	r3, #16
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	3304      	adds	r3, #4
 8003e78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	705a      	strb	r2, [r3, #1]
 8003e80:	e00f      	b.n	8003ea2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e82:	78fb      	ldrb	r3, [r7, #3]
 8003e84:	f003 020f 	and.w	r2, r3, #15
 8003e88:	4613      	mov	r3, r2
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	4413      	add	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	4413      	add	r3, r2
 8003e98:	3304      	adds	r3, #4
 8003e9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003ea2:	78fb      	ldrb	r3, [r7, #3]
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003eae:	883b      	ldrh	r3, [r7, #0]
 8003eb0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	78ba      	ldrb	r2, [r7, #2]
 8003ebc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	785b      	ldrb	r3, [r3, #1]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d004      	beq.n	8003ed0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ed0:	78bb      	ldrb	r3, [r7, #2]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d102      	bne.n	8003edc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_PCD_EP_Open+0xae>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e00e      	b.n	8003f08 <HAL_PCD_EP_Open+0xcc>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68f9      	ldr	r1, [r7, #12]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f002 fc6b 	bl	80067d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003f06:	7afb      	ldrb	r3, [r7, #11]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	da0f      	bge.n	8003f44 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	f003 020f 	and.w	r2, r3, #15
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	3310      	adds	r3, #16
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	4413      	add	r3, r2
 8003f38:	3304      	adds	r3, #4
 8003f3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	705a      	strb	r2, [r3, #1]
 8003f42:	e00f      	b.n	8003f64 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f44:	78fb      	ldrb	r3, [r7, #3]
 8003f46:	f003 020f 	and.w	r2, r3, #15
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4413      	add	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	4413      	add	r3, r2
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f64:	78fb      	ldrb	r3, [r7, #3]
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_PCD_EP_Close+0x6e>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e00e      	b.n	8003f9c <HAL_PCD_EP_Close+0x8c>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68f9      	ldr	r1, [r7, #12]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f002 fca9 	bl	80068e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	603b      	str	r3, [r7, #0]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fb4:	7afb      	ldrb	r3, [r7, #11]
 8003fb6:	f003 020f 	and.w	r2, r3, #15
 8003fba:	4613      	mov	r3, r2
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4413      	add	r3, r2
 8003fca:	3304      	adds	r3, #4
 8003fcc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fe6:	7afb      	ldrb	r3, [r7, #11]
 8003fe8:	f003 030f 	and.w	r3, r3, #15
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	799b      	ldrb	r3, [r3, #6]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d102      	bne.n	8004000 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6818      	ldr	r0, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	799b      	ldrb	r3, [r3, #6]
 8004008:	461a      	mov	r2, r3
 800400a:	6979      	ldr	r1, [r7, #20]
 800400c:	f002 fd46 	bl	8006a9c <USB_EPStartXfer>

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	460b      	mov	r3, r1
 8004024:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	f003 020f 	and.w	r2, r3, #15
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	440b      	add	r3, r1
 8004038:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800403c:	681b      	ldr	r3, [r3, #0]
}
 800403e:	4618      	mov	r0, r3
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	460b      	mov	r3, r1
 8004058:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800405a:	7afb      	ldrb	r3, [r7, #11]
 800405c:	f003 020f 	and.w	r2, r3, #15
 8004060:	4613      	mov	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4413      	add	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	3310      	adds	r3, #16
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	4413      	add	r3, r2
 800406e:	3304      	adds	r3, #4
 8004070:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	683a      	ldr	r2, [r7, #0]
 800407c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	2200      	movs	r2, #0
 8004082:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	2201      	movs	r2, #1
 8004088:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800408a:	7afb      	ldrb	r3, [r7, #11]
 800408c:	f003 030f 	and.w	r3, r3, #15
 8004090:	b2da      	uxtb	r2, r3
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	799b      	ldrb	r3, [r3, #6]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d102      	bne.n	80040a4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6818      	ldr	r0, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	799b      	ldrb	r3, [r3, #6]
 80040ac:	461a      	mov	r2, r3
 80040ae:	6979      	ldr	r1, [r7, #20]
 80040b0:	f002 fcf4 	bl	8006a9c <USB_EPStartXfer>

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3718      	adds	r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b084      	sub	sp, #16
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	460b      	mov	r3, r1
 80040c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	f003 030f 	and.w	r3, r3, #15
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	7912      	ldrb	r2, [r2, #4]
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d901      	bls.n	80040dc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e04f      	b.n	800417c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	da0f      	bge.n	8004104 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040e4:	78fb      	ldrb	r3, [r7, #3]
 80040e6:	f003 020f 	and.w	r2, r3, #15
 80040ea:	4613      	mov	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	3310      	adds	r3, #16
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	4413      	add	r3, r2
 80040f8:	3304      	adds	r3, #4
 80040fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2201      	movs	r2, #1
 8004100:	705a      	strb	r2, [r3, #1]
 8004102:	e00d      	b.n	8004120 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004104:	78fa      	ldrb	r2, [r7, #3]
 8004106:	4613      	mov	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	4413      	add	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	3304      	adds	r3, #4
 8004118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2201      	movs	r2, #1
 8004124:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004126:	78fb      	ldrb	r3, [r7, #3]
 8004128:	f003 030f 	and.w	r3, r3, #15
 800412c:	b2da      	uxtb	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_PCD_EP_SetStall+0x82>
 800413c:	2302      	movs	r3, #2
 800413e:	e01d      	b.n	800417c <HAL_PCD_EP_SetStall+0xbe>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68f9      	ldr	r1, [r7, #12]
 800414e:	4618      	mov	r0, r3
 8004150:	f003 f882 	bl	8007258 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004154:	78fb      	ldrb	r3, [r7, #3]
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	2b00      	cmp	r3, #0
 800415c:	d109      	bne.n	8004172 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	7999      	ldrb	r1, [r3, #6]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800416c:	461a      	mov	r2, r3
 800416e:	f003 fa73 	bl	8007658 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	7912      	ldrb	r2, [r2, #4]
 800419a:	4293      	cmp	r3, r2
 800419c:	d901      	bls.n	80041a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e042      	b.n	8004228 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	da0f      	bge.n	80041ca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	f003 020f 	and.w	r2, r3, #15
 80041b0:	4613      	mov	r3, r2
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	3310      	adds	r3, #16
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	4413      	add	r3, r2
 80041be:	3304      	adds	r3, #4
 80041c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	705a      	strb	r2, [r3, #1]
 80041c8:	e00f      	b.n	80041ea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ca:	78fb      	ldrb	r3, [r7, #3]
 80041cc:	f003 020f 	and.w	r2, r3, #15
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	4413      	add	r3, r2
 80041e0:	3304      	adds	r3, #4
 80041e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_PCD_EP_ClrStall+0x86>
 8004206:	2302      	movs	r3, #2
 8004208:	e00e      	b.n	8004228 <HAL_PCD_EP_ClrStall+0xa4>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68f9      	ldr	r1, [r7, #12]
 8004218:	4618      	mov	r0, r3
 800421a:	f003 f88b 	bl	8007334 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800423c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004240:	2b00      	cmp	r3, #0
 8004242:	da0c      	bge.n	800425e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	f003 020f 	and.w	r2, r3, #15
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	3310      	adds	r3, #16
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4413      	add	r3, r2
 8004258:	3304      	adds	r3, #4
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	e00c      	b.n	8004278 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800425e:	78fb      	ldrb	r3, [r7, #3]
 8004260:	f003 020f 	and.w	r2, r3, #15
 8004264:	4613      	mov	r3, r2
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	4413      	add	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	4413      	add	r3, r2
 8004274:	3304      	adds	r3, #4
 8004276:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68f9      	ldr	r1, [r7, #12]
 800427e:	4618      	mov	r0, r3
 8004280:	f002 feaa 	bl	8006fd8 <USB_EPStopXfer>
 8004284:	4603      	mov	r3, r0
 8004286:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004288:	7afb      	ldrb	r3, [r7, #11]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b08a      	sub	sp, #40	@ 0x28
 8004296:	af02      	add	r7, sp, #8
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	3310      	adds	r3, #16
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	4413      	add	r3, r2
 80042b6:	3304      	adds	r3, #4
 80042b8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d901      	bls.n	80042ca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e06b      	b.n	80043a2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	691a      	ldr	r2, [r3, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d902      	bls.n	80042e6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	3303      	adds	r3, #3
 80042ea:	089b      	lsrs	r3, r3, #2
 80042ec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042ee:	e02a      	b.n	8004346 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	69fa      	ldr	r2, [r7, #28]
 8004302:	429a      	cmp	r2, r3
 8004304:	d902      	bls.n	800430c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	3303      	adds	r3, #3
 8004310:	089b      	lsrs	r3, r3, #2
 8004312:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	68d9      	ldr	r1, [r3, #12]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	b2da      	uxtb	r2, r3
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	4603      	mov	r3, r0
 8004328:	6978      	ldr	r0, [r7, #20]
 800432a:	f002 feff 	bl	800712c <USB_WritePacket>

    ep->xfer_buff  += len;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	441a      	add	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	441a      	add	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	015a      	lsls	r2, r3, #5
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	4413      	add	r3, r2
 800434e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	429a      	cmp	r2, r3
 800435a:	d809      	bhi.n	8004370 <PCD_WriteEmptyTxFifo+0xde>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	695a      	ldr	r2, [r3, #20]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004364:	429a      	cmp	r2, r3
 8004366:	d203      	bcs.n	8004370 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1bf      	bne.n	80042f0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	429a      	cmp	r2, r3
 800437a:	d811      	bhi.n	80043a0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	2201      	movs	r2, #1
 8004384:	fa02 f303 	lsl.w	r3, r2, r3
 8004388:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	43db      	mvns	r3, r3
 8004396:	6939      	ldr	r1, [r7, #16]
 8004398:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800439c:	4013      	ands	r3, r2
 800439e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3720      	adds	r7, #32
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
	...

080043ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	333c      	adds	r3, #60	@ 0x3c
 80043c4:	3304      	adds	r3, #4
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	015a      	lsls	r2, r3, #5
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	4413      	add	r3, r2
 80043d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	799b      	ldrb	r3, [r3, #6]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d17b      	bne.n	80044da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d015      	beq.n	8004418 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	4a61      	ldr	r2, [pc, #388]	@ (8004574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	f240 80b9 	bls.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80b3 	beq.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	015a      	lsls	r2, r3, #5
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	4413      	add	r3, r2
 800440a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800440e:	461a      	mov	r2, r3
 8004410:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004414:	6093      	str	r3, [r2, #8]
 8004416:	e0a7      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b00      	cmp	r3, #0
 8004420:	d009      	beq.n	8004436 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	015a      	lsls	r2, r3, #5
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	4413      	add	r3, r2
 800442a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800442e:	461a      	mov	r2, r3
 8004430:	2320      	movs	r3, #32
 8004432:	6093      	str	r3, [r2, #8]
 8004434:	e098      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800443c:	2b00      	cmp	r3, #0
 800443e:	f040 8093 	bne.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	4a4b      	ldr	r2, [pc, #300]	@ (8004574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d90f      	bls.n	800446a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	4413      	add	r3, r2
 800445c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004460:	461a      	mov	r2, r3
 8004462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004466:	6093      	str	r3, [r2, #8]
 8004468:	e07e      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	4613      	mov	r3, r2
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	3304      	adds	r3, #4
 800447e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a1a      	ldr	r2, [r3, #32]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	0159      	lsls	r1, r3, #5
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	440b      	add	r3, r1
 800448c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004496:	1ad2      	subs	r2, r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d114      	bne.n	80044cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044b4:	461a      	mov	r2, r3
 80044b6:	2101      	movs	r1, #1
 80044b8:	f003 f8ce 	bl	8007658 <USB_EP0_OutStart>
 80044bc:	e006      	b.n	80044cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	68da      	ldr	r2, [r3, #12]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	441a      	add	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	4619      	mov	r1, r3
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f005 fbc4 	bl	8009c60 <HAL_PCD_DataOutStageCallback>
 80044d8:	e046      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	4a26      	ldr	r2, [pc, #152]	@ (8004578 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d124      	bne.n	800452c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00a      	beq.n	8004502 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f8:	461a      	mov	r2, r3
 80044fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044fe:	6093      	str	r3, [r2, #8]
 8004500:	e032      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	d008      	beq.n	800451e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	015a      	lsls	r2, r3, #5
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	4413      	add	r3, r2
 8004514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004518:	461a      	mov	r2, r3
 800451a:	2320      	movs	r3, #32
 800451c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	4619      	mov	r1, r3
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f005 fb9b 	bl	8009c60 <HAL_PCD_DataOutStageCallback>
 800452a:	e01d      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d114      	bne.n	800455c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d108      	bne.n	800455c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004554:	461a      	mov	r2, r3
 8004556:	2100      	movs	r1, #0
 8004558:	f003 f87e 	bl	8007658 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	4619      	mov	r1, r3
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f005 fb7c 	bl	8009c60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3720      	adds	r7, #32
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	4f54300a 	.word	0x4f54300a
 8004578:	4f54310a 	.word	0x4f54310a

0800457c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	333c      	adds	r3, #60	@ 0x3c
 8004594:	3304      	adds	r3, #4
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4a15      	ldr	r2, [pc, #84]	@ (8004604 <PCD_EP_OutSetupPacket_int+0x88>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d90e      	bls.n	80045d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d009      	beq.n	80045d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c8:	461a      	mov	r2, r3
 80045ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f005 fb33 	bl	8009c3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004604 <PCD_EP_OutSetupPacket_int+0x88>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d90c      	bls.n	80045f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	799b      	ldrb	r3, [r3, #6]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d108      	bne.n	80045f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80045f0:	461a      	mov	r2, r3
 80045f2:	2101      	movs	r1, #1
 80045f4:	f003 f830 	bl	8007658 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	4f54300a 	.word	0x4f54300a

08004608 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	70fb      	strb	r3, [r7, #3]
 8004614:	4613      	mov	r3, r2
 8004616:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d107      	bne.n	8004636 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004626:	883b      	ldrh	r3, [r7, #0]
 8004628:	0419      	lsls	r1, r3, #16
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	430a      	orrs	r2, r1
 8004632:	629a      	str	r2, [r3, #40]	@ 0x28
 8004634:	e028      	b.n	8004688 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004644:	2300      	movs	r3, #0
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	e00d      	b.n	8004666 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	7bfb      	ldrb	r3, [r7, #15]
 8004650:	3340      	adds	r3, #64	@ 0x40
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	0c1b      	lsrs	r3, r3, #16
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	4413      	add	r3, r2
 800465e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	3301      	adds	r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
 8004666:	7bfa      	ldrb	r2, [r7, #15]
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	3b01      	subs	r3, #1
 800466c:	429a      	cmp	r2, r3
 800466e:	d3ec      	bcc.n	800464a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004670:	883b      	ldrh	r3, [r7, #0]
 8004672:	0418      	lsls	r0, r3, #16
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	3b01      	subs	r3, #1
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4302      	orrs	r2, r0
 8004680:	3340      	adds	r3, #64	@ 0x40
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	440b      	add	r3, r1
 8004686:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
 800469e:	460b      	mov	r3, r1
 80046a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	887a      	ldrh	r2, [r7, #2]
 80046a8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b086      	sub	sp, #24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e267      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d075      	beq.n	80047da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046ee:	4b88      	ldr	r3, [pc, #544]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 030c 	and.w	r3, r3, #12
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d00c      	beq.n	8004714 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046fa:	4b85      	ldr	r3, [pc, #532]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004702:	2b08      	cmp	r3, #8
 8004704:	d112      	bne.n	800472c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004706:	4b82      	ldr	r3, [pc, #520]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800470e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004712:	d10b      	bne.n	800472c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004714:	4b7e      	ldr	r3, [pc, #504]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d05b      	beq.n	80047d8 <HAL_RCC_OscConfig+0x108>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d157      	bne.n	80047d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e242      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004734:	d106      	bne.n	8004744 <HAL_RCC_OscConfig+0x74>
 8004736:	4b76      	ldr	r3, [pc, #472]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a75      	ldr	r2, [pc, #468]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800473c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004740:	6013      	str	r3, [r2, #0]
 8004742:	e01d      	b.n	8004780 <HAL_RCC_OscConfig+0xb0>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x98>
 800474e:	4b70      	ldr	r3, [pc, #448]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a6f      	ldr	r2, [pc, #444]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004754:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004758:	6013      	str	r3, [r2, #0]
 800475a:	4b6d      	ldr	r3, [pc, #436]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a6c      	ldr	r2, [pc, #432]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004764:	6013      	str	r3, [r2, #0]
 8004766:	e00b      	b.n	8004780 <HAL_RCC_OscConfig+0xb0>
 8004768:	4b69      	ldr	r3, [pc, #420]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a68      	ldr	r2, [pc, #416]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800476e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004772:	6013      	str	r3, [r2, #0]
 8004774:	4b66      	ldr	r3, [pc, #408]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a65      	ldr	r2, [pc, #404]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800477a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800477e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d013      	beq.n	80047b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fe fa70 	bl	8002c6c <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004790:	f7fe fa6c 	bl	8002c6c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b64      	cmp	r3, #100	@ 0x64
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e207      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0f0      	beq.n	8004790 <HAL_RCC_OscConfig+0xc0>
 80047ae:	e014      	b.n	80047da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b0:	f7fe fa5c 	bl	8002c6c <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047b8:	f7fe fa58 	bl	8002c6c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b64      	cmp	r3, #100	@ 0x64
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e1f3      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ca:	4b51      	ldr	r3, [pc, #324]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1f0      	bne.n	80047b8 <HAL_RCC_OscConfig+0xe8>
 80047d6:	e000      	b.n	80047da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d063      	beq.n	80048ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 030c 	and.w	r3, r3, #12
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00b      	beq.n	800480a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047f2:	4b47      	ldr	r3, [pc, #284]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d11c      	bne.n	8004838 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047fe:	4b44      	ldr	r3, [pc, #272]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d116      	bne.n	8004838 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800480a:	4b41      	ldr	r3, [pc, #260]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d005      	beq.n	8004822 <HAL_RCC_OscConfig+0x152>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d001      	beq.n	8004822 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e1c7      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004822:	4b3b      	ldr	r3, [pc, #236]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	4937      	ldr	r1, [pc, #220]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004832:	4313      	orrs	r3, r2
 8004834:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004836:	e03a      	b.n	80048ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d020      	beq.n	8004882 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004840:	4b34      	ldr	r3, [pc, #208]	@ (8004914 <HAL_RCC_OscConfig+0x244>)
 8004842:	2201      	movs	r2, #1
 8004844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004846:	f7fe fa11 	bl	8002c6c <HAL_GetTick>
 800484a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484c:	e008      	b.n	8004860 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800484e:	f7fe fa0d 	bl	8002c6c <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e1a8      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004860:	4b2b      	ldr	r3, [pc, #172]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f0      	beq.n	800484e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800486c:	4b28      	ldr	r3, [pc, #160]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	00db      	lsls	r3, r3, #3
 800487a:	4925      	ldr	r1, [pc, #148]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 800487c:	4313      	orrs	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
 8004880:	e015      	b.n	80048ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004882:	4b24      	ldr	r3, [pc, #144]	@ (8004914 <HAL_RCC_OscConfig+0x244>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004888:	f7fe f9f0 	bl	8002c6c <HAL_GetTick>
 800488c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004890:	f7fe f9ec 	bl	8002c6c <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e187      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1f0      	bne.n	8004890 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d036      	beq.n	8004928 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d016      	beq.n	80048f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048c2:	4b15      	ldr	r3, [pc, #84]	@ (8004918 <HAL_RCC_OscConfig+0x248>)
 80048c4:	2201      	movs	r2, #1
 80048c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c8:	f7fe f9d0 	bl	8002c6c <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048d0:	f7fe f9cc 	bl	8002c6c <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e167      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004910 <HAL_RCC_OscConfig+0x240>)
 80048e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0f0      	beq.n	80048d0 <HAL_RCC_OscConfig+0x200>
 80048ee:	e01b      	b.n	8004928 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048f0:	4b09      	ldr	r3, [pc, #36]	@ (8004918 <HAL_RCC_OscConfig+0x248>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048f6:	f7fe f9b9 	bl	8002c6c <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048fc:	e00e      	b.n	800491c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048fe:	f7fe f9b5 	bl	8002c6c <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d907      	bls.n	800491c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e150      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
 8004910:	40023800 	.word	0x40023800
 8004914:	42470000 	.word	0x42470000
 8004918:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800491c:	4b88      	ldr	r3, [pc, #544]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 800491e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1ea      	bne.n	80048fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 8097 	beq.w	8004a64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004936:	2300      	movs	r3, #0
 8004938:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800493a:	4b81      	ldr	r3, [pc, #516]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 800493c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10f      	bne.n	8004966 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004946:	2300      	movs	r3, #0
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	4b7d      	ldr	r3, [pc, #500]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004954:	6413      	str	r3, [r2, #64]	@ 0x40
 8004956:	4b7a      	ldr	r3, [pc, #488]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004962:	2301      	movs	r3, #1
 8004964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004966:	4b77      	ldr	r3, [pc, #476]	@ (8004b44 <HAL_RCC_OscConfig+0x474>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800496e:	2b00      	cmp	r3, #0
 8004970:	d118      	bne.n	80049a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004972:	4b74      	ldr	r3, [pc, #464]	@ (8004b44 <HAL_RCC_OscConfig+0x474>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a73      	ldr	r2, [pc, #460]	@ (8004b44 <HAL_RCC_OscConfig+0x474>)
 8004978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800497c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800497e:	f7fe f975 	bl	8002c6c <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004986:	f7fe f971 	bl	8002c6c <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e10c      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004998:	4b6a      	ldr	r3, [pc, #424]	@ (8004b44 <HAL_RCC_OscConfig+0x474>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0f0      	beq.n	8004986 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x2ea>
 80049ac:	4b64      	ldr	r3, [pc, #400]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b0:	4a63      	ldr	r2, [pc, #396]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049b2:	f043 0301 	orr.w	r3, r3, #1
 80049b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80049b8:	e01c      	b.n	80049f4 <HAL_RCC_OscConfig+0x324>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	2b05      	cmp	r3, #5
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x30c>
 80049c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049c8:	f043 0304 	orr.w	r3, r3, #4
 80049cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ce:	4b5c      	ldr	r3, [pc, #368]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d2:	4a5b      	ldr	r2, [pc, #364]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049d4:	f043 0301 	orr.w	r3, r3, #1
 80049d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80049da:	e00b      	b.n	80049f4 <HAL_RCC_OscConfig+0x324>
 80049dc:	4b58      	ldr	r3, [pc, #352]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e0:	4a57      	ldr	r2, [pc, #348]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049e2:	f023 0301 	bic.w	r3, r3, #1
 80049e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80049e8:	4b55      	ldr	r3, [pc, #340]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ec:	4a54      	ldr	r2, [pc, #336]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 80049ee:	f023 0304 	bic.w	r3, r3, #4
 80049f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d015      	beq.n	8004a28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049fc:	f7fe f936 	bl	8002c6c <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a02:	e00a      	b.n	8004a1a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a04:	f7fe f932 	bl	8002c6c <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e0cb      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1a:	4b49      	ldr	r3, [pc, #292]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0ee      	beq.n	8004a04 <HAL_RCC_OscConfig+0x334>
 8004a26:	e014      	b.n	8004a52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a28:	f7fe f920 	bl	8002c6c <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a2e:	e00a      	b.n	8004a46 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a30:	f7fe f91c 	bl	8002c6c <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e0b5      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a46:	4b3e      	ldr	r3, [pc, #248]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1ee      	bne.n	8004a30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a52:	7dfb      	ldrb	r3, [r7, #23]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d105      	bne.n	8004a64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a58:	4b39      	ldr	r3, [pc, #228]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	4a38      	ldr	r2, [pc, #224]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004a5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 80a1 	beq.w	8004bb0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a6e:	4b34      	ldr	r3, [pc, #208]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	2b08      	cmp	r3, #8
 8004a78:	d05c      	beq.n	8004b34 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d141      	bne.n	8004b06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a82:	4b31      	ldr	r3, [pc, #196]	@ (8004b48 <HAL_RCC_OscConfig+0x478>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a88:	f7fe f8f0 	bl	8002c6c <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a90:	f7fe f8ec 	bl	8002c6c <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e087      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aa2:	4b27      	ldr	r3, [pc, #156]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1f0      	bne.n	8004a90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	69da      	ldr	r2, [r3, #28]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abc:	019b      	lsls	r3, r3, #6
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac4:	085b      	lsrs	r3, r3, #1
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	041b      	lsls	r3, r3, #16
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad0:	061b      	lsls	r3, r3, #24
 8004ad2:	491b      	ldr	r1, [pc, #108]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b48 <HAL_RCC_OscConfig+0x478>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ade:	f7fe f8c5 	bl	8002c6c <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ae4:	e008      	b.n	8004af8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae6:	f7fe f8c1 	bl	8002c6c <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d901      	bls.n	8004af8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e05c      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af8:	4b11      	ldr	r3, [pc, #68]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0f0      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x416>
 8004b04:	e054      	b.n	8004bb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b06:	4b10      	ldr	r3, [pc, #64]	@ (8004b48 <HAL_RCC_OscConfig+0x478>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0c:	f7fe f8ae 	bl	8002c6c <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b14:	f7fe f8aa 	bl	8002c6c <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e045      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b26:	4b06      	ldr	r3, [pc, #24]	@ (8004b40 <HAL_RCC_OscConfig+0x470>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1f0      	bne.n	8004b14 <HAL_RCC_OscConfig+0x444>
 8004b32:	e03d      	b.n	8004bb0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d107      	bne.n	8004b4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e038      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
 8004b40:	40023800 	.word	0x40023800
 8004b44:	40007000 	.word	0x40007000
 8004b48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bbc <HAL_RCC_OscConfig+0x4ec>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d028      	beq.n	8004bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d121      	bne.n	8004bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d11a      	bne.n	8004bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d111      	bne.n	8004bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b92:	085b      	lsrs	r3, r3, #1
 8004b94:	3b01      	subs	r3, #1
 8004b96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d107      	bne.n	8004bac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e000      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40023800 	.word	0x40023800

08004bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d101      	bne.n	8004bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e0cc      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bd4:	4b68      	ldr	r3, [pc, #416]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d90c      	bls.n	8004bfc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be2:	4b65      	ldr	r3, [pc, #404]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bea:	4b63      	ldr	r3, [pc, #396]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d001      	beq.n	8004bfc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0b8      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d020      	beq.n	8004c4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c14:	4b59      	ldr	r3, [pc, #356]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	4a58      	ldr	r2, [pc, #352]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0308 	and.w	r3, r3, #8
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d005      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c2c:	4b53      	ldr	r3, [pc, #332]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	4a52      	ldr	r2, [pc, #328]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c38:	4b50      	ldr	r3, [pc, #320]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	494d      	ldr	r1, [pc, #308]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d044      	beq.n	8004ce0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d107      	bne.n	8004c6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c5e:	4b47      	ldr	r3, [pc, #284]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d119      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e07f      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d003      	beq.n	8004c7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c7a:	2b03      	cmp	r3, #3
 8004c7c:	d107      	bne.n	8004c8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d109      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e06f      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e067      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c9e:	4b37      	ldr	r3, [pc, #220]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f023 0203 	bic.w	r2, r3, #3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	4934      	ldr	r1, [pc, #208]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cb0:	f7fd ffdc 	bl	8002c6c <HAL_GetTick>
 8004cb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cb6:	e00a      	b.n	8004cce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cb8:	f7fd ffd8 	bl	8002c6c <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e04f      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cce:	4b2b      	ldr	r3, [pc, #172]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 020c 	and.w	r2, r3, #12
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d1eb      	bne.n	8004cb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ce0:	4b25      	ldr	r3, [pc, #148]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d20c      	bcs.n	8004d08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cee:	4b22      	ldr	r3, [pc, #136]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	b2d2      	uxtb	r2, r2
 8004cf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf6:	4b20      	ldr	r3, [pc, #128]	@ (8004d78 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d001      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e032      	b.n	8004d6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0304 	and.w	r3, r3, #4
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d14:	4b19      	ldr	r3, [pc, #100]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	4916      	ldr	r1, [pc, #88]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d32:	4b12      	ldr	r3, [pc, #72]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	490e      	ldr	r1, [pc, #56]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d46:	f000 f821 	bl	8004d8c <HAL_RCC_GetSysClockFreq>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d7c <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	490a      	ldr	r1, [pc, #40]	@ (8004d80 <HAL_RCC_ClockConfig+0x1c0>)
 8004d58:	5ccb      	ldrb	r3, [r1, r3]
 8004d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5e:	4a09      	ldr	r2, [pc, #36]	@ (8004d84 <HAL_RCC_ClockConfig+0x1c4>)
 8004d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d62:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <HAL_RCC_ClockConfig+0x1c8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fd ff3c 	bl	8002be4 <HAL_InitTick>

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	40023c00 	.word	0x40023c00
 8004d7c:	40023800 	.word	0x40023800
 8004d80:	0800f244 	.word	0x0800f244
 8004d84:	20000000 	.word	0x20000000
 8004d88:	20000004 	.word	0x20000004

08004d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d90:	b090      	sub	sp, #64	@ 0x40
 8004d92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da4:	4b59      	ldr	r3, [pc, #356]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 030c 	and.w	r3, r3, #12
 8004dac:	2b08      	cmp	r3, #8
 8004dae:	d00d      	beq.n	8004dcc <HAL_RCC_GetSysClockFreq+0x40>
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	f200 80a1 	bhi.w	8004ef8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d002      	beq.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	d003      	beq.n	8004dc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004dbe:	e09b      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004dc0:	4b53      	ldr	r3, [pc, #332]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x184>)
 8004dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004dc4:	e09b      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dc6:	4b53      	ldr	r3, [pc, #332]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004dca:	e098      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dd6:	4b4d      	ldr	r3, [pc, #308]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d028      	beq.n	8004e34 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004de2:	4b4a      	ldr	r3, [pc, #296]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	099b      	lsrs	r3, r3, #6
 8004de8:	2200      	movs	r2, #0
 8004dea:	623b      	str	r3, [r7, #32]
 8004dec:	627a      	str	r2, [r7, #36]	@ 0x24
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004df4:	2100      	movs	r1, #0
 8004df6:	4b47      	ldr	r3, [pc, #284]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8004df8:	fb03 f201 	mul.w	r2, r3, r1
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	fb00 f303 	mul.w	r3, r0, r3
 8004e02:	4413      	add	r3, r2
 8004e04:	4a43      	ldr	r2, [pc, #268]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e06:	fba0 1202 	umull	r1, r2, r0, r2
 8004e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e0c:	460a      	mov	r2, r1
 8004e0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e12:	4413      	add	r3, r2
 8004e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e18:	2200      	movs	r2, #0
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	61fa      	str	r2, [r7, #28]
 8004e1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004e26:	f7fb ff37 	bl	8000c98 <__aeabi_uldivmod>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4613      	mov	r3, r2
 8004e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e32:	e053      	b.n	8004edc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e34:	4b35      	ldr	r3, [pc, #212]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	099b      	lsrs	r3, r3, #6
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	617a      	str	r2, [r7, #20]
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e46:	f04f 0b00 	mov.w	fp, #0
 8004e4a:	4652      	mov	r2, sl
 8004e4c:	465b      	mov	r3, fp
 8004e4e:	f04f 0000 	mov.w	r0, #0
 8004e52:	f04f 0100 	mov.w	r1, #0
 8004e56:	0159      	lsls	r1, r3, #5
 8004e58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e5c:	0150      	lsls	r0, r2, #5
 8004e5e:	4602      	mov	r2, r0
 8004e60:	460b      	mov	r3, r1
 8004e62:	ebb2 080a 	subs.w	r8, r2, sl
 8004e66:	eb63 090b 	sbc.w	r9, r3, fp
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e7e:	ebb2 0408 	subs.w	r4, r2, r8
 8004e82:	eb63 0509 	sbc.w	r5, r3, r9
 8004e86:	f04f 0200 	mov.w	r2, #0
 8004e8a:	f04f 0300 	mov.w	r3, #0
 8004e8e:	00eb      	lsls	r3, r5, #3
 8004e90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e94:	00e2      	lsls	r2, r4, #3
 8004e96:	4614      	mov	r4, r2
 8004e98:	461d      	mov	r5, r3
 8004e9a:	eb14 030a 	adds.w	r3, r4, sl
 8004e9e:	603b      	str	r3, [r7, #0]
 8004ea0:	eb45 030b 	adc.w	r3, r5, fp
 8004ea4:	607b      	str	r3, [r7, #4]
 8004ea6:	f04f 0200 	mov.w	r2, #0
 8004eaa:	f04f 0300 	mov.w	r3, #0
 8004eae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004eb2:	4629      	mov	r1, r5
 8004eb4:	028b      	lsls	r3, r1, #10
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ebc:	4621      	mov	r1, r4
 8004ebe:	028a      	lsls	r2, r1, #10
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60bb      	str	r3, [r7, #8]
 8004eca:	60fa      	str	r2, [r7, #12]
 8004ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed0:	f7fb fee2 	bl	8000c98 <__aeabi_uldivmod>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4613      	mov	r3, r2
 8004eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004edc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x180>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	0c1b      	lsrs	r3, r3, #16
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004eec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ef6:	e002      	b.n	8004efe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x184>)
 8004efa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3740      	adds	r7, #64	@ 0x40
 8004f04:	46bd      	mov	sp, r7
 8004f06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	00f42400 	.word	0x00f42400
 8004f14:	017d7840 	.word	0x017d7840

08004f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f1c:	4b03      	ldr	r3, [pc, #12]	@ (8004f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20000000 	.word	0x20000000

08004f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e041      	b.n	8004fc6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d106      	bne.n	8004f5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fd fb80 	bl	800265c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3304      	adds	r3, #4
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	4610      	mov	r0, r2
 8004f70:	f000 fd66 	bl	8005a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d001      	beq.n	8004fe8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e044      	b.n	8005072 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f042 0201 	orr.w	r2, r2, #1
 8004ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a1e      	ldr	r2, [pc, #120]	@ (8005080 <HAL_TIM_Base_Start_IT+0xb0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d018      	beq.n	800503c <HAL_TIM_Base_Start_IT+0x6c>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005012:	d013      	beq.n	800503c <HAL_TIM_Base_Start_IT+0x6c>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1a      	ldr	r2, [pc, #104]	@ (8005084 <HAL_TIM_Base_Start_IT+0xb4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00e      	beq.n	800503c <HAL_TIM_Base_Start_IT+0x6c>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a19      	ldr	r2, [pc, #100]	@ (8005088 <HAL_TIM_Base_Start_IT+0xb8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_TIM_Base_Start_IT+0x6c>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a17      	ldr	r2, [pc, #92]	@ (800508c <HAL_TIM_Base_Start_IT+0xbc>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_TIM_Base_Start_IT+0x6c>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a16      	ldr	r2, [pc, #88]	@ (8005090 <HAL_TIM_Base_Start_IT+0xc0>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d111      	bne.n	8005060 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b06      	cmp	r3, #6
 800504c:	d010      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505e:	e007      	b.n	8005070 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	40010000 	.word	0x40010000
 8005084:	40000400 	.word	0x40000400
 8005088:	40000800 	.word	0x40000800
 800508c:	40000c00 	.word	0x40000c00
 8005090:	40014000 	.word	0x40014000

08005094 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e041      	b.n	800512a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d106      	bne.n	80050c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f7fd fb22 	bl	8002704 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3304      	adds	r3, #4
 80050d0:	4619      	mov	r1, r3
 80050d2:	4610      	mov	r0, r2
 80050d4:	f000 fcb4 	bl	8005a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3708      	adds	r7, #8
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
	...

08005134 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d109      	bne.n	8005158 <HAL_TIM_PWM_Start+0x24>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b01      	cmp	r3, #1
 800514e:	bf14      	ite	ne
 8005150:	2301      	movne	r3, #1
 8005152:	2300      	moveq	r3, #0
 8005154:	b2db      	uxtb	r3, r3
 8005156:	e022      	b.n	800519e <HAL_TIM_PWM_Start+0x6a>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	2b04      	cmp	r3, #4
 800515c:	d109      	bne.n	8005172 <HAL_TIM_PWM_Start+0x3e>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b01      	cmp	r3, #1
 8005168:	bf14      	ite	ne
 800516a:	2301      	movne	r3, #1
 800516c:	2300      	moveq	r3, #0
 800516e:	b2db      	uxtb	r3, r3
 8005170:	e015      	b.n	800519e <HAL_TIM_PWM_Start+0x6a>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b08      	cmp	r3, #8
 8005176:	d109      	bne.n	800518c <HAL_TIM_PWM_Start+0x58>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	bf14      	ite	ne
 8005184:	2301      	movne	r3, #1
 8005186:	2300      	moveq	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	e008      	b.n	800519e <HAL_TIM_PWM_Start+0x6a>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b01      	cmp	r3, #1
 8005196:	bf14      	ite	ne
 8005198:	2301      	movne	r3, #1
 800519a:	2300      	moveq	r3, #0
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e068      	b.n	8005278 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d104      	bne.n	80051b6 <HAL_TIM_PWM_Start+0x82>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051b4:	e013      	b.n	80051de <HAL_TIM_PWM_Start+0xaa>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b04      	cmp	r3, #4
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Start+0x92>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051c4:	e00b      	b.n	80051de <HAL_TIM_PWM_Start+0xaa>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d104      	bne.n	80051d6 <HAL_TIM_PWM_Start+0xa2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051d4:	e003      	b.n	80051de <HAL_TIM_PWM_Start+0xaa>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2201      	movs	r2, #1
 80051e4:	6839      	ldr	r1, [r7, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 fed6 	bl	8005f98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a23      	ldr	r2, [pc, #140]	@ (8005280 <HAL_TIM_PWM_Start+0x14c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d107      	bne.n	8005206 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005204:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a1d      	ldr	r2, [pc, #116]	@ (8005280 <HAL_TIM_PWM_Start+0x14c>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d018      	beq.n	8005242 <HAL_TIM_PWM_Start+0x10e>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005218:	d013      	beq.n	8005242 <HAL_TIM_PWM_Start+0x10e>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a19      	ldr	r2, [pc, #100]	@ (8005284 <HAL_TIM_PWM_Start+0x150>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d00e      	beq.n	8005242 <HAL_TIM_PWM_Start+0x10e>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a17      	ldr	r2, [pc, #92]	@ (8005288 <HAL_TIM_PWM_Start+0x154>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d009      	beq.n	8005242 <HAL_TIM_PWM_Start+0x10e>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a16      	ldr	r2, [pc, #88]	@ (800528c <HAL_TIM_PWM_Start+0x158>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d004      	beq.n	8005242 <HAL_TIM_PWM_Start+0x10e>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a14      	ldr	r2, [pc, #80]	@ (8005290 <HAL_TIM_PWM_Start+0x15c>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d111      	bne.n	8005266 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2b06      	cmp	r3, #6
 8005252:	d010      	beq.n	8005276 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0201 	orr.w	r2, r2, #1
 8005262:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005264:	e007      	b.n	8005276 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40010000 	.word	0x40010000
 8005284:	40000400 	.word	0x40000400
 8005288:	40000800 	.word	0x40000800
 800528c:	40000c00 	.word	0x40000c00
 8005290:	40014000 	.word	0x40014000

08005294 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d101      	bne.n	80052a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e097      	b.n	80053d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d106      	bne.n	80052c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7fd f8e9 	bl	8002494 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2202      	movs	r2, #2
 80052c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6812      	ldr	r2, [r2, #0]
 80052d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80052d8:	f023 0307 	bic.w	r3, r3, #7
 80052dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3304      	adds	r3, #4
 80052e6:	4619      	mov	r1, r3
 80052e8:	4610      	mov	r0, r2
 80052ea:	f000 fba9 	bl	8005a40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	4313      	orrs	r3, r2
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005334:	f023 030c 	bic.w	r3, r3, #12
 8005338:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005340:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005344:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	4313      	orrs	r3, r2
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4313      	orrs	r3, r2
 8005356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	011a      	lsls	r2, r3, #4
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	031b      	lsls	r3, r3, #12
 8005364:	4313      	orrs	r3, r2
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005372:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800537a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	4313      	orrs	r3, r2
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	4313      	orrs	r3, r2
 800538c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3718      	adds	r7, #24
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005400:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005408:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d110      	bne.n	8005432 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005410:	7bfb      	ldrb	r3, [r7, #15]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d102      	bne.n	800541c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005416:	7b7b      	ldrb	r3, [r7, #13]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d001      	beq.n	8005420 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e069      	b.n	80054f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005430:	e031      	b.n	8005496 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d110      	bne.n	800545a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005438:	7bbb      	ldrb	r3, [r7, #14]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d102      	bne.n	8005444 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800543e:	7b3b      	ldrb	r3, [r7, #12]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d001      	beq.n	8005448 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e055      	b.n	80054f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2202      	movs	r2, #2
 800544c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005458:	e01d      	b.n	8005496 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800545a:	7bfb      	ldrb	r3, [r7, #15]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d108      	bne.n	8005472 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005460:	7bbb      	ldrb	r3, [r7, #14]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d105      	bne.n	8005472 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005466:	7b7b      	ldrb	r3, [r7, #13]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d102      	bne.n	8005472 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800546c:	7b3b      	ldrb	r3, [r7, #12]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d001      	beq.n	8005476 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e03e      	b.n	80054f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2202      	movs	r2, #2
 800547a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2202      	movs	r2, #2
 8005482:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2202      	movs	r2, #2
 800548a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2202      	movs	r2, #2
 8005492:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d003      	beq.n	80054a4 <HAL_TIM_Encoder_Start+0xc4>
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d008      	beq.n	80054b4 <HAL_TIM_Encoder_Start+0xd4>
 80054a2:	e00f      	b.n	80054c4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2201      	movs	r2, #1
 80054aa:	2100      	movs	r1, #0
 80054ac:	4618      	mov	r0, r3
 80054ae:	f000 fd73 	bl	8005f98 <TIM_CCxChannelCmd>
      break;
 80054b2:	e016      	b.n	80054e2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2201      	movs	r2, #1
 80054ba:	2104      	movs	r1, #4
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fd6b 	bl	8005f98 <TIM_CCxChannelCmd>
      break;
 80054c2:	e00e      	b.n	80054e2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2201      	movs	r2, #1
 80054ca:	2100      	movs	r1, #0
 80054cc:	4618      	mov	r0, r3
 80054ce:	f000 fd63 	bl	8005f98 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2201      	movs	r2, #1
 80054d8:	2104      	movs	r1, #4
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 fd5c 	bl	8005f98 <TIM_CCxChannelCmd>
      break;
 80054e0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f042 0201 	orr.w	r2, r2, #1
 80054f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d020      	beq.n	8005560 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d01b      	beq.n	8005560 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f06f 0202 	mvn.w	r2, #2
 8005530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d003      	beq.n	800554e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fa5b 	bl	8005a02 <HAL_TIM_IC_CaptureCallback>
 800554c:	e005      	b.n	800555a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fa4d 	bl	80059ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fa5e 	bl	8005a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f003 0304 	and.w	r3, r3, #4
 8005566:	2b00      	cmp	r3, #0
 8005568:	d020      	beq.n	80055ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d01b      	beq.n	80055ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f06f 0204 	mvn.w	r2, #4
 800557c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fa35 	bl	8005a02 <HAL_TIM_IC_CaptureCallback>
 8005598:	e005      	b.n	80055a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fa27 	bl	80059ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 fa38 	bl	8005a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d020      	beq.n	80055f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f003 0308 	and.w	r3, r3, #8
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d01b      	beq.n	80055f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f06f 0208 	mvn.w	r2, #8
 80055c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2204      	movs	r2, #4
 80055ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	f003 0303 	and.w	r3, r3, #3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fa0f 	bl	8005a02 <HAL_TIM_IC_CaptureCallback>
 80055e4:	e005      	b.n	80055f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fa01 	bl	80059ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fa12 	bl	8005a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f003 0310 	and.w	r3, r3, #16
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d020      	beq.n	8005644 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f003 0310 	and.w	r3, r3, #16
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01b      	beq.n	8005644 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0210 	mvn.w	r2, #16
 8005614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2208      	movs	r2, #8
 800561a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f9e9 	bl	8005a02 <HAL_TIM_IC_CaptureCallback>
 8005630:	e005      	b.n	800563e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f9db 	bl	80059ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f9ec 	bl	8005a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00c      	beq.n	8005668 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	d007      	beq.n	8005668 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0201 	mvn.w	r2, #1
 8005660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fc fa50 	bl	8001b08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00c      	beq.n	800568c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 fd24 	bl	80060d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00c      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f9bd 	bl	8005a2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00c      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f003 0320 	and.w	r3, r3, #32
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d007      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0220 	mvn.w	r2, #32
 80056cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fcf6 	bl	80060c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056d4:	bf00      	nop
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d101      	bne.n	80056fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056f6:	2302      	movs	r3, #2
 80056f8:	e0ae      	b.n	8005858 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b0c      	cmp	r3, #12
 8005706:	f200 809f 	bhi.w	8005848 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800570a:	a201      	add	r2, pc, #4	@ (adr r2, 8005710 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800570c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005710:	08005745 	.word	0x08005745
 8005714:	08005849 	.word	0x08005849
 8005718:	08005849 	.word	0x08005849
 800571c:	08005849 	.word	0x08005849
 8005720:	08005785 	.word	0x08005785
 8005724:	08005849 	.word	0x08005849
 8005728:	08005849 	.word	0x08005849
 800572c:	08005849 	.word	0x08005849
 8005730:	080057c7 	.word	0x080057c7
 8005734:	08005849 	.word	0x08005849
 8005738:	08005849 	.word	0x08005849
 800573c:	08005849 	.word	0x08005849
 8005740:	08005807 	.word	0x08005807
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	4618      	mov	r0, r3
 800574c:	f000 f9fe 	bl	8005b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0208 	orr.w	r2, r2, #8
 800575e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f022 0204 	bic.w	r2, r2, #4
 800576e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6999      	ldr	r1, [r3, #24]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	691a      	ldr	r2, [r3, #16]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	619a      	str	r2, [r3, #24]
      break;
 8005782:	e064      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68b9      	ldr	r1, [r7, #8]
 800578a:	4618      	mov	r0, r3
 800578c:	f000 fa44 	bl	8005c18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699a      	ldr	r2, [r3, #24]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800579e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699a      	ldr	r2, [r3, #24]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6999      	ldr	r1, [r3, #24]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	021a      	lsls	r2, r3, #8
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	619a      	str	r2, [r3, #24]
      break;
 80057c4:	e043      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fa8f 	bl	8005cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f042 0208 	orr.w	r2, r2, #8
 80057e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69da      	ldr	r2, [r3, #28]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 0204 	bic.w	r2, r2, #4
 80057f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69d9      	ldr	r1, [r3, #28]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	61da      	str	r2, [r3, #28]
      break;
 8005804:	e023      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68b9      	ldr	r1, [r7, #8]
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fad9 	bl	8005dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	69da      	ldr	r2, [r3, #28]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	69da      	ldr	r2, [r3, #28]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69d9      	ldr	r1, [r3, #28]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	021a      	lsls	r2, r3, #8
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	61da      	str	r2, [r3, #28]
      break;
 8005846:	e002      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	75fb      	strb	r3, [r7, #23]
      break;
 800584c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005856:	7dfb      	ldrb	r3, [r7, #23]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800586a:	2300      	movs	r3, #0
 800586c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005874:	2b01      	cmp	r3, #1
 8005876:	d101      	bne.n	800587c <HAL_TIM_ConfigClockSource+0x1c>
 8005878:	2302      	movs	r3, #2
 800587a:	e0b4      	b.n	80059e6 <HAL_TIM_ConfigClockSource+0x186>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800589a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058b4:	d03e      	beq.n	8005934 <HAL_TIM_ConfigClockSource+0xd4>
 80058b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058ba:	f200 8087 	bhi.w	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c2:	f000 8086 	beq.w	80059d2 <HAL_TIM_ConfigClockSource+0x172>
 80058c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ca:	d87f      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058cc:	2b70      	cmp	r3, #112	@ 0x70
 80058ce:	d01a      	beq.n	8005906 <HAL_TIM_ConfigClockSource+0xa6>
 80058d0:	2b70      	cmp	r3, #112	@ 0x70
 80058d2:	d87b      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058d4:	2b60      	cmp	r3, #96	@ 0x60
 80058d6:	d050      	beq.n	800597a <HAL_TIM_ConfigClockSource+0x11a>
 80058d8:	2b60      	cmp	r3, #96	@ 0x60
 80058da:	d877      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058dc:	2b50      	cmp	r3, #80	@ 0x50
 80058de:	d03c      	beq.n	800595a <HAL_TIM_ConfigClockSource+0xfa>
 80058e0:	2b50      	cmp	r3, #80	@ 0x50
 80058e2:	d873      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058e4:	2b40      	cmp	r3, #64	@ 0x40
 80058e6:	d058      	beq.n	800599a <HAL_TIM_ConfigClockSource+0x13a>
 80058e8:	2b40      	cmp	r3, #64	@ 0x40
 80058ea:	d86f      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058ec:	2b30      	cmp	r3, #48	@ 0x30
 80058ee:	d064      	beq.n	80059ba <HAL_TIM_ConfigClockSource+0x15a>
 80058f0:	2b30      	cmp	r3, #48	@ 0x30
 80058f2:	d86b      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058f4:	2b20      	cmp	r3, #32
 80058f6:	d060      	beq.n	80059ba <HAL_TIM_ConfigClockSource+0x15a>
 80058f8:	2b20      	cmp	r3, #32
 80058fa:	d867      	bhi.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d05c      	beq.n	80059ba <HAL_TIM_ConfigClockSource+0x15a>
 8005900:	2b10      	cmp	r3, #16
 8005902:	d05a      	beq.n	80059ba <HAL_TIM_ConfigClockSource+0x15a>
 8005904:	e062      	b.n	80059cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005916:	f000 fb1f 	bl	8005f58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	609a      	str	r2, [r3, #8]
      break;
 8005932:	e04f      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005944:	f000 fb08 	bl	8005f58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689a      	ldr	r2, [r3, #8]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005956:	609a      	str	r2, [r3, #8]
      break;
 8005958:	e03c      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005966:	461a      	mov	r2, r3
 8005968:	f000 fa7c 	bl	8005e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2150      	movs	r1, #80	@ 0x50
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fad5 	bl	8005f22 <TIM_ITRx_SetConfig>
      break;
 8005978:	e02c      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005986:	461a      	mov	r2, r3
 8005988:	f000 fa9b 	bl	8005ec2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2160      	movs	r1, #96	@ 0x60
 8005992:	4618      	mov	r0, r3
 8005994:	f000 fac5 	bl	8005f22 <TIM_ITRx_SetConfig>
      break;
 8005998:	e01c      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059a6:	461a      	mov	r2, r3
 80059a8:	f000 fa5c 	bl	8005e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2140      	movs	r1, #64	@ 0x40
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fab5 	bl	8005f22 <TIM_ITRx_SetConfig>
      break;
 80059b8:	e00c      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4619      	mov	r1, r3
 80059c4:	4610      	mov	r0, r2
 80059c6:	f000 faac 	bl	8005f22 <TIM_ITRx_SetConfig>
      break;
 80059ca:	e003      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	73fb      	strb	r3, [r7, #15]
      break;
 80059d0:	e000      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a0a:	bf00      	nop
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b083      	sub	sp, #12
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a32:	bf00      	nop
 8005a34:	370c      	adds	r7, #12
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
	...

08005a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a37      	ldr	r2, [pc, #220]	@ (8005b30 <TIM_Base_SetConfig+0xf0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00f      	beq.n	8005a78 <TIM_Base_SetConfig+0x38>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a5e:	d00b      	beq.n	8005a78 <TIM_Base_SetConfig+0x38>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a34      	ldr	r2, [pc, #208]	@ (8005b34 <TIM_Base_SetConfig+0xf4>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d007      	beq.n	8005a78 <TIM_Base_SetConfig+0x38>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a33      	ldr	r2, [pc, #204]	@ (8005b38 <TIM_Base_SetConfig+0xf8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d003      	beq.n	8005a78 <TIM_Base_SetConfig+0x38>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a32      	ldr	r2, [pc, #200]	@ (8005b3c <TIM_Base_SetConfig+0xfc>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d108      	bne.n	8005a8a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a28      	ldr	r2, [pc, #160]	@ (8005b30 <TIM_Base_SetConfig+0xf0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01b      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a98:	d017      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a25      	ldr	r2, [pc, #148]	@ (8005b34 <TIM_Base_SetConfig+0xf4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d013      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a24      	ldr	r2, [pc, #144]	@ (8005b38 <TIM_Base_SetConfig+0xf8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d00f      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a23      	ldr	r2, [pc, #140]	@ (8005b3c <TIM_Base_SetConfig+0xfc>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d00b      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a22      	ldr	r2, [pc, #136]	@ (8005b40 <TIM_Base_SetConfig+0x100>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d007      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a21      	ldr	r2, [pc, #132]	@ (8005b44 <TIM_Base_SetConfig+0x104>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d003      	beq.n	8005aca <TIM_Base_SetConfig+0x8a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a20      	ldr	r2, [pc, #128]	@ (8005b48 <TIM_Base_SetConfig+0x108>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d108      	bne.n	8005adc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	689a      	ldr	r2, [r3, #8]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a0c      	ldr	r2, [pc, #48]	@ (8005b30 <TIM_Base_SetConfig+0xf0>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d103      	bne.n	8005b0a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	691a      	ldr	r2, [r3, #16]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f043 0204 	orr.w	r2, r3, #4
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	601a      	str	r2, [r3, #0]
}
 8005b22:	bf00      	nop
 8005b24:	3714      	adds	r7, #20
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	40010000 	.word	0x40010000
 8005b34:	40000400 	.word	0x40000400
 8005b38:	40000800 	.word	0x40000800
 8005b3c:	40000c00 	.word	0x40000c00
 8005b40:	40014000 	.word	0x40014000
 8005b44:	40014400 	.word	0x40014400
 8005b48:	40014800 	.word	0x40014800

08005b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	f023 0201 	bic.w	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0302 	bic.w	r3, r3, #2
 8005b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10c      	bne.n	8005bc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0308 	bic.w	r3, r3, #8
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f023 0304 	bic.w	r3, r3, #4
 8005bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a13      	ldr	r2, [pc, #76]	@ (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d111      	bne.n	8005bee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	40010000 	.word	0x40010000

08005c18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f023 0210 	bic.w	r2, r3, #16
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0320 	bic.w	r3, r3, #32
 8005c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a1e      	ldr	r2, [pc, #120]	@ (8005cec <TIM_OC2_SetConfig+0xd4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d10d      	bne.n	8005c94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a15      	ldr	r2, [pc, #84]	@ (8005cec <TIM_OC2_SetConfig+0xd4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d113      	bne.n	8005cc4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ca2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005caa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	40010000 	.word	0x40010000

08005cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0303 	bic.w	r3, r3, #3
 8005d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	021b      	lsls	r3, r3, #8
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a1d      	ldr	r2, [pc, #116]	@ (8005dc0 <TIM_OC3_SetConfig+0xd0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d10d      	bne.n	8005d6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a14      	ldr	r2, [pc, #80]	@ (8005dc0 <TIM_OC3_SetConfig+0xd0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d113      	bne.n	8005d9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	621a      	str	r2, [r3, #32]
}
 8005db4:	bf00      	nop
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	40010000 	.word	0x40010000

08005dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	021b      	lsls	r3, r3, #8
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	031b      	lsls	r3, r3, #12
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a10      	ldr	r2, [pc, #64]	@ (8005e60 <TIM_OC4_SetConfig+0x9c>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d109      	bne.n	8005e38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	019b      	lsls	r3, r3, #6
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	697a      	ldr	r2, [r7, #20]
 8005e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	621a      	str	r2, [r3, #32]
}
 8005e52:	bf00      	nop
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	40010000 	.word	0x40010000

08005e64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f023 0201 	bic.w	r2, r3, #1
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f023 030a 	bic.w	r3, r3, #10
 8005ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	621a      	str	r2, [r3, #32]
}
 8005eb6:	bf00      	nop
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr

08005ec2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	b087      	sub	sp, #28
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	60f8      	str	r0, [r7, #12]
 8005eca:	60b9      	str	r1, [r7, #8]
 8005ecc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6a1b      	ldr	r3, [r3, #32]
 8005ed8:	f023 0210 	bic.w	r2, r3, #16
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	031b      	lsls	r3, r3, #12
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005efe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	621a      	str	r2, [r3, #32]
}
 8005f16:	bf00      	nop
 8005f18:	371c      	adds	r7, #28
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b085      	sub	sp, #20
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f3a:	683a      	ldr	r2, [r7, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	f043 0307 	orr.w	r3, r3, #7
 8005f44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	609a      	str	r2, [r3, #8]
}
 8005f4c:	bf00      	nop
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	021a      	lsls	r2, r3, #8
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	431a      	orrs	r2, r3
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	609a      	str	r2, [r3, #8]
}
 8005f8c:	bf00      	nop
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f003 031f 	and.w	r3, r3, #31
 8005faa:	2201      	movs	r2, #1
 8005fac:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6a1a      	ldr	r2, [r3, #32]
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	43db      	mvns	r3, r3
 8005fba:	401a      	ands	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6a1a      	ldr	r2, [r3, #32]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f003 031f 	and.w	r3, r3, #31
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
	...

08005fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e050      	b.n	800609e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1c      	ldr	r2, [pc, #112]	@ (80060ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d018      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006048:	d013      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a18      	ldr	r2, [pc, #96]	@ (80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d00e      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a16      	ldr	r2, [pc, #88]	@ (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d009      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a15      	ldr	r2, [pc, #84]	@ (80060b8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d004      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a13      	ldr	r2, [pc, #76]	@ (80060bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d10c      	bne.n	800608c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006078:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	4313      	orrs	r3, r2
 8006082:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	40010000 	.word	0x40010000
 80060b0:	40000400 	.word	0x40000400
 80060b4:	40000800 	.word	0x40000800
 80060b8:	40000c00 	.word	0x40000c00
 80060bc:	40014000 	.word	0x40014000

080060c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060e8:	b084      	sub	sp, #16
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b084      	sub	sp, #16
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	f107 001c 	add.w	r0, r7, #28
 80060f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d123      	bne.n	800614a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006106:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800612a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800612e:	2b01      	cmp	r3, #1
 8006130:	d105      	bne.n	800613e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f001 fae8 	bl	8007714 <USB_CoreReset>
 8006144:	4603      	mov	r3, r0
 8006146:	73fb      	strb	r3, [r7, #15]
 8006148:	e01b      	b.n	8006182 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f001 fadc 	bl	8007714 <USB_CoreReset>
 800615c:	4603      	mov	r3, r0
 800615e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006160:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006164:	2b00      	cmp	r3, #0
 8006166:	d106      	bne.n	8006176 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	639a      	str	r2, [r3, #56]	@ 0x38
 8006174:	e005      	b.n	8006182 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006182:	7fbb      	ldrb	r3, [r7, #30]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d10b      	bne.n	80061a0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f043 0206 	orr.w	r2, r3, #6
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f043 0220 	orr.w	r2, r3, #32
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061ac:	b004      	add	sp, #16
 80061ae:	4770      	bx	lr

080061b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	4613      	mov	r3, r2
 80061bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d165      	bne.n	8006290 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	4a41      	ldr	r2, [pc, #260]	@ (80062cc <USB_SetTurnaroundTime+0x11c>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d906      	bls.n	80061da <USB_SetTurnaroundTime+0x2a>
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	4a40      	ldr	r2, [pc, #256]	@ (80062d0 <USB_SetTurnaroundTime+0x120>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d202      	bcs.n	80061da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80061d4:	230f      	movs	r3, #15
 80061d6:	617b      	str	r3, [r7, #20]
 80061d8:	e062      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	4a3c      	ldr	r2, [pc, #240]	@ (80062d0 <USB_SetTurnaroundTime+0x120>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d306      	bcc.n	80061f0 <USB_SetTurnaroundTime+0x40>
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	4a3b      	ldr	r2, [pc, #236]	@ (80062d4 <USB_SetTurnaroundTime+0x124>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d202      	bcs.n	80061f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80061ea:	230e      	movs	r3, #14
 80061ec:	617b      	str	r3, [r7, #20]
 80061ee:	e057      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4a38      	ldr	r2, [pc, #224]	@ (80062d4 <USB_SetTurnaroundTime+0x124>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d306      	bcc.n	8006206 <USB_SetTurnaroundTime+0x56>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	4a37      	ldr	r2, [pc, #220]	@ (80062d8 <USB_SetTurnaroundTime+0x128>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d202      	bcs.n	8006206 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006200:	230d      	movs	r3, #13
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	e04c      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	4a33      	ldr	r2, [pc, #204]	@ (80062d8 <USB_SetTurnaroundTime+0x128>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d306      	bcc.n	800621c <USB_SetTurnaroundTime+0x6c>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	4a32      	ldr	r2, [pc, #200]	@ (80062dc <USB_SetTurnaroundTime+0x12c>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d802      	bhi.n	800621c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006216:	230c      	movs	r3, #12
 8006218:	617b      	str	r3, [r7, #20]
 800621a:	e041      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	4a2f      	ldr	r2, [pc, #188]	@ (80062dc <USB_SetTurnaroundTime+0x12c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d906      	bls.n	8006232 <USB_SetTurnaroundTime+0x82>
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	4a2e      	ldr	r2, [pc, #184]	@ (80062e0 <USB_SetTurnaroundTime+0x130>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d802      	bhi.n	8006232 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800622c:	230b      	movs	r3, #11
 800622e:	617b      	str	r3, [r7, #20]
 8006230:	e036      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	4a2a      	ldr	r2, [pc, #168]	@ (80062e0 <USB_SetTurnaroundTime+0x130>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d906      	bls.n	8006248 <USB_SetTurnaroundTime+0x98>
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	4a29      	ldr	r2, [pc, #164]	@ (80062e4 <USB_SetTurnaroundTime+0x134>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d802      	bhi.n	8006248 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006242:	230a      	movs	r3, #10
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	e02b      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	4a26      	ldr	r2, [pc, #152]	@ (80062e4 <USB_SetTurnaroundTime+0x134>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d906      	bls.n	800625e <USB_SetTurnaroundTime+0xae>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	4a25      	ldr	r2, [pc, #148]	@ (80062e8 <USB_SetTurnaroundTime+0x138>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d202      	bcs.n	800625e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006258:	2309      	movs	r3, #9
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	e020      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	4a21      	ldr	r2, [pc, #132]	@ (80062e8 <USB_SetTurnaroundTime+0x138>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d306      	bcc.n	8006274 <USB_SetTurnaroundTime+0xc4>
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	4a20      	ldr	r2, [pc, #128]	@ (80062ec <USB_SetTurnaroundTime+0x13c>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d802      	bhi.n	8006274 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800626e:	2308      	movs	r3, #8
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	e015      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	4a1d      	ldr	r2, [pc, #116]	@ (80062ec <USB_SetTurnaroundTime+0x13c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d906      	bls.n	800628a <USB_SetTurnaroundTime+0xda>
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4a1c      	ldr	r2, [pc, #112]	@ (80062f0 <USB_SetTurnaroundTime+0x140>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d202      	bcs.n	800628a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006284:	2307      	movs	r3, #7
 8006286:	617b      	str	r3, [r7, #20]
 8006288:	e00a      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800628a:	2306      	movs	r3, #6
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	e007      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006290:	79fb      	ldrb	r3, [r7, #7]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d102      	bne.n	800629c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006296:	2309      	movs	r3, #9
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	e001      	b.n	80062a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800629c:	2309      	movs	r3, #9
 800629e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	68da      	ldr	r2, [r3, #12]
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	029b      	lsls	r3, r3, #10
 80062b4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80062b8:	431a      	orrs	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	00d8acbf 	.word	0x00d8acbf
 80062d0:	00e4e1c0 	.word	0x00e4e1c0
 80062d4:	00f42400 	.word	0x00f42400
 80062d8:	01067380 	.word	0x01067380
 80062dc:	011a499f 	.word	0x011a499f
 80062e0:	01312cff 	.word	0x01312cff
 80062e4:	014ca43f 	.word	0x014ca43f
 80062e8:	016e3600 	.word	0x016e3600
 80062ec:	01a6ab1f 	.word	0x01a6ab1f
 80062f0:	01e84800 	.word	0x01e84800

080062f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f043 0201 	orr.w	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006316:	b480      	push	{r7}
 8006318:	b083      	sub	sp, #12
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f023 0201 	bic.w	r2, r3, #1
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	460b      	mov	r3, r1
 8006342:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006354:	78fb      	ldrb	r3, [r7, #3]
 8006356:	2b01      	cmp	r3, #1
 8006358:	d115      	bne.n	8006386 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006366:	200a      	movs	r0, #10
 8006368:	f7fc fc8c 	bl	8002c84 <HAL_Delay>
      ms += 10U;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	330a      	adds	r3, #10
 8006370:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f001 f93f 	bl	80075f6 <USB_GetMode>
 8006378:	4603      	mov	r3, r0
 800637a:	2b01      	cmp	r3, #1
 800637c:	d01e      	beq.n	80063bc <USB_SetCurrentMode+0x84>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2bc7      	cmp	r3, #199	@ 0xc7
 8006382:	d9f0      	bls.n	8006366 <USB_SetCurrentMode+0x2e>
 8006384:	e01a      	b.n	80063bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006386:	78fb      	ldrb	r3, [r7, #3]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d115      	bne.n	80063b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006398:	200a      	movs	r0, #10
 800639a:	f7fc fc73 	bl	8002c84 <HAL_Delay>
      ms += 10U;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	330a      	adds	r3, #10
 80063a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f001 f926 	bl	80075f6 <USB_GetMode>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <USB_SetCurrentMode+0x84>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80063b4:	d9f0      	bls.n	8006398 <USB_SetCurrentMode+0x60>
 80063b6:	e001      	b.n	80063bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e005      	b.n	80063c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2bc8      	cmp	r3, #200	@ 0xc8
 80063c0:	d101      	bne.n	80063c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e000      	b.n	80063c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80063d0:	b084      	sub	sp, #16
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b086      	sub	sp, #24
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
 80063da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80063de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80063e2:	2300      	movs	r3, #0
 80063e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80063ea:	2300      	movs	r3, #0
 80063ec:	613b      	str	r3, [r7, #16]
 80063ee:	e009      	b.n	8006404 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	3340      	adds	r3, #64	@ 0x40
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	2200      	movs	r2, #0
 80063fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	3301      	adds	r3, #1
 8006402:	613b      	str	r3, [r7, #16]
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	2b0e      	cmp	r3, #14
 8006408:	d9f2      	bls.n	80063f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800640a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800640e:	2b00      	cmp	r3, #0
 8006410:	d11c      	bne.n	800644c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006420:	f043 0302 	orr.w	r3, r3, #2
 8006424:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800642a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006436:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006442:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	639a      	str	r2, [r3, #56]	@ 0x38
 800644a:	e00b      	b.n	8006464 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006450:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800646a:	461a      	mov	r2, r3
 800646c:	2300      	movs	r3, #0
 800646e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006470:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006474:	2b01      	cmp	r3, #1
 8006476:	d10d      	bne.n	8006494 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006478:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800647c:	2b00      	cmp	r3, #0
 800647e:	d104      	bne.n	800648a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006480:	2100      	movs	r1, #0
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f968 	bl	8006758 <USB_SetDevSpeed>
 8006488:	e008      	b.n	800649c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800648a:	2101      	movs	r1, #1
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 f963 	bl	8006758 <USB_SetDevSpeed>
 8006492:	e003      	b.n	800649c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006494:	2103      	movs	r1, #3
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f95e 	bl	8006758 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800649c:	2110      	movs	r1, #16
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f8fa 	bl	8006698 <USB_FlushTxFifo>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d001      	beq.n	80064ae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f924 	bl	80066fc <USB_FlushRxFifo>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d001      	beq.n	80064be <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064c4:	461a      	mov	r2, r3
 80064c6:	2300      	movs	r3, #0
 80064c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064d0:	461a      	mov	r2, r3
 80064d2:	2300      	movs	r3, #0
 80064d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064dc:	461a      	mov	r2, r3
 80064de:	2300      	movs	r3, #0
 80064e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064e2:	2300      	movs	r3, #0
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	e043      	b.n	8006570 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	015a      	lsls	r2, r3, #5
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	4413      	add	r3, r2
 80064f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064fe:	d118      	bne.n	8006532 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10a      	bne.n	800651c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006512:	461a      	mov	r2, r3
 8006514:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	e013      	b.n	8006544 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006528:	461a      	mov	r2, r3
 800652a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	e008      	b.n	8006544 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800653e:	461a      	mov	r2, r3
 8006540:	2300      	movs	r3, #0
 8006542:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006550:	461a      	mov	r2, r3
 8006552:	2300      	movs	r3, #0
 8006554:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4413      	add	r3, r2
 800655e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006562:	461a      	mov	r2, r3
 8006564:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006568:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	3301      	adds	r3, #1
 800656e:	613b      	str	r3, [r7, #16]
 8006570:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006574:	461a      	mov	r2, r3
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	4293      	cmp	r3, r2
 800657a:	d3b5      	bcc.n	80064e8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800657c:	2300      	movs	r3, #0
 800657e:	613b      	str	r3, [r7, #16]
 8006580:	e043      	b.n	800660a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	015a      	lsls	r2, r3, #5
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4413      	add	r3, r2
 800658a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006594:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006598:	d118      	bne.n	80065cc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10a      	bne.n	80065b6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	015a      	lsls	r2, r3, #5
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	4413      	add	r3, r2
 80065a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ac:	461a      	mov	r2, r3
 80065ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80065b2:	6013      	str	r3, [r2, #0]
 80065b4:	e013      	b.n	80065de <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c2:	461a      	mov	r2, r3
 80065c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80065c8:	6013      	str	r3, [r2, #0]
 80065ca:	e008      	b.n	80065de <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	015a      	lsls	r2, r3, #5
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4413      	add	r3, r2
 80065d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065d8:	461a      	mov	r2, r3
 80065da:	2300      	movs	r3, #0
 80065dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ea:	461a      	mov	r2, r3
 80065ec:	2300      	movs	r3, #0
 80065ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	015a      	lsls	r2, r3, #5
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4413      	add	r3, r2
 80065f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065fc:	461a      	mov	r2, r3
 80065fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006602:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	3301      	adds	r3, #1
 8006608:	613b      	str	r3, [r7, #16]
 800660a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800660e:	461a      	mov	r2, r3
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	4293      	cmp	r3, r2
 8006614:	d3b5      	bcc.n	8006582 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006628:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006636:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006638:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800663c:	2b00      	cmp	r3, #0
 800663e:	d105      	bne.n	800664c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	f043 0210 	orr.w	r2, r3, #16
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	699a      	ldr	r2, [r3, #24]
 8006650:	4b10      	ldr	r3, [pc, #64]	@ (8006694 <USB_DevInit+0x2c4>)
 8006652:	4313      	orrs	r3, r2
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006658:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800665c:	2b00      	cmp	r3, #0
 800665e:	d005      	beq.n	800666c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f043 0208 	orr.w	r2, r3, #8
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800666c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006670:	2b01      	cmp	r3, #1
 8006672:	d107      	bne.n	8006684 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800667c:	f043 0304 	orr.w	r3, r3, #4
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006684:	7dfb      	ldrb	r3, [r7, #23]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006690:	b004      	add	sp, #16
 8006692:	4770      	bx	lr
 8006694:	803c3800 	.word	0x803c3800

08006698 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	3301      	adds	r3, #1
 80066aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066b2:	d901      	bls.n	80066b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e01b      	b.n	80066f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	daf2      	bge.n	80066a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80066c0:	2300      	movs	r3, #0
 80066c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	019b      	lsls	r3, r3, #6
 80066c8:	f043 0220 	orr.w	r2, r3, #32
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	3301      	adds	r3, #1
 80066d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066dc:	d901      	bls.n	80066e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e006      	b.n	80066f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d0f0      	beq.n	80066d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3301      	adds	r3, #1
 800670c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006714:	d901      	bls.n	800671a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e018      	b.n	800674c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	daf2      	bge.n	8006708 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2210      	movs	r2, #16
 800672a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3301      	adds	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006738:	d901      	bls.n	800673e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e006      	b.n	800674c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	f003 0310 	and.w	r3, r3, #16
 8006746:	2b10      	cmp	r3, #16
 8006748:	d0f0      	beq.n	800672c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	68f9      	ldr	r1, [r7, #12]
 8006774:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006778:	4313      	orrs	r3, r2
 800677a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800678a:	b480      	push	{r7}
 800678c:	b087      	sub	sp, #28
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f003 0306 	and.w	r3, r3, #6
 80067a2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d102      	bne.n	80067b0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80067aa:	2300      	movs	r3, #0
 80067ac:	75fb      	strb	r3, [r7, #23]
 80067ae:	e00a      	b.n	80067c6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d002      	beq.n	80067bc <USB_GetDevSpeed+0x32>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2b06      	cmp	r3, #6
 80067ba:	d102      	bne.n	80067c2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80067bc:	2302      	movs	r3, #2
 80067be:	75fb      	strb	r3, [r7, #23]
 80067c0:	e001      	b.n	80067c6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80067c2:	230f      	movs	r3, #15
 80067c4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80067c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	371c      	adds	r7, #28
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	785b      	ldrb	r3, [r3, #1]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d13a      	bne.n	8006866 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067f6:	69da      	ldr	r2, [r3, #28]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	2101      	movs	r1, #1
 8006802:	fa01 f303 	lsl.w	r3, r1, r3
 8006806:	b29b      	uxth	r3, r3
 8006808:	68f9      	ldr	r1, [r7, #12]
 800680a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800680e:	4313      	orrs	r3, r2
 8006810:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	015a      	lsls	r2, r3, #5
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	4413      	add	r3, r2
 800681a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d155      	bne.n	80068d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	791b      	ldrb	r3, [r3, #4]
 8006842:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006844:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	059b      	lsls	r3, r3, #22
 800684a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800684c:	4313      	orrs	r3, r2
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	0151      	lsls	r1, r2, #5
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	440a      	add	r2, r1
 8006856:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800685a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800685e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	e036      	b.n	80068d4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800686c:	69da      	ldr	r2, [r3, #28]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	2101      	movs	r1, #1
 8006878:	fa01 f303 	lsl.w	r3, r1, r3
 800687c:	041b      	lsls	r3, r3, #16
 800687e:	68f9      	ldr	r1, [r7, #12]
 8006880:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006884:	4313      	orrs	r3, r2
 8006886:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	015a      	lsls	r2, r3, #5
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d11a      	bne.n	80068d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	791b      	ldrb	r3, [r3, #4]
 80068b8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80068ba:	430b      	orrs	r3, r1
 80068bc:	4313      	orrs	r3, r2
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	0151      	lsls	r1, r2, #5
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	440a      	add	r2, r1
 80068c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068d2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
	...

080068e4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	785b      	ldrb	r3, [r3, #1]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d161      	bne.n	80069c4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	015a      	lsls	r2, r3, #5
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4413      	add	r3, r2
 8006908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006912:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006916:	d11f      	bne.n	8006958 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	0151      	lsls	r1, r2, #5
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	440a      	add	r2, r1
 800692e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006932:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006936:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	015a      	lsls	r2, r3, #5
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	4413      	add	r3, r2
 8006940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	0151      	lsls	r1, r2, #5
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	440a      	add	r2, r1
 800694e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006952:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006956:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800695e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	f003 030f 	and.w	r3, r3, #15
 8006968:	2101      	movs	r1, #1
 800696a:	fa01 f303 	lsl.w	r3, r1, r3
 800696e:	b29b      	uxth	r3, r3
 8006970:	43db      	mvns	r3, r3
 8006972:	68f9      	ldr	r1, [r7, #12]
 8006974:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006978:	4013      	ands	r3, r2
 800697a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006982:	69da      	ldr	r2, [r3, #28]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	f003 030f 	and.w	r3, r3, #15
 800698c:	2101      	movs	r1, #1
 800698e:	fa01 f303 	lsl.w	r3, r1, r3
 8006992:	b29b      	uxth	r3, r3
 8006994:	43db      	mvns	r3, r3
 8006996:	68f9      	ldr	r1, [r7, #12]
 8006998:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800699c:	4013      	ands	r3, r2
 800699e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	015a      	lsls	r2, r3, #5
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4413      	add	r3, r2
 80069a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	0159      	lsls	r1, r3, #5
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	440b      	add	r3, r1
 80069b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ba:	4619      	mov	r1, r3
 80069bc:	4b35      	ldr	r3, [pc, #212]	@ (8006a94 <USB_DeactivateEndpoint+0x1b0>)
 80069be:	4013      	ands	r3, r2
 80069c0:	600b      	str	r3, [r1, #0]
 80069c2:	e060      	b.n	8006a86 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069da:	d11f      	bne.n	8006a1c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	015a      	lsls	r2, r3, #5
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	0151      	lsls	r1, r2, #5
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	440a      	add	r2, r1
 80069f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069fa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	0151      	lsls	r1, r2, #5
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	440a      	add	r2, r1
 8006a12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a1a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	f003 030f 	and.w	r3, r3, #15
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a32:	041b      	lsls	r3, r3, #16
 8006a34:	43db      	mvns	r3, r3
 8006a36:	68f9      	ldr	r1, [r7, #12]
 8006a38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a46:	69da      	ldr	r2, [r3, #28]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	f003 030f 	and.w	r3, r3, #15
 8006a50:	2101      	movs	r1, #1
 8006a52:	fa01 f303 	lsl.w	r3, r1, r3
 8006a56:	041b      	lsls	r3, r3, #16
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	68f9      	ldr	r1, [r7, #12]
 8006a5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a60:	4013      	ands	r3, r2
 8006a62:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	0159      	lsls	r1, r3, #5
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	440b      	add	r3, r1
 8006a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a7e:	4619      	mov	r1, r3
 8006a80:	4b05      	ldr	r3, [pc, #20]	@ (8006a98 <USB_DeactivateEndpoint+0x1b4>)
 8006a82:	4013      	ands	r3, r2
 8006a84:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	ec337800 	.word	0xec337800
 8006a98:	eff37800 	.word	0xeff37800

08006a9c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08a      	sub	sp, #40	@ 0x28
 8006aa0:	af02      	add	r7, sp, #8
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	785b      	ldrb	r3, [r3, #1]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	f040 817f 	bne.w	8006dbc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d132      	bne.n	8006b2c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	015a      	lsls	r2, r3, #5
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	4413      	add	r3, r2
 8006ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	0151      	lsls	r1, r2, #5
 8006ad8:	69fa      	ldr	r2, [r7, #28]
 8006ada:	440a      	add	r2, r1
 8006adc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ae0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006ae4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006ae8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	015a      	lsls	r2, r3, #5
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	4413      	add	r3, r2
 8006af2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	69ba      	ldr	r2, [r7, #24]
 8006afa:	0151      	lsls	r1, r2, #5
 8006afc:	69fa      	ldr	r2, [r7, #28]
 8006afe:	440a      	add	r2, r1
 8006b00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	015a      	lsls	r2, r3, #5
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	4413      	add	r3, r2
 8006b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	69ba      	ldr	r2, [r7, #24]
 8006b1a:	0151      	lsls	r1, r2, #5
 8006b1c:	69fa      	ldr	r2, [r7, #28]
 8006b1e:	440a      	add	r2, r1
 8006b20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b24:	0cdb      	lsrs	r3, r3, #19
 8006b26:	04db      	lsls	r3, r3, #19
 8006b28:	6113      	str	r3, [r2, #16]
 8006b2a:	e097      	b.n	8006c5c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	015a      	lsls	r2, r3, #5
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	4413      	add	r3, r2
 8006b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	69ba      	ldr	r2, [r7, #24]
 8006b3c:	0151      	lsls	r1, r2, #5
 8006b3e:	69fa      	ldr	r2, [r7, #28]
 8006b40:	440a      	add	r2, r1
 8006b42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b46:	0cdb      	lsrs	r3, r3, #19
 8006b48:	04db      	lsls	r3, r3, #19
 8006b4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	015a      	lsls	r2, r3, #5
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	4413      	add	r3, r2
 8006b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	69ba      	ldr	r2, [r7, #24]
 8006b5c:	0151      	lsls	r1, r2, #5
 8006b5e:	69fa      	ldr	r2, [r7, #28]
 8006b60:	440a      	add	r2, r1
 8006b62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b66:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006b6a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006b6e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d11a      	bne.n	8006bac <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	691a      	ldr	r2, [r3, #16]
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d903      	bls.n	8006b8a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	689a      	ldr	r2, [r3, #8]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	69ba      	ldr	r2, [r7, #24]
 8006b9a:	0151      	lsls	r1, r2, #5
 8006b9c:	69fa      	ldr	r2, [r7, #28]
 8006b9e:	440a      	add	r2, r1
 8006ba0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ba4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ba8:	6113      	str	r3, [r2, #16]
 8006baa:	e044      	b.n	8006c36 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	691a      	ldr	r2, [r3, #16]
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	1e5a      	subs	r2, r3, #1
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bc0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	015a      	lsls	r2, r3, #5
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	8afb      	ldrh	r3, [r7, #22]
 8006bd2:	04d9      	lsls	r1, r3, #19
 8006bd4:	4ba4      	ldr	r3, [pc, #656]	@ (8006e68 <USB_EPStartXfer+0x3cc>)
 8006bd6:	400b      	ands	r3, r1
 8006bd8:	69b9      	ldr	r1, [r7, #24]
 8006bda:	0148      	lsls	r0, r1, #5
 8006bdc:	69f9      	ldr	r1, [r7, #28]
 8006bde:	4401      	add	r1, r0
 8006be0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006be4:	4313      	orrs	r3, r2
 8006be6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	791b      	ldrb	r3, [r3, #4]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d122      	bne.n	8006c36 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	69fa      	ldr	r2, [r7, #28]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c0a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006c0e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	8afb      	ldrh	r3, [r7, #22]
 8006c20:	075b      	lsls	r3, r3, #29
 8006c22:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006c26:	69b9      	ldr	r1, [r7, #24]
 8006c28:	0148      	lsls	r0, r1, #5
 8006c2a:	69f9      	ldr	r1, [r7, #28]
 8006c2c:	4401      	add	r1, r0
 8006c2e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006c32:	4313      	orrs	r3, r2
 8006c34:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006c36:	69bb      	ldr	r3, [r7, #24]
 8006c38:	015a      	lsls	r2, r3, #5
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c42:	691a      	ldr	r2, [r3, #16]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c4c:	69b9      	ldr	r1, [r7, #24]
 8006c4e:	0148      	lsls	r0, r1, #5
 8006c50:	69f9      	ldr	r1, [r7, #28]
 8006c52:	4401      	add	r1, r0
 8006c54:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c5c:	79fb      	ldrb	r3, [r7, #7]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d14b      	bne.n	8006cfa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d009      	beq.n	8006c7e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c76:	461a      	mov	r2, r3
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	69db      	ldr	r3, [r3, #28]
 8006c7c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	791b      	ldrb	r3, [r3, #4]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d128      	bne.n	8006cd8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d110      	bne.n	8006cb8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	69ba      	ldr	r2, [r7, #24]
 8006ca6:	0151      	lsls	r1, r2, #5
 8006ca8:	69fa      	ldr	r2, [r7, #28]
 8006caa:	440a      	add	r2, r1
 8006cac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cb0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	e00f      	b.n	8006cd8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	015a      	lsls	r2, r3, #5
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	0151      	lsls	r1, r2, #5
 8006cca:	69fa      	ldr	r2, [r7, #28]
 8006ccc:	440a      	add	r2, r1
 8006cce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cd6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	4413      	add	r3, r2
 8006ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	0151      	lsls	r1, r2, #5
 8006cea:	69fa      	ldr	r2, [r7, #28]
 8006cec:	440a      	add	r2, r1
 8006cee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cf2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	e166      	b.n	8006fc8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	015a      	lsls	r2, r3, #5
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	4413      	add	r3, r2
 8006d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	0151      	lsls	r1, r2, #5
 8006d0c:	69fa      	ldr	r2, [r7, #28]
 8006d0e:	440a      	add	r2, r1
 8006d10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d14:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006d18:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	791b      	ldrb	r3, [r3, #4]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d015      	beq.n	8006d4e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f000 814e 	beq.w	8006fc8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	f003 030f 	and.w	r3, r3, #15
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d42:	69f9      	ldr	r1, [r7, #28]
 8006d44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	634b      	str	r3, [r1, #52]	@ 0x34
 8006d4c:	e13c      	b.n	8006fc8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d110      	bne.n	8006d80 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	015a      	lsls	r2, r3, #5
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	4413      	add	r3, r2
 8006d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	69ba      	ldr	r2, [r7, #24]
 8006d6e:	0151      	lsls	r1, r2, #5
 8006d70:	69fa      	ldr	r2, [r7, #28]
 8006d72:	440a      	add	r2, r1
 8006d74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	e00f      	b.n	8006da0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	015a      	lsls	r2, r3, #5
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	4413      	add	r3, r2
 8006d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	69ba      	ldr	r2, [r7, #24]
 8006d90:	0151      	lsls	r1, r2, #5
 8006d92:	69fa      	ldr	r2, [r7, #28]
 8006d94:	440a      	add	r2, r1
 8006d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d9e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	68d9      	ldr	r1, [r3, #12]
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	781a      	ldrb	r2, [r3, #0]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	b298      	uxth	r0, r3
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	4603      	mov	r3, r0
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 f9b9 	bl	800712c <USB_WritePacket>
 8006dba:	e105      	b.n	8006fc8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	015a      	lsls	r2, r3, #5
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	0151      	lsls	r1, r2, #5
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	440a      	add	r2, r1
 8006dd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dd6:	0cdb      	lsrs	r3, r3, #19
 8006dd8:	04db      	lsls	r3, r3, #19
 8006dda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	015a      	lsls	r2, r3, #5
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	4413      	add	r3, r2
 8006de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	69ba      	ldr	r2, [r7, #24]
 8006dec:	0151      	lsls	r1, r2, #5
 8006dee:	69fa      	ldr	r2, [r7, #28]
 8006df0:	440a      	add	r2, r1
 8006df2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006df6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006dfa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006dfe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d132      	bne.n	8006e6c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	689a      	ldr	r2, [r3, #8]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	689a      	ldr	r2, [r3, #8]
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	4413      	add	r3, r2
 8006e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e2a:	691a      	ldr	r2, [r3, #16]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e34:	69b9      	ldr	r1, [r7, #24]
 8006e36:	0148      	lsls	r0, r1, #5
 8006e38:	69f9      	ldr	r1, [r7, #28]
 8006e3a:	4401      	add	r1, r0
 8006e3c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e40:	4313      	orrs	r3, r2
 8006e42:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	015a      	lsls	r2, r3, #5
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	0151      	lsls	r1, r2, #5
 8006e56:	69fa      	ldr	r2, [r7, #28]
 8006e58:	440a      	add	r2, r1
 8006e5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e62:	6113      	str	r3, [r2, #16]
 8006e64:	e062      	b.n	8006f2c <USB_EPStartXfer+0x490>
 8006e66:	bf00      	nop
 8006e68:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d123      	bne.n	8006ebc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	015a      	lsls	r2, r3, #5
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e80:	691a      	ldr	r2, [r3, #16]
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e8a:	69b9      	ldr	r1, [r7, #24]
 8006e8c:	0148      	lsls	r0, r1, #5
 8006e8e:	69f9      	ldr	r1, [r7, #28]
 8006e90:	4401      	add	r1, r0
 8006e92:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e96:	4313      	orrs	r3, r2
 8006e98:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	69ba      	ldr	r2, [r7, #24]
 8006eaa:	0151      	lsls	r1, r2, #5
 8006eac:	69fa      	ldr	r2, [r7, #28]
 8006eae:	440a      	add	r2, r1
 8006eb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eb4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006eb8:	6113      	str	r3, [r2, #16]
 8006eba:	e037      	b.n	8006f2c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	691a      	ldr	r2, [r3, #16]
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	1e5a      	subs	r2, r3, #1
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	8afa      	ldrh	r2, [r7, #22]
 8006ed8:	fb03 f202 	mul.w	r2, r3, r2
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	015a      	lsls	r2, r3, #5
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eec:	691a      	ldr	r2, [r3, #16]
 8006eee:	8afb      	ldrh	r3, [r7, #22]
 8006ef0:	04d9      	lsls	r1, r3, #19
 8006ef2:	4b38      	ldr	r3, [pc, #224]	@ (8006fd4 <USB_EPStartXfer+0x538>)
 8006ef4:	400b      	ands	r3, r1
 8006ef6:	69b9      	ldr	r1, [r7, #24]
 8006ef8:	0148      	lsls	r0, r1, #5
 8006efa:	69f9      	ldr	r1, [r7, #28]
 8006efc:	4401      	add	r1, r0
 8006efe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006f02:	4313      	orrs	r3, r2
 8006f04:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	015a      	lsls	r2, r3, #5
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	6a1b      	ldr	r3, [r3, #32]
 8006f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f1c:	69b9      	ldr	r1, [r7, #24]
 8006f1e:	0148      	lsls	r0, r1, #5
 8006f20:	69f9      	ldr	r1, [r7, #28]
 8006f22:	4401      	add	r1, r0
 8006f24:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006f2c:	79fb      	ldrb	r3, [r7, #7]
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d10d      	bne.n	8006f4e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d009      	beq.n	8006f4e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	68d9      	ldr	r1, [r3, #12]
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	015a      	lsls	r2, r3, #5
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	4413      	add	r3, r2
 8006f46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f4a:	460a      	mov	r2, r1
 8006f4c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	791b      	ldrb	r3, [r3, #4]
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d128      	bne.n	8006fa8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d110      	bne.n	8006f88 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	69ba      	ldr	r2, [r7, #24]
 8006f76:	0151      	lsls	r1, r2, #5
 8006f78:	69fa      	ldr	r2, [r7, #28]
 8006f7a:	440a      	add	r2, r1
 8006f7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f84:	6013      	str	r3, [r2, #0]
 8006f86:	e00f      	b.n	8006fa8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	015a      	lsls	r2, r3, #5
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	4413      	add	r3, r2
 8006f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	69ba      	ldr	r2, [r7, #24]
 8006f98:	0151      	lsls	r1, r2, #5
 8006f9a:	69fa      	ldr	r2, [r7, #28]
 8006f9c:	440a      	add	r2, r1
 8006f9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fa6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	015a      	lsls	r2, r3, #5
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	4413      	add	r3, r2
 8006fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	69ba      	ldr	r2, [r7, #24]
 8006fb8:	0151      	lsls	r1, r2, #5
 8006fba:	69fa      	ldr	r2, [r7, #28]
 8006fbc:	440a      	add	r2, r1
 8006fbe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fc2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006fc6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3720      	adds	r7, #32
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	1ff80000 	.word	0x1ff80000

08006fd8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	785b      	ldrb	r3, [r3, #1]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d14a      	bne.n	800708c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800700a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800700e:	f040 8086 	bne.w	800711e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	015a      	lsls	r2, r3, #5
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	4413      	add	r3, r2
 800701c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	7812      	ldrb	r2, [r2, #0]
 8007026:	0151      	lsls	r1, r2, #5
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	440a      	add	r2, r1
 800702c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007030:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007034:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	4413      	add	r3, r2
 8007040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	7812      	ldrb	r2, [r2, #0]
 800704a:	0151      	lsls	r1, r2, #5
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	440a      	add	r2, r1
 8007050:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007054:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007058:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3301      	adds	r3, #1
 800705e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007066:	4293      	cmp	r3, r2
 8007068:	d902      	bls.n	8007070 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	75fb      	strb	r3, [r7, #23]
          break;
 800706e:	e056      	b.n	800711e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007084:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007088:	d0e7      	beq.n	800705a <USB_EPStopXfer+0x82>
 800708a:	e048      	b.n	800711e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070a4:	d13b      	bne.n	800711e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	7812      	ldrb	r2, [r2, #0]
 80070ba:	0151      	lsls	r1, r2, #5
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	440a      	add	r2, r1
 80070c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80070c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	683a      	ldr	r2, [r7, #0]
 80070dc:	7812      	ldrb	r2, [r2, #0]
 80070de:	0151      	lsls	r1, r2, #5
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	440a      	add	r2, r1
 80070e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	3301      	adds	r3, #1
 80070f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d902      	bls.n	8007104 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	75fb      	strb	r3, [r7, #23]
          break;
 8007102:	e00c      	b.n	800711e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	015a      	lsls	r2, r3, #5
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	4413      	add	r3, r2
 800710e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800711c:	d0e7      	beq.n	80070ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800711e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007120:	4618      	mov	r0, r3
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800712c:	b480      	push	{r7}
 800712e:	b089      	sub	sp, #36	@ 0x24
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	4611      	mov	r1, r2
 8007138:	461a      	mov	r2, r3
 800713a:	460b      	mov	r3, r1
 800713c:	71fb      	strb	r3, [r7, #7]
 800713e:	4613      	mov	r3, r2
 8007140:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800714a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800714e:	2b00      	cmp	r3, #0
 8007150:	d123      	bne.n	800719a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007152:	88bb      	ldrh	r3, [r7, #4]
 8007154:	3303      	adds	r3, #3
 8007156:	089b      	lsrs	r3, r3, #2
 8007158:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800715a:	2300      	movs	r3, #0
 800715c:	61bb      	str	r3, [r7, #24]
 800715e:	e018      	b.n	8007192 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007160:	79fb      	ldrb	r3, [r7, #7]
 8007162:	031a      	lsls	r2, r3, #12
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	4413      	add	r3, r2
 8007168:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800716c:	461a      	mov	r2, r3
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	3301      	adds	r3, #1
 8007178:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	3301      	adds	r3, #1
 800717e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	3301      	adds	r3, #1
 8007184:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	3301      	adds	r3, #1
 800718a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	3301      	adds	r3, #1
 8007190:	61bb      	str	r3, [r7, #24]
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	429a      	cmp	r2, r3
 8007198:	d3e2      	bcc.n	8007160 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3724      	adds	r7, #36	@ 0x24
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b08b      	sub	sp, #44	@ 0x2c
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	4613      	mov	r3, r2
 80071b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80071be:	88fb      	ldrh	r3, [r7, #6]
 80071c0:	089b      	lsrs	r3, r3, #2
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80071c6:	88fb      	ldrh	r3, [r7, #6]
 80071c8:	f003 0303 	and.w	r3, r3, #3
 80071cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80071ce:	2300      	movs	r3, #0
 80071d0:	623b      	str	r3, [r7, #32]
 80071d2:	e014      	b.n	80071fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071de:	601a      	str	r2, [r3, #0]
    pDest++;
 80071e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e2:	3301      	adds	r3, #1
 80071e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80071e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e8:	3301      	adds	r3, #1
 80071ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80071ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ee:	3301      	adds	r3, #1
 80071f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	3301      	adds	r3, #1
 80071f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80071f8:	6a3b      	ldr	r3, [r7, #32]
 80071fa:	3301      	adds	r3, #1
 80071fc:	623b      	str	r3, [r7, #32]
 80071fe:	6a3a      	ldr	r2, [r7, #32]
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	429a      	cmp	r2, r3
 8007204:	d3e6      	bcc.n	80071d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007206:	8bfb      	ldrh	r3, [r7, #30]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d01e      	beq.n	800724a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007216:	461a      	mov	r2, r3
 8007218:	f107 0310 	add.w	r3, r7, #16
 800721c:	6812      	ldr	r2, [r2, #0]
 800721e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	b2db      	uxtb	r3, r3
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	fa22 f303 	lsr.w	r3, r2, r3
 800722c:	b2da      	uxtb	r2, r3
 800722e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007230:	701a      	strb	r2, [r3, #0]
      i++;
 8007232:	6a3b      	ldr	r3, [r7, #32]
 8007234:	3301      	adds	r3, #1
 8007236:	623b      	str	r3, [r7, #32]
      pDest++;
 8007238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723a:	3301      	adds	r3, #1
 800723c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800723e:	8bfb      	ldrh	r3, [r7, #30]
 8007240:	3b01      	subs	r3, #1
 8007242:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007244:	8bfb      	ldrh	r3, [r7, #30]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1ea      	bne.n	8007220 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800724c:	4618      	mov	r0, r3
 800724e:	372c      	adds	r7, #44	@ 0x2c
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	785b      	ldrb	r3, [r3, #1]
 8007270:	2b01      	cmp	r3, #1
 8007272:	d12c      	bne.n	80072ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	db12      	blt.n	80072ac <USB_EPSetStall+0x54>
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00f      	beq.n	80072ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	0151      	lsls	r1, r2, #5
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	440a      	add	r2, r1
 80072a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80072aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	0151      	lsls	r1, r2, #5
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	440a      	add	r2, r1
 80072c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80072ca:	6013      	str	r3, [r2, #0]
 80072cc:	e02b      	b.n	8007326 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	015a      	lsls	r2, r3, #5
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	db12      	blt.n	8007306 <USB_EPSetStall+0xae>
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00f      	beq.n	8007306 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007300:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007304:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	4413      	add	r3, r2
 800730e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68ba      	ldr	r2, [r7, #8]
 8007316:	0151      	lsls	r1, r2, #5
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	440a      	add	r2, r1
 800731c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007320:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007324:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	785b      	ldrb	r3, [r3, #1]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d128      	bne.n	80073a2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	0151      	lsls	r1, r2, #5
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	440a      	add	r2, r1
 8007366:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800736a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800736e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	791b      	ldrb	r3, [r3, #4]
 8007374:	2b03      	cmp	r3, #3
 8007376:	d003      	beq.n	8007380 <USB_EPClearStall+0x4c>
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	791b      	ldrb	r3, [r3, #4]
 800737c:	2b02      	cmp	r3, #2
 800737e:	d138      	bne.n	80073f2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	0151      	lsls	r1, r2, #5
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	440a      	add	r2, r1
 8007396:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800739a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800739e:	6013      	str	r3, [r2, #0]
 80073a0:	e027      	b.n	80073f2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	015a      	lsls	r2, r3, #5
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	4413      	add	r3, r2
 80073aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	0151      	lsls	r1, r2, #5
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	440a      	add	r2, r1
 80073b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80073c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	791b      	ldrb	r3, [r3, #4]
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d003      	beq.n	80073d2 <USB_EPClearStall+0x9e>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	791b      	ldrb	r3, [r3, #4]
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d10f      	bne.n	80073f2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	015a      	lsls	r2, r3, #5
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	4413      	add	r3, r2
 80073da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	0151      	lsls	r1, r2, #5
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	440a      	add	r2, r1
 80073e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073f0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800741e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007422:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	78fb      	ldrb	r3, [r7, #3]
 800742e:	011b      	lsls	r3, r3, #4
 8007430:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007434:	68f9      	ldr	r1, [r7, #12]
 8007436:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800743a:	4313      	orrs	r3, r2
 800743c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007466:	f023 0303 	bic.w	r3, r3, #3
 800746a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800747a:	f023 0302 	bic.w	r3, r3, #2
 800747e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800748e:	b480      	push	{r7}
 8007490:	b085      	sub	sp, #20
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80074a8:	f023 0303 	bic.w	r3, r3, #3
 80074ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074bc:	f043 0302 	orr.w	r3, r3, #2
 80074c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	4013      	ands	r3, r2
 80074e6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80074e8:	68fb      	ldr	r3, [r7, #12]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b085      	sub	sp, #20
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007512:	69db      	ldr	r3, [r3, #28]
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	4013      	ands	r3, r2
 8007518:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	0c1b      	lsrs	r3, r3, #16
}
 800751e:	4618      	mov	r0, r3
 8007520:	3714      	adds	r7, #20
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800752a:	b480      	push	{r7}
 800752c:	b085      	sub	sp, #20
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007546:	69db      	ldr	r3, [r3, #28]
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	4013      	ands	r3, r2
 800754c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	b29b      	uxth	r3, r3
}
 8007552:	4618      	mov	r0, r3
 8007554:	3714      	adds	r7, #20
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800755e:	b480      	push	{r7}
 8007560:	b085      	sub	sp, #20
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	460b      	mov	r3, r1
 8007568:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800756e:	78fb      	ldrb	r3, [r7, #3]
 8007570:	015a      	lsls	r2, r3, #5
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	4413      	add	r3, r2
 8007576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	4013      	ands	r3, r2
 800758a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800758c:	68bb      	ldr	r3, [r7, #8]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3714      	adds	r7, #20
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800759a:	b480      	push	{r7}
 800759c:	b087      	sub	sp, #28
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	460b      	mov	r3, r1
 80075a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075bc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075be:	78fb      	ldrb	r3, [r7, #3]
 80075c0:	f003 030f 	and.w	r3, r3, #15
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	fa22 f303 	lsr.w	r3, r2, r3
 80075ca:	01db      	lsls	r3, r3, #7
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80075d4:	78fb      	ldrb	r3, [r7, #3]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	4013      	ands	r3, r2
 80075e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075e8:	68bb      	ldr	r3, [r7, #8]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	371c      	adds	r7, #28
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b083      	sub	sp, #12
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	f003 0301 	and.w	r3, r3, #1
}
 8007606:	4618      	mov	r0, r3
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007612:	b480      	push	{r7}
 8007614:	b085      	sub	sp, #20
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800762c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007630:	f023 0307 	bic.w	r3, r3, #7
 8007634:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007648:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007658:	b480      	push	{r7}
 800765a:	b087      	sub	sp, #28
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	460b      	mov	r3, r1
 8007662:	607a      	str	r2, [r7, #4]
 8007664:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	333c      	adds	r3, #60	@ 0x3c
 800766e:	3304      	adds	r3, #4
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	4a26      	ldr	r2, [pc, #152]	@ (8007710 <USB_EP0_OutStart+0xb8>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d90a      	bls.n	8007692 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007688:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800768c:	d101      	bne.n	8007692 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800768e:	2300      	movs	r3, #0
 8007690:	e037      	b.n	8007702 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007698:	461a      	mov	r2, r3
 800769a:	2300      	movs	r3, #0
 800769c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076c0:	f043 0318 	orr.w	r3, r3, #24
 80076c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076d4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80076d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80076da:	7afb      	ldrb	r3, [r7, #11]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d10f      	bne.n	8007700 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076e6:	461a      	mov	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076fa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80076fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	371c      	adds	r7, #28
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	4f54300a 	.word	0x4f54300a

08007714 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3301      	adds	r3, #1
 8007724:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800772c:	d901      	bls.n	8007732 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e022      	b.n	8007778 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	2b00      	cmp	r3, #0
 8007738:	daf2      	bge.n	8007720 <USB_CoreReset+0xc>

  count = 10U;
 800773a:	230a      	movs	r3, #10
 800773c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800773e:	e002      	b.n	8007746 <USB_CoreReset+0x32>
  {
    count--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	3b01      	subs	r3, #1
 8007744:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1f9      	bne.n	8007740 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	f043 0201 	orr.w	r2, r3, #1
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	3301      	adds	r3, #1
 800775c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007764:	d901      	bls.n	800776a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e006      	b.n	8007778 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	f003 0301 	and.w	r3, r3, #1
 8007772:	2b01      	cmp	r3, #1
 8007774:	d0f0      	beq.n	8007758 <USB_CoreReset+0x44>

  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3714      	adds	r7, #20
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007790:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007794:	f002 fcc4 	bl	800a120 <USBD_static_malloc>
 8007798:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d109      	bne.n	80077b4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	32b0      	adds	r2, #176	@ 0xb0
 80077aa:	2100      	movs	r1, #0
 80077ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80077b0:	2302      	movs	r3, #2
 80077b2:	e0d4      	b.n	800795e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80077b4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80077b8:	2100      	movs	r1, #0
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f004 fb9b 	bl	800bef6 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	32b0      	adds	r2, #176	@ 0xb0
 80077ca:	68f9      	ldr	r1, [r7, #12]
 80077cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	32b0      	adds	r2, #176	@ 0xb0
 80077da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	7c1b      	ldrb	r3, [r3, #16]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d138      	bne.n	800785e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077ec:	4b5e      	ldr	r3, [pc, #376]	@ (8007968 <USBD_CDC_Init+0x1e4>)
 80077ee:	7819      	ldrb	r1, [r3, #0]
 80077f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077f4:	2202      	movs	r2, #2
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f002 fb6f 	bl	8009eda <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80077fc:	4b5a      	ldr	r3, [pc, #360]	@ (8007968 <USBD_CDC_Init+0x1e4>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	f003 020f 	and.w	r2, r3, #15
 8007804:	6879      	ldr	r1, [r7, #4]
 8007806:	4613      	mov	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4413      	add	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	440b      	add	r3, r1
 8007810:	3323      	adds	r3, #35	@ 0x23
 8007812:	2201      	movs	r2, #1
 8007814:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007816:	4b55      	ldr	r3, [pc, #340]	@ (800796c <USBD_CDC_Init+0x1e8>)
 8007818:	7819      	ldrb	r1, [r3, #0]
 800781a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800781e:	2202      	movs	r2, #2
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f002 fb5a 	bl	8009eda <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007826:	4b51      	ldr	r3, [pc, #324]	@ (800796c <USBD_CDC_Init+0x1e8>)
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	f003 020f 	and.w	r2, r3, #15
 800782e:	6879      	ldr	r1, [r7, #4]
 8007830:	4613      	mov	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	440b      	add	r3, r1
 800783a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800783e:	2201      	movs	r2, #1
 8007840:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007842:	4b4b      	ldr	r3, [pc, #300]	@ (8007970 <USBD_CDC_Init+0x1ec>)
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	f003 020f 	and.w	r2, r3, #15
 800784a:	6879      	ldr	r1, [r7, #4]
 800784c:	4613      	mov	r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	440b      	add	r3, r1
 8007856:	331c      	adds	r3, #28
 8007858:	2210      	movs	r2, #16
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	e035      	b.n	80078ca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800785e:	4b42      	ldr	r3, [pc, #264]	@ (8007968 <USBD_CDC_Init+0x1e4>)
 8007860:	7819      	ldrb	r1, [r3, #0]
 8007862:	2340      	movs	r3, #64	@ 0x40
 8007864:	2202      	movs	r2, #2
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f002 fb37 	bl	8009eda <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800786c:	4b3e      	ldr	r3, [pc, #248]	@ (8007968 <USBD_CDC_Init+0x1e4>)
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	f003 020f 	and.w	r2, r3, #15
 8007874:	6879      	ldr	r1, [r7, #4]
 8007876:	4613      	mov	r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	440b      	add	r3, r1
 8007880:	3323      	adds	r3, #35	@ 0x23
 8007882:	2201      	movs	r2, #1
 8007884:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007886:	4b39      	ldr	r3, [pc, #228]	@ (800796c <USBD_CDC_Init+0x1e8>)
 8007888:	7819      	ldrb	r1, [r3, #0]
 800788a:	2340      	movs	r3, #64	@ 0x40
 800788c:	2202      	movs	r2, #2
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f002 fb23 	bl	8009eda <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007894:	4b35      	ldr	r3, [pc, #212]	@ (800796c <USBD_CDC_Init+0x1e8>)
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	f003 020f 	and.w	r2, r3, #15
 800789c:	6879      	ldr	r1, [r7, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	440b      	add	r3, r1
 80078a8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80078ac:	2201      	movs	r2, #1
 80078ae:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80078b0:	4b2f      	ldr	r3, [pc, #188]	@ (8007970 <USBD_CDC_Init+0x1ec>)
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	f003 020f 	and.w	r2, r3, #15
 80078b8:	6879      	ldr	r1, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	440b      	add	r3, r1
 80078c4:	331c      	adds	r3, #28
 80078c6:	2210      	movs	r2, #16
 80078c8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078ca:	4b29      	ldr	r3, [pc, #164]	@ (8007970 <USBD_CDC_Init+0x1ec>)
 80078cc:	7819      	ldrb	r1, [r3, #0]
 80078ce:	2308      	movs	r3, #8
 80078d0:	2203      	movs	r2, #3
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f002 fb01 	bl	8009eda <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80078d8:	4b25      	ldr	r3, [pc, #148]	@ (8007970 <USBD_CDC_Init+0x1ec>)
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	f003 020f 	and.w	r2, r3, #15
 80078e0:	6879      	ldr	r1, [r7, #4]
 80078e2:	4613      	mov	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	440b      	add	r3, r1
 80078ec:	3323      	adds	r3, #35	@ 0x23
 80078ee:	2201      	movs	r2, #1
 80078f0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	33b0      	adds	r3, #176	@ 0xb0
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007928:	2302      	movs	r3, #2
 800792a:	e018      	b.n	800795e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	7c1b      	ldrb	r3, [r3, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d10a      	bne.n	800794a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007934:	4b0d      	ldr	r3, [pc, #52]	@ (800796c <USBD_CDC_Init+0x1e8>)
 8007936:	7819      	ldrb	r1, [r3, #0]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800793e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f002 fbb8 	bl	800a0b8 <USBD_LL_PrepareReceive>
 8007948:	e008      	b.n	800795c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800794a:	4b08      	ldr	r3, [pc, #32]	@ (800796c <USBD_CDC_Init+0x1e8>)
 800794c:	7819      	ldrb	r1, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007954:	2340      	movs	r3, #64	@ 0x40
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f002 fbae 	bl	800a0b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20000093 	.word	0x20000093
 800796c:	20000094 	.word	0x20000094
 8007970:	20000095 	.word	0x20000095

08007974 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	460b      	mov	r3, r1
 800797e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007980:	4b3a      	ldr	r3, [pc, #232]	@ (8007a6c <USBD_CDC_DeInit+0xf8>)
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	4619      	mov	r1, r3
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f002 facd 	bl	8009f26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800798c:	4b37      	ldr	r3, [pc, #220]	@ (8007a6c <USBD_CDC_DeInit+0xf8>)
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	f003 020f 	and.w	r2, r3, #15
 8007994:	6879      	ldr	r1, [r7, #4]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	440b      	add	r3, r1
 80079a0:	3323      	adds	r3, #35	@ 0x23
 80079a2:	2200      	movs	r2, #0
 80079a4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80079a6:	4b32      	ldr	r3, [pc, #200]	@ (8007a70 <USBD_CDC_DeInit+0xfc>)
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	4619      	mov	r1, r3
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f002 faba 	bl	8009f26 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80079b2:	4b2f      	ldr	r3, [pc, #188]	@ (8007a70 <USBD_CDC_DeInit+0xfc>)
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	f003 020f 	and.w	r2, r3, #15
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	4613      	mov	r3, r2
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	4413      	add	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	440b      	add	r3, r1
 80079c6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80079ca:	2200      	movs	r2, #0
 80079cc:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80079ce:	4b29      	ldr	r3, [pc, #164]	@ (8007a74 <USBD_CDC_DeInit+0x100>)
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	4619      	mov	r1, r3
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f002 faa6 	bl	8009f26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80079da:	4b26      	ldr	r3, [pc, #152]	@ (8007a74 <USBD_CDC_DeInit+0x100>)
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	f003 020f 	and.w	r2, r3, #15
 80079e2:	6879      	ldr	r1, [r7, #4]
 80079e4:	4613      	mov	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	440b      	add	r3, r1
 80079ee:	3323      	adds	r3, #35	@ 0x23
 80079f0:	2200      	movs	r2, #0
 80079f2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80079f4:	4b1f      	ldr	r3, [pc, #124]	@ (8007a74 <USBD_CDC_DeInit+0x100>)
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	f003 020f 	and.w	r2, r3, #15
 80079fc:	6879      	ldr	r1, [r7, #4]
 80079fe:	4613      	mov	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	4413      	add	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	440b      	add	r3, r1
 8007a08:	331c      	adds	r3, #28
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	32b0      	adds	r2, #176	@ 0xb0
 8007a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d01f      	beq.n	8007a60 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	33b0      	adds	r3, #176	@ 0xb0
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	4413      	add	r3, r2
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	32b0      	adds	r2, #176	@ 0xb0
 8007a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a42:	4618      	mov	r0, r3
 8007a44:	f002 fb7a 	bl	800a13c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	32b0      	adds	r2, #176	@ 0xb0
 8007a52:	2100      	movs	r1, #0
 8007a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	20000093 	.word	0x20000093
 8007a70:	20000094 	.word	0x20000094
 8007a74:	20000095 	.word	0x20000095

08007a78 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	32b0      	adds	r2, #176	@ 0xb0
 8007a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a90:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007a96:	2300      	movs	r3, #0
 8007a98:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d101      	bne.n	8007aa8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e0bf      	b.n	8007c28 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d050      	beq.n	8007b56 <USBD_CDC_Setup+0xde>
 8007ab4:	2b20      	cmp	r3, #32
 8007ab6:	f040 80af 	bne.w	8007c18 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	88db      	ldrh	r3, [r3, #6]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d03a      	beq.n	8007b38 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	b25b      	sxtb	r3, r3
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	da1b      	bge.n	8007b04 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	33b0      	adds	r3, #176	@ 0xb0
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007ae2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ae4:	683a      	ldr	r2, [r7, #0]
 8007ae6:	88d2      	ldrh	r2, [r2, #6]
 8007ae8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	88db      	ldrh	r3, [r3, #6]
 8007aee:	2b07      	cmp	r3, #7
 8007af0:	bf28      	it	cs
 8007af2:	2307      	movcs	r3, #7
 8007af4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	89fa      	ldrh	r2, [r7, #14]
 8007afa:	4619      	mov	r1, r3
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f001 fda9 	bl	8009654 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b02:	e090      	b.n	8007c26 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	785a      	ldrb	r2, [r3, #1]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	88db      	ldrh	r3, [r3, #6]
 8007b12:	2b3f      	cmp	r3, #63	@ 0x3f
 8007b14:	d803      	bhi.n	8007b1e <USBD_CDC_Setup+0xa6>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	88db      	ldrh	r3, [r3, #6]
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	e000      	b.n	8007b20 <USBD_CDC_Setup+0xa8>
 8007b1e:	2240      	movs	r2, #64	@ 0x40
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b26:	6939      	ldr	r1, [r7, #16]
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007b2e:	461a      	mov	r2, r3
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f001 fdbe 	bl	80096b2 <USBD_CtlPrepareRx>
      break;
 8007b36:	e076      	b.n	8007c26 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	33b0      	adds	r3, #176	@ 0xb0
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	683a      	ldr	r2, [r7, #0]
 8007b4c:	7850      	ldrb	r0, [r2, #1]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	6839      	ldr	r1, [r7, #0]
 8007b52:	4798      	blx	r3
      break;
 8007b54:	e067      	b.n	8007c26 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	785b      	ldrb	r3, [r3, #1]
 8007b5a:	2b0b      	cmp	r3, #11
 8007b5c:	d851      	bhi.n	8007c02 <USBD_CDC_Setup+0x18a>
 8007b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b64 <USBD_CDC_Setup+0xec>)
 8007b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b64:	08007b95 	.word	0x08007b95
 8007b68:	08007c11 	.word	0x08007c11
 8007b6c:	08007c03 	.word	0x08007c03
 8007b70:	08007c03 	.word	0x08007c03
 8007b74:	08007c03 	.word	0x08007c03
 8007b78:	08007c03 	.word	0x08007c03
 8007b7c:	08007c03 	.word	0x08007c03
 8007b80:	08007c03 	.word	0x08007c03
 8007b84:	08007c03 	.word	0x08007c03
 8007b88:	08007c03 	.word	0x08007c03
 8007b8c:	08007bbf 	.word	0x08007bbf
 8007b90:	08007be9 	.word	0x08007be9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	2b03      	cmp	r3, #3
 8007b9e:	d107      	bne.n	8007bb0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007ba0:	f107 030a 	add.w	r3, r7, #10
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f001 fd53 	bl	8009654 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bae:	e032      	b.n	8007c16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f001 fcd1 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	75fb      	strb	r3, [r7, #23]
          break;
 8007bbc:	e02b      	b.n	8007c16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b03      	cmp	r3, #3
 8007bc8:	d107      	bne.n	8007bda <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bca:	f107 030d 	add.w	r3, r7, #13
 8007bce:	2201      	movs	r2, #1
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f001 fd3e 	bl	8009654 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bd8:	e01d      	b.n	8007c16 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bda:	6839      	ldr	r1, [r7, #0]
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f001 fcbc 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007be2:	2303      	movs	r3, #3
 8007be4:	75fb      	strb	r3, [r7, #23]
          break;
 8007be6:	e016      	b.n	8007c16 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b03      	cmp	r3, #3
 8007bf2:	d00f      	beq.n	8007c14 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f001 fcaf 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c00:	e008      	b.n	8007c14 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c02:	6839      	ldr	r1, [r7, #0]
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f001 fca8 	bl	800955a <USBD_CtlError>
          ret = USBD_FAIL;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c0e:	e002      	b.n	8007c16 <USBD_CDC_Setup+0x19e>
          break;
 8007c10:	bf00      	nop
 8007c12:	e008      	b.n	8007c26 <USBD_CDC_Setup+0x1ae>
          break;
 8007c14:	bf00      	nop
      }
      break;
 8007c16:	e006      	b.n	8007c26 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c18:	6839      	ldr	r1, [r7, #0]
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f001 fc9d 	bl	800955a <USBD_CtlError>
      ret = USBD_FAIL;
 8007c20:	2303      	movs	r3, #3
 8007c22:	75fb      	strb	r3, [r7, #23]
      break;
 8007c24:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3718      	adds	r7, #24
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	32b0      	adds	r2, #176	@ 0xb0
 8007c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e065      	b.n	8007d26 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	32b0      	adds	r2, #176	@ 0xb0
 8007c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c68:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c6a:	78fb      	ldrb	r3, [r7, #3]
 8007c6c:	f003 020f 	and.w	r2, r3, #15
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	440b      	add	r3, r1
 8007c7c:	3314      	adds	r3, #20
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d02f      	beq.n	8007ce4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c84:	78fb      	ldrb	r3, [r7, #3]
 8007c86:	f003 020f 	and.w	r2, r3, #15
 8007c8a:	6879      	ldr	r1, [r7, #4]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4413      	add	r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	440b      	add	r3, r1
 8007c96:	3314      	adds	r3, #20
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	78fb      	ldrb	r3, [r7, #3]
 8007c9c:	f003 010f 	and.w	r1, r3, #15
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	00db      	lsls	r3, r3, #3
 8007ca6:	440b      	add	r3, r1
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4403      	add	r3, r0
 8007cac:	331c      	adds	r3, #28
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	fbb2 f1f3 	udiv	r1, r2, r3
 8007cb4:	fb01 f303 	mul.w	r3, r1, r3
 8007cb8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d112      	bne.n	8007ce4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007cbe:	78fb      	ldrb	r3, [r7, #3]
 8007cc0:	f003 020f 	and.w	r2, r3, #15
 8007cc4:	6879      	ldr	r1, [r7, #4]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	4413      	add	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	440b      	add	r3, r1
 8007cd0:	3314      	adds	r3, #20
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007cd6:	78f9      	ldrb	r1, [r7, #3]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	2200      	movs	r2, #0
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f002 f9ca 	bl	800a076 <USBD_LL_Transmit>
 8007ce2:	e01f      	b.n	8007d24 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	33b0      	adds	r3, #176	@ 0xb0
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d010      	beq.n	8007d24 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	33b0      	adds	r3, #176	@ 0xb0
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b084      	sub	sp, #16
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
 8007d36:	460b      	mov	r3, r1
 8007d38:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	32b0      	adds	r2, #176	@ 0xb0
 8007d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	32b0      	adds	r2, #176	@ 0xb0
 8007d54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e01a      	b.n	8007d96 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d60:	78fb      	ldrb	r3, [r7, #3]
 8007d62:	4619      	mov	r1, r3
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f002 f9c8 	bl	800a0fa <USBD_LL_GetRxDataSize>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	33b0      	adds	r3, #176	@ 0xb0
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d90:	4611      	mov	r1, r2
 8007d92:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b084      	sub	sp, #16
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	32b0      	adds	r2, #176	@ 0xb0
 8007db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d101      	bne.n	8007dc0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e024      	b.n	8007e0a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	33b0      	adds	r3, #176	@ 0xb0
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4413      	add	r3, r2
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d019      	beq.n	8007e08 <USBD_CDC_EP0_RxReady+0x6a>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007dda:	2bff      	cmp	r3, #255	@ 0xff
 8007ddc:	d014      	beq.n	8007e08 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	33b0      	adds	r3, #176	@ 0xb0
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007df6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007dfe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	22ff      	movs	r2, #255	@ 0xff
 8007e04:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3710      	adds	r7, #16
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
	...

08007e14 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b086      	sub	sp, #24
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e1c:	2182      	movs	r1, #130	@ 0x82
 8007e1e:	4818      	ldr	r0, [pc, #96]	@ (8007e80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e20:	f000 fd62 	bl	80088e8 <USBD_GetEpDesc>
 8007e24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e26:	2101      	movs	r1, #1
 8007e28:	4815      	ldr	r0, [pc, #84]	@ (8007e80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e2a:	f000 fd5d 	bl	80088e8 <USBD_GetEpDesc>
 8007e2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e30:	2181      	movs	r1, #129	@ 0x81
 8007e32:	4813      	ldr	r0, [pc, #76]	@ (8007e80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e34:	f000 fd58 	bl	80088e8 <USBD_GetEpDesc>
 8007e38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	2210      	movs	r2, #16
 8007e44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d006      	beq.n	8007e5a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e54:	711a      	strb	r2, [r3, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d006      	beq.n	8007e6e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e68:	711a      	strb	r2, [r3, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2243      	movs	r2, #67	@ 0x43
 8007e72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e74:	4b02      	ldr	r3, [pc, #8]	@ (8007e80 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3718      	adds	r7, #24
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	20000050 	.word	0x20000050

08007e84 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e8c:	2182      	movs	r1, #130	@ 0x82
 8007e8e:	4818      	ldr	r0, [pc, #96]	@ (8007ef0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e90:	f000 fd2a 	bl	80088e8 <USBD_GetEpDesc>
 8007e94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e96:	2101      	movs	r1, #1
 8007e98:	4815      	ldr	r0, [pc, #84]	@ (8007ef0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e9a:	f000 fd25 	bl	80088e8 <USBD_GetEpDesc>
 8007e9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ea0:	2181      	movs	r1, #129	@ 0x81
 8007ea2:	4813      	ldr	r0, [pc, #76]	@ (8007ef0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ea4:	f000 fd20 	bl	80088e8 <USBD_GetEpDesc>
 8007ea8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d002      	beq.n	8007eb6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d006      	beq.n	8007eca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	711a      	strb	r2, [r3, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f042 0202 	orr.w	r2, r2, #2
 8007ec8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d006      	beq.n	8007ede <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	711a      	strb	r2, [r3, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f042 0202 	orr.w	r2, r2, #2
 8007edc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2243      	movs	r2, #67	@ 0x43
 8007ee2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ee4:	4b02      	ldr	r3, [pc, #8]	@ (8007ef0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3718      	adds	r7, #24
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000050 	.word	0x20000050

08007ef4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007efc:	2182      	movs	r1, #130	@ 0x82
 8007efe:	4818      	ldr	r0, [pc, #96]	@ (8007f60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f00:	f000 fcf2 	bl	80088e8 <USBD_GetEpDesc>
 8007f04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f06:	2101      	movs	r1, #1
 8007f08:	4815      	ldr	r0, [pc, #84]	@ (8007f60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f0a:	f000 fced 	bl	80088e8 <USBD_GetEpDesc>
 8007f0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f10:	2181      	movs	r1, #129	@ 0x81
 8007f12:	4813      	ldr	r0, [pc, #76]	@ (8007f60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f14:	f000 fce8 	bl	80088e8 <USBD_GetEpDesc>
 8007f18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d002      	beq.n	8007f26 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	2210      	movs	r2, #16
 8007f24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d006      	beq.n	8007f3a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f34:	711a      	strb	r2, [r3, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d006      	beq.n	8007f4e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f48:	711a      	strb	r2, [r3, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2243      	movs	r2, #67	@ 0x43
 8007f52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f54:	4b02      	ldr	r3, [pc, #8]	@ (8007f60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20000050 	.word	0x20000050

08007f64 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	220a      	movs	r2, #10
 8007f70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f72:	4b03      	ldr	r3, [pc, #12]	@ (8007f80 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	2000000c 	.word	0x2000000c

08007f84 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d101      	bne.n	8007f98 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007f94:	2303      	movs	r3, #3
 8007f96:	e009      	b.n	8007fac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	33b0      	adds	r3, #176	@ 0xb0
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b087      	sub	sp, #28
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	32b0      	adds	r2, #176	@ 0xb0
 8007fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d101      	bne.n	8007fde <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	e008      	b.n	8007ff0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	371c      	adds	r7, #28
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	32b0      	adds	r2, #176	@ 0xb0
 8008010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008014:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d101      	bne.n	8008020 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800801c:	2303      	movs	r3, #3
 800801e:	e004      	b.n	800802a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
	...

08008038 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	32b0      	adds	r2, #176	@ 0xb0
 800804a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800804e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008050:	2301      	movs	r3, #1
 8008052:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800805a:	2303      	movs	r3, #3
 800805c:	e025      	b.n	80080aa <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008064:	2b00      	cmp	r3, #0
 8008066:	d11f      	bne.n	80080a8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2201      	movs	r2, #1
 800806c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008070:	4b10      	ldr	r3, [pc, #64]	@ (80080b4 <USBD_CDC_TransmitPacket+0x7c>)
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	f003 020f 	and.w	r2, r3, #15
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	4613      	mov	r3, r2
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	4413      	add	r3, r2
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4403      	add	r3, r0
 800808a:	3314      	adds	r3, #20
 800808c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800808e:	4b09      	ldr	r3, [pc, #36]	@ (80080b4 <USBD_CDC_TransmitPacket+0x7c>)
 8008090:	7819      	ldrb	r1, [r3, #0]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f001 ffe9 	bl	800a076 <USBD_LL_Transmit>

    ret = USBD_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	20000093 	.word	0x20000093

080080b8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	32b0      	adds	r2, #176	@ 0xb0
 80080ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ce:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	32b0      	adds	r2, #176	@ 0xb0
 80080da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e018      	b.n	8008118 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	7c1b      	ldrb	r3, [r3, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10a      	bne.n	8008104 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008120 <USBD_CDC_ReceivePacket+0x68>)
 80080f0:	7819      	ldrb	r1, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f001 ffdb 	bl	800a0b8 <USBD_LL_PrepareReceive>
 8008102:	e008      	b.n	8008116 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008104:	4b06      	ldr	r3, [pc, #24]	@ (8008120 <USBD_CDC_ReceivePacket+0x68>)
 8008106:	7819      	ldrb	r1, [r3, #0]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800810e:	2340      	movs	r3, #64	@ 0x40
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f001 ffd1 	bl	800a0b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	20000094 	.word	0x20000094

08008124 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b086      	sub	sp, #24
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	4613      	mov	r3, r2
 8008130:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008138:	2303      	movs	r3, #3
 800813a:	e01f      	b.n	800817c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d003      	beq.n	8008162 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	68ba      	ldr	r2, [r7, #8]
 800815e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	79fa      	ldrb	r2, [r7, #7]
 800816e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f001 fe4b 	bl	8009e0c <USBD_LL_Init>
 8008176:	4603      	mov	r3, r0
 8008178:	75fb      	strb	r3, [r7, #23]

  return ret;
 800817a:	7dfb      	ldrb	r3, [r7, #23]
}
 800817c:	4618      	mov	r0, r3
 800817e:	3718      	adds	r7, #24
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800818e:	2300      	movs	r3, #0
 8008190:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008198:	2303      	movs	r3, #3
 800819a:	e025      	b.n	80081e8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	32ae      	adds	r2, #174	@ 0xae
 80081ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d00f      	beq.n	80081d8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	32ae      	adds	r2, #174	@ 0xae
 80081c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c8:	f107 020e 	add.w	r2, r7, #14
 80081cc:	4610      	mov	r0, r2
 80081ce:	4798      	blx	r3
 80081d0:	4602      	mov	r2, r0
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 fe53 	bl	8009ea4 <USBD_LL_Start>
 80081fe:	4603      	mov	r3, r0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008210:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008212:	4618      	mov	r0, r3
 8008214:	370c      	adds	r7, #12
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr

0800821e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800821e:	b580      	push	{r7, lr}
 8008220:	b084      	sub	sp, #16
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
 8008226:	460b      	mov	r3, r1
 8008228:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800822a:	2300      	movs	r3, #0
 800822c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008234:	2b00      	cmp	r3, #0
 8008236:	d009      	beq.n	800824c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	78fa      	ldrb	r2, [r7, #3]
 8008242:	4611      	mov	r1, r2
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	4798      	blx	r3
 8008248:	4603      	mov	r3, r0
 800824a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800824c:	7bfb      	ldrb	r3, [r7, #15]
}
 800824e:	4618      	mov	r0, r3
 8008250:	3710      	adds	r7, #16
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}

08008256 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b084      	sub	sp, #16
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	460b      	mov	r3, r1
 8008260:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	78fa      	ldrb	r2, [r7, #3]
 8008270:	4611      	mov	r1, r2
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	4798      	blx	r3
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800827c:	2303      	movs	r3, #3
 800827e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008280:	7bfb      	ldrb	r3, [r7, #15]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b084      	sub	sp, #16
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800829a:	6839      	ldr	r1, [r7, #0]
 800829c:	4618      	mov	r0, r3
 800829e:	f001 f922 	bl	80094e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80082b0:	461a      	mov	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082be:	f003 031f 	and.w	r3, r3, #31
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d01a      	beq.n	80082fc <USBD_LL_SetupStage+0x72>
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d822      	bhi.n	8008310 <USBD_LL_SetupStage+0x86>
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <USBD_LL_SetupStage+0x4a>
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d00a      	beq.n	80082e8 <USBD_LL_SetupStage+0x5e>
 80082d2:	e01d      	b.n	8008310 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fb77 	bl	80089d0 <USBD_StdDevReq>
 80082e2:	4603      	mov	r3, r0
 80082e4:	73fb      	strb	r3, [r7, #15]
      break;
 80082e6:	e020      	b.n	800832a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fbdf 	bl	8008ab4 <USBD_StdItfReq>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73fb      	strb	r3, [r7, #15]
      break;
 80082fa:	e016      	b.n	800832a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 fc41 	bl	8008b8c <USBD_StdEPReq>
 800830a:	4603      	mov	r3, r0
 800830c:	73fb      	strb	r3, [r7, #15]
      break;
 800830e:	e00c      	b.n	800832a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008316:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800831a:	b2db      	uxtb	r3, r3
 800831c:	4619      	mov	r1, r3
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f001 fe20 	bl	8009f64 <USBD_LL_StallEP>
 8008324:	4603      	mov	r3, r0
 8008326:	73fb      	strb	r3, [r7, #15]
      break;
 8008328:	bf00      	nop
  }

  return ret;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	460b      	mov	r3, r1
 800833e:	607a      	str	r2, [r7, #4]
 8008340:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008342:	2300      	movs	r3, #0
 8008344:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008346:	7afb      	ldrb	r3, [r7, #11]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d177      	bne.n	800843c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008352:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800835a:	2b03      	cmp	r3, #3
 800835c:	f040 80a1 	bne.w	80084a2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	8992      	ldrh	r2, [r2, #12]
 8008368:	4293      	cmp	r3, r2
 800836a:	d91c      	bls.n	80083a6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	8992      	ldrh	r2, [r2, #12]
 8008374:	1a9a      	subs	r2, r3, r2
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	8992      	ldrh	r2, [r2, #12]
 8008382:	441a      	add	r2, r3
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	6919      	ldr	r1, [r3, #16]
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	899b      	ldrh	r3, [r3, #12]
 8008390:	461a      	mov	r2, r3
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	4293      	cmp	r3, r2
 8008398:	bf38      	it	cc
 800839a:	4613      	movcc	r3, r2
 800839c:	461a      	mov	r2, r3
 800839e:	68f8      	ldr	r0, [r7, #12]
 80083a0:	f001 f9a8 	bl	80096f4 <USBD_CtlContinueRx>
 80083a4:	e07d      	b.n	80084a2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80083ac:	f003 031f 	and.w	r3, r3, #31
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d014      	beq.n	80083de <USBD_LL_DataOutStage+0xaa>
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d81d      	bhi.n	80083f4 <USBD_LL_DataOutStage+0xc0>
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <USBD_LL_DataOutStage+0x8e>
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d003      	beq.n	80083c8 <USBD_LL_DataOutStage+0x94>
 80083c0:	e018      	b.n	80083f4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80083c2:	2300      	movs	r3, #0
 80083c4:	75bb      	strb	r3, [r7, #22]
            break;
 80083c6:	e018      	b.n	80083fa <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	4619      	mov	r1, r3
 80083d2:	68f8      	ldr	r0, [r7, #12]
 80083d4:	f000 fa6e 	bl	80088b4 <USBD_CoreFindIF>
 80083d8:	4603      	mov	r3, r0
 80083da:	75bb      	strb	r3, [r7, #22]
            break;
 80083dc:	e00d      	b.n	80083fa <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	4619      	mov	r1, r3
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f000 fa70 	bl	80088ce <USBD_CoreFindEP>
 80083ee:	4603      	mov	r3, r0
 80083f0:	75bb      	strb	r3, [r7, #22]
            break;
 80083f2:	e002      	b.n	80083fa <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75bb      	strb	r3, [r7, #22]
            break;
 80083f8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80083fa:	7dbb      	ldrb	r3, [r7, #22]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d119      	bne.n	8008434 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b03      	cmp	r3, #3
 800840a:	d113      	bne.n	8008434 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800840c:	7dba      	ldrb	r2, [r7, #22]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	32ae      	adds	r2, #174	@ 0xae
 8008412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00b      	beq.n	8008434 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800841c:	7dba      	ldrb	r2, [r7, #22]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008424:	7dba      	ldrb	r2, [r7, #22]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	32ae      	adds	r2, #174	@ 0xae
 800842a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f001 f96e 	bl	8009716 <USBD_CtlSendStatus>
 800843a:	e032      	b.n	80084a2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800843c:	7afb      	ldrb	r3, [r7, #11]
 800843e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008442:	b2db      	uxtb	r3, r3
 8008444:	4619      	mov	r1, r3
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f000 fa41 	bl	80088ce <USBD_CoreFindEP>
 800844c:	4603      	mov	r3, r0
 800844e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008450:	7dbb      	ldrb	r3, [r7, #22]
 8008452:	2bff      	cmp	r3, #255	@ 0xff
 8008454:	d025      	beq.n	80084a2 <USBD_LL_DataOutStage+0x16e>
 8008456:	7dbb      	ldrb	r3, [r7, #22]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d122      	bne.n	80084a2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b03      	cmp	r3, #3
 8008466:	d117      	bne.n	8008498 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008468:	7dba      	ldrb	r2, [r7, #22]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	32ae      	adds	r2, #174	@ 0xae
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00f      	beq.n	8008498 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008478:	7dba      	ldrb	r2, [r7, #22]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008480:	7dba      	ldrb	r2, [r7, #22]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	32ae      	adds	r2, #174	@ 0xae
 8008486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800848a:	699b      	ldr	r3, [r3, #24]
 800848c:	7afa      	ldrb	r2, [r7, #11]
 800848e:	4611      	mov	r1, r2
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	4798      	blx	r3
 8008494:	4603      	mov	r3, r0
 8008496:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008498:	7dfb      	ldrb	r3, [r7, #23]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	e000      	b.n	80084a4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3718      	adds	r7, #24
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	460b      	mov	r3, r1
 80084b6:	607a      	str	r2, [r7, #4]
 80084b8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80084ba:	7afb      	ldrb	r3, [r7, #11]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d178      	bne.n	80085b2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	3314      	adds	r3, #20
 80084c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d163      	bne.n	8008598 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	693a      	ldr	r2, [r7, #16]
 80084d6:	8992      	ldrh	r2, [r2, #12]
 80084d8:	4293      	cmp	r3, r2
 80084da:	d91c      	bls.n	8008516 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	8992      	ldrh	r2, [r2, #12]
 80084e4:	1a9a      	subs	r2, r3, r2
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	8992      	ldrh	r2, [r2, #12]
 80084f2:	441a      	add	r2, r3
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	6919      	ldr	r1, [r3, #16]
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	461a      	mov	r2, r3
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f001 f8c4 	bl	8009690 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008508:	2300      	movs	r3, #0
 800850a:	2200      	movs	r2, #0
 800850c:	2100      	movs	r1, #0
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f001 fdd2 	bl	800a0b8 <USBD_LL_PrepareReceive>
 8008514:	e040      	b.n	8008598 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	899b      	ldrh	r3, [r3, #12]
 800851a:	461a      	mov	r2, r3
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	429a      	cmp	r2, r3
 8008522:	d11c      	bne.n	800855e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800852c:	4293      	cmp	r3, r2
 800852e:	d316      	bcc.n	800855e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800853a:	429a      	cmp	r2, r3
 800853c:	d20f      	bcs.n	800855e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800853e:	2200      	movs	r2, #0
 8008540:	2100      	movs	r1, #0
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f001 f8a4 	bl	8009690 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008550:	2300      	movs	r3, #0
 8008552:	2200      	movs	r2, #0
 8008554:	2100      	movs	r1, #0
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f001 fdae 	bl	800a0b8 <USBD_LL_PrepareReceive>
 800855c:	e01c      	b.n	8008598 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b03      	cmp	r3, #3
 8008568:	d10f      	bne.n	800858a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d009      	beq.n	800858a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800858a:	2180      	movs	r1, #128	@ 0x80
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f001 fce9 	bl	8009f64 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f001 f8d2 	bl	800973c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d03a      	beq.n	8008618 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f7ff fe30 	bl	8008208 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80085b0:	e032      	b.n	8008618 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085b2:	7afb      	ldrb	r3, [r7, #11]
 80085b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	4619      	mov	r1, r3
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f000 f986 	bl	80088ce <USBD_CoreFindEP>
 80085c2:	4603      	mov	r3, r0
 80085c4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085c6:	7dfb      	ldrb	r3, [r7, #23]
 80085c8:	2bff      	cmp	r3, #255	@ 0xff
 80085ca:	d025      	beq.n	8008618 <USBD_LL_DataInStage+0x16c>
 80085cc:	7dfb      	ldrb	r3, [r7, #23]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d122      	bne.n	8008618 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b03      	cmp	r3, #3
 80085dc:	d11c      	bne.n	8008618 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80085de:	7dfa      	ldrb	r2, [r7, #23]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	32ae      	adds	r2, #174	@ 0xae
 80085e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d014      	beq.n	8008618 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80085ee:	7dfa      	ldrb	r2, [r7, #23]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80085f6:	7dfa      	ldrb	r2, [r7, #23]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	32ae      	adds	r2, #174	@ 0xae
 80085fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	7afa      	ldrb	r2, [r7, #11]
 8008604:	4611      	mov	r1, r2
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	4798      	blx	r3
 800860a:	4603      	mov	r3, r0
 800860c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800860e:	7dbb      	ldrb	r3, [r7, #22]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d001      	beq.n	8008618 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008614:	7dbb      	ldrb	r3, [r7, #22]
 8008616:	e000      	b.n	800861a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3718      	adds	r7, #24
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}

08008622 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b084      	sub	sp, #16
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2201      	movs	r2, #1
 8008632:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800865a:	2b00      	cmp	r3, #0
 800865c:	d014      	beq.n	8008688 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00e      	beq.n	8008688 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	6852      	ldr	r2, [r2, #4]
 8008676:	b2d2      	uxtb	r2, r2
 8008678:	4611      	mov	r1, r2
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	4798      	blx	r3
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d001      	beq.n	8008688 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008684:	2303      	movs	r3, #3
 8008686:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008688:	2340      	movs	r3, #64	@ 0x40
 800868a:	2200      	movs	r2, #0
 800868c:	2100      	movs	r1, #0
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f001 fc23 	bl	8009eda <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2240      	movs	r2, #64	@ 0x40
 80086a0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086a4:	2340      	movs	r3, #64	@ 0x40
 80086a6:	2200      	movs	r2, #0
 80086a8:	2180      	movs	r1, #128	@ 0x80
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 fc15 	bl	8009eda <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2240      	movs	r2, #64	@ 0x40
 80086bc:	841a      	strh	r2, [r3, #32]

  return ret;
 80086be:	7bfb      	ldrb	r3, [r7, #15]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	78fa      	ldrb	r2, [r7, #3]
 80086d8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b04      	cmp	r3, #4
 80086fa:	d006      	beq.n	800870a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008702:	b2da      	uxtb	r2, r3
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2204      	movs	r2, #4
 800870e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800872e:	b2db      	uxtb	r3, r3
 8008730:	2b04      	cmp	r3, #4
 8008732:	d106      	bne.n	8008742 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800873a:	b2da      	uxtb	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b03      	cmp	r3, #3
 8008762:	d110      	bne.n	8008786 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00b      	beq.n	8008786 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008774:	69db      	ldr	r3, [r3, #28]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d005      	beq.n	8008786 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008780:	69db      	ldr	r3, [r3, #28]
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	460b      	mov	r3, r1
 800879a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	32ae      	adds	r2, #174	@ 0xae
 80087a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e01c      	b.n	80087ec <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	2b03      	cmp	r3, #3
 80087bc:	d115      	bne.n	80087ea <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	32ae      	adds	r2, #174	@ 0xae
 80087c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087cc:	6a1b      	ldr	r3, [r3, #32]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	32ae      	adds	r2, #174	@ 0xae
 80087dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	78fa      	ldrb	r2, [r7, #3]
 80087e4:	4611      	mov	r1, r2
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3708      	adds	r7, #8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	460b      	mov	r3, r1
 80087fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	32ae      	adds	r2, #174	@ 0xae
 800880a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008812:	2303      	movs	r3, #3
 8008814:	e01c      	b.n	8008850 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800881c:	b2db      	uxtb	r3, r3
 800881e:	2b03      	cmp	r3, #3
 8008820:	d115      	bne.n	800884e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	32ae      	adds	r2, #174	@ 0xae
 800882c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00b      	beq.n	800884e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	32ae      	adds	r2, #174	@ 0xae
 8008840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008846:	78fa      	ldrb	r2, [r7, #3]
 8008848:	4611      	mov	r1, r2
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b084      	sub	sp, #16
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2201      	movs	r2, #1
 800887e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00e      	beq.n	80088aa <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	6852      	ldr	r2, [r2, #4]
 8008898:	b2d2      	uxtb	r2, r2
 800889a:	4611      	mov	r1, r2
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	4798      	blx	r3
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d001      	beq.n	80088aa <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80088a6:	2303      	movs	r3, #3
 80088a8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80088aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3710      	adds	r7, #16
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	460b      	mov	r3, r1
 80088be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b083      	sub	sp, #12
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	460b      	mov	r3, r1
 80088d8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088da:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088dc:	4618      	mov	r0, r3
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b086      	sub	sp, #24
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	460b      	mov	r3, r1
 80088f2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80088fc:	2300      	movs	r3, #0
 80088fe:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	885b      	ldrh	r3, [r3, #2]
 8008904:	b29b      	uxth	r3, r3
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	7812      	ldrb	r2, [r2, #0]
 800890a:	4293      	cmp	r3, r2
 800890c:	d91f      	bls.n	800894e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008914:	e013      	b.n	800893e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008916:	f107 030a 	add.w	r3, r7, #10
 800891a:	4619      	mov	r1, r3
 800891c:	6978      	ldr	r0, [r7, #20]
 800891e:	f000 f81b 	bl	8008958 <USBD_GetNextDesc>
 8008922:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	785b      	ldrb	r3, [r3, #1]
 8008928:	2b05      	cmp	r3, #5
 800892a:	d108      	bne.n	800893e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	789b      	ldrb	r3, [r3, #2]
 8008934:	78fa      	ldrb	r2, [r7, #3]
 8008936:	429a      	cmp	r2, r3
 8008938:	d008      	beq.n	800894c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800893a:	2300      	movs	r3, #0
 800893c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	885b      	ldrh	r3, [r3, #2]
 8008942:	b29a      	uxth	r2, r3
 8008944:	897b      	ldrh	r3, [r7, #10]
 8008946:	429a      	cmp	r2, r3
 8008948:	d8e5      	bhi.n	8008916 <USBD_GetEpDesc+0x2e>
 800894a:	e000      	b.n	800894e <USBD_GetEpDesc+0x66>
          break;
 800894c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800894e:	693b      	ldr	r3, [r7, #16]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3718      	adds	r7, #24
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	881b      	ldrh	r3, [r3, #0]
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	7812      	ldrb	r2, [r2, #0]
 800896e:	4413      	add	r3, r2
 8008970:	b29a      	uxth	r2, r3
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	461a      	mov	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4413      	add	r3, r2
 8008980:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008982:	68fb      	ldr	r3, [r7, #12]
}
 8008984:	4618      	mov	r0, r3
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008990:	b480      	push	{r7}
 8008992:	b087      	sub	sp, #28
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	3301      	adds	r3, #1
 80089a6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80089ae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80089b2:	021b      	lsls	r3, r3, #8
 80089b4:	b21a      	sxth	r2, r3
 80089b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	b21b      	sxth	r3, r3
 80089be:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80089c0:	89fb      	ldrh	r3, [r7, #14]
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	371c      	adds	r7, #28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
	...

080089d0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089e6:	2b40      	cmp	r3, #64	@ 0x40
 80089e8:	d005      	beq.n	80089f6 <USBD_StdDevReq+0x26>
 80089ea:	2b40      	cmp	r3, #64	@ 0x40
 80089ec:	d857      	bhi.n	8008a9e <USBD_StdDevReq+0xce>
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00f      	beq.n	8008a12 <USBD_StdDevReq+0x42>
 80089f2:	2b20      	cmp	r3, #32
 80089f4:	d153      	bne.n	8008a9e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	32ae      	adds	r2, #174	@ 0xae
 8008a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	4798      	blx	r3
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a10:	e04a      	b.n	8008aa8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	785b      	ldrb	r3, [r3, #1]
 8008a16:	2b09      	cmp	r3, #9
 8008a18:	d83b      	bhi.n	8008a92 <USBD_StdDevReq+0xc2>
 8008a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a20 <USBD_StdDevReq+0x50>)
 8008a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a20:	08008a75 	.word	0x08008a75
 8008a24:	08008a89 	.word	0x08008a89
 8008a28:	08008a93 	.word	0x08008a93
 8008a2c:	08008a7f 	.word	0x08008a7f
 8008a30:	08008a93 	.word	0x08008a93
 8008a34:	08008a53 	.word	0x08008a53
 8008a38:	08008a49 	.word	0x08008a49
 8008a3c:	08008a93 	.word	0x08008a93
 8008a40:	08008a6b 	.word	0x08008a6b
 8008a44:	08008a5d 	.word	0x08008a5d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a48:	6839      	ldr	r1, [r7, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fa3e 	bl	8008ecc <USBD_GetDescriptor>
          break;
 8008a50:	e024      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a52:	6839      	ldr	r1, [r7, #0]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fba3 	bl	80091a0 <USBD_SetAddress>
          break;
 8008a5a:	e01f      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fbe2 	bl	8009228 <USBD_SetConfig>
 8008a64:	4603      	mov	r3, r0
 8008a66:	73fb      	strb	r3, [r7, #15]
          break;
 8008a68:	e018      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 fc85 	bl	800937c <USBD_GetConfig>
          break;
 8008a72:	e013      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fcb6 	bl	80093e8 <USBD_GetStatus>
          break;
 8008a7c:	e00e      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a7e:	6839      	ldr	r1, [r7, #0]
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 fce5 	bl	8009450 <USBD_SetFeature>
          break;
 8008a86:	e009      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a88:	6839      	ldr	r1, [r7, #0]
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 fd09 	bl	80094a2 <USBD_ClrFeature>
          break;
 8008a90:	e004      	b.n	8008a9c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a92:	6839      	ldr	r1, [r7, #0]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 fd60 	bl	800955a <USBD_CtlError>
          break;
 8008a9a:	bf00      	nop
      }
      break;
 8008a9c:	e004      	b.n	8008aa8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a9e:	6839      	ldr	r1, [r7, #0]
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f000 fd5a 	bl	800955a <USBD_CtlError>
      break;
 8008aa6:	bf00      	nop
  }

  return ret;
 8008aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3710      	adds	r7, #16
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop

08008ab4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b084      	sub	sp, #16
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008aca:	2b40      	cmp	r3, #64	@ 0x40
 8008acc:	d005      	beq.n	8008ada <USBD_StdItfReq+0x26>
 8008ace:	2b40      	cmp	r3, #64	@ 0x40
 8008ad0:	d852      	bhi.n	8008b78 <USBD_StdItfReq+0xc4>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d001      	beq.n	8008ada <USBD_StdItfReq+0x26>
 8008ad6:	2b20      	cmp	r3, #32
 8008ad8:	d14e      	bne.n	8008b78 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d840      	bhi.n	8008b6a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	889b      	ldrh	r3, [r3, #4]
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d836      	bhi.n	8008b60 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	889b      	ldrh	r3, [r3, #4]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	4619      	mov	r1, r3
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7ff feda 	bl	80088b4 <USBD_CoreFindIF>
 8008b00:	4603      	mov	r3, r0
 8008b02:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b04:	7bbb      	ldrb	r3, [r7, #14]
 8008b06:	2bff      	cmp	r3, #255	@ 0xff
 8008b08:	d01d      	beq.n	8008b46 <USBD_StdItfReq+0x92>
 8008b0a:	7bbb      	ldrb	r3, [r7, #14]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d11a      	bne.n	8008b46 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008b10:	7bba      	ldrb	r2, [r7, #14]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	32ae      	adds	r2, #174	@ 0xae
 8008b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00f      	beq.n	8008b40 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008b20:	7bba      	ldrb	r2, [r7, #14]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b28:	7bba      	ldrb	r2, [r7, #14]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	32ae      	adds	r2, #174	@ 0xae
 8008b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	4798      	blx	r3
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b3e:	e004      	b.n	8008b4a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008b40:	2303      	movs	r3, #3
 8008b42:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b44:	e001      	b.n	8008b4a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008b46:	2303      	movs	r3, #3
 8008b48:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	88db      	ldrh	r3, [r3, #6]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d110      	bne.n	8008b74 <USBD_StdItfReq+0xc0>
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d10d      	bne.n	8008b74 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fddc 	bl	8009716 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b5e:	e009      	b.n	8008b74 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b60:	6839      	ldr	r1, [r7, #0]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fcf9 	bl	800955a <USBD_CtlError>
          break;
 8008b68:	e004      	b.n	8008b74 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b6a:	6839      	ldr	r1, [r7, #0]
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 fcf4 	bl	800955a <USBD_CtlError>
          break;
 8008b72:	e000      	b.n	8008b76 <USBD_StdItfReq+0xc2>
          break;
 8008b74:	bf00      	nop
      }
      break;
 8008b76:	e004      	b.n	8008b82 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b78:	6839      	ldr	r1, [r7, #0]
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 fced 	bl	800955a <USBD_CtlError>
      break;
 8008b80:	bf00      	nop
  }

  return ret;
 8008b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b96:	2300      	movs	r3, #0
 8008b98:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	889b      	ldrh	r3, [r3, #4]
 8008b9e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008ba8:	2b40      	cmp	r3, #64	@ 0x40
 8008baa:	d007      	beq.n	8008bbc <USBD_StdEPReq+0x30>
 8008bac:	2b40      	cmp	r3, #64	@ 0x40
 8008bae:	f200 8181 	bhi.w	8008eb4 <USBD_StdEPReq+0x328>
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d02a      	beq.n	8008c0c <USBD_StdEPReq+0x80>
 8008bb6:	2b20      	cmp	r3, #32
 8008bb8:	f040 817c 	bne.w	8008eb4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008bbc:	7bbb      	ldrb	r3, [r7, #14]
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f7ff fe84 	bl	80088ce <USBD_CoreFindEP>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008bca:	7b7b      	ldrb	r3, [r7, #13]
 8008bcc:	2bff      	cmp	r3, #255	@ 0xff
 8008bce:	f000 8176 	beq.w	8008ebe <USBD_StdEPReq+0x332>
 8008bd2:	7b7b      	ldrb	r3, [r7, #13]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	f040 8172 	bne.w	8008ebe <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008bda:	7b7a      	ldrb	r2, [r7, #13]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008be2:	7b7a      	ldrb	r2, [r7, #13]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	32ae      	adds	r2, #174	@ 0xae
 8008be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f000 8165 	beq.w	8008ebe <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008bf4:	7b7a      	ldrb	r2, [r7, #13]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	32ae      	adds	r2, #174	@ 0xae
 8008bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	6839      	ldr	r1, [r7, #0]
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	4798      	blx	r3
 8008c06:	4603      	mov	r3, r0
 8008c08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c0a:	e158      	b.n	8008ebe <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	785b      	ldrb	r3, [r3, #1]
 8008c10:	2b03      	cmp	r3, #3
 8008c12:	d008      	beq.n	8008c26 <USBD_StdEPReq+0x9a>
 8008c14:	2b03      	cmp	r3, #3
 8008c16:	f300 8147 	bgt.w	8008ea8 <USBD_StdEPReq+0x31c>
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f000 809b 	beq.w	8008d56 <USBD_StdEPReq+0x1ca>
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d03c      	beq.n	8008c9e <USBD_StdEPReq+0x112>
 8008c24:	e140      	b.n	8008ea8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d002      	beq.n	8008c38 <USBD_StdEPReq+0xac>
 8008c32:	2b03      	cmp	r3, #3
 8008c34:	d016      	beq.n	8008c64 <USBD_StdEPReq+0xd8>
 8008c36:	e02c      	b.n	8008c92 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c38:	7bbb      	ldrb	r3, [r7, #14]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00d      	beq.n	8008c5a <USBD_StdEPReq+0xce>
 8008c3e:	7bbb      	ldrb	r3, [r7, #14]
 8008c40:	2b80      	cmp	r3, #128	@ 0x80
 8008c42:	d00a      	beq.n	8008c5a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c44:	7bbb      	ldrb	r3, [r7, #14]
 8008c46:	4619      	mov	r1, r3
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f001 f98b 	bl	8009f64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c4e:	2180      	movs	r1, #128	@ 0x80
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f001 f987 	bl	8009f64 <USBD_LL_StallEP>
 8008c56:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c58:	e020      	b.n	8008c9c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c5a:	6839      	ldr	r1, [r7, #0]
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fc7c 	bl	800955a <USBD_CtlError>
              break;
 8008c62:	e01b      	b.n	8008c9c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	885b      	ldrh	r3, [r3, #2]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10e      	bne.n	8008c8a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d00b      	beq.n	8008c8a <USBD_StdEPReq+0xfe>
 8008c72:	7bbb      	ldrb	r3, [r7, #14]
 8008c74:	2b80      	cmp	r3, #128	@ 0x80
 8008c76:	d008      	beq.n	8008c8a <USBD_StdEPReq+0xfe>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	88db      	ldrh	r3, [r3, #6]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d104      	bne.n	8008c8a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c80:	7bbb      	ldrb	r3, [r7, #14]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f001 f96d 	bl	8009f64 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 fd43 	bl	8009716 <USBD_CtlSendStatus>

              break;
 8008c90:	e004      	b.n	8008c9c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c92:	6839      	ldr	r1, [r7, #0]
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fc60 	bl	800955a <USBD_CtlError>
              break;
 8008c9a:	bf00      	nop
          }
          break;
 8008c9c:	e109      	b.n	8008eb2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d002      	beq.n	8008cb0 <USBD_StdEPReq+0x124>
 8008caa:	2b03      	cmp	r3, #3
 8008cac:	d016      	beq.n	8008cdc <USBD_StdEPReq+0x150>
 8008cae:	e04b      	b.n	8008d48 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cb0:	7bbb      	ldrb	r3, [r7, #14]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d00d      	beq.n	8008cd2 <USBD_StdEPReq+0x146>
 8008cb6:	7bbb      	ldrb	r3, [r7, #14]
 8008cb8:	2b80      	cmp	r3, #128	@ 0x80
 8008cba:	d00a      	beq.n	8008cd2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008cbc:	7bbb      	ldrb	r3, [r7, #14]
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f001 f94f 	bl	8009f64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cc6:	2180      	movs	r1, #128	@ 0x80
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f001 f94b 	bl	8009f64 <USBD_LL_StallEP>
 8008cce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008cd0:	e040      	b.n	8008d54 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008cd2:	6839      	ldr	r1, [r7, #0]
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 fc40 	bl	800955a <USBD_CtlError>
              break;
 8008cda:	e03b      	b.n	8008d54 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	885b      	ldrh	r3, [r3, #2]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d136      	bne.n	8008d52 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ce4:	7bbb      	ldrb	r3, [r7, #14]
 8008ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d004      	beq.n	8008cf8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008cee:	7bbb      	ldrb	r3, [r7, #14]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f001 f955 	bl	8009fa2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 fd0c 	bl	8009716 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008cfe:	7bbb      	ldrb	r3, [r7, #14]
 8008d00:	4619      	mov	r1, r3
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f7ff fde3 	bl	80088ce <USBD_CoreFindEP>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d0c:	7b7b      	ldrb	r3, [r7, #13]
 8008d0e:	2bff      	cmp	r3, #255	@ 0xff
 8008d10:	d01f      	beq.n	8008d52 <USBD_StdEPReq+0x1c6>
 8008d12:	7b7b      	ldrb	r3, [r7, #13]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d11c      	bne.n	8008d52 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008d18:	7b7a      	ldrb	r2, [r7, #13]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008d20:	7b7a      	ldrb	r2, [r7, #13]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	32ae      	adds	r2, #174	@ 0xae
 8008d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d010      	beq.n	8008d52 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008d30:	7b7a      	ldrb	r2, [r7, #13]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	32ae      	adds	r2, #174	@ 0xae
 8008d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	6839      	ldr	r1, [r7, #0]
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	4798      	blx	r3
 8008d42:	4603      	mov	r3, r0
 8008d44:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008d46:	e004      	b.n	8008d52 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008d48:	6839      	ldr	r1, [r7, #0]
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fc05 	bl	800955a <USBD_CtlError>
              break;
 8008d50:	e000      	b.n	8008d54 <USBD_StdEPReq+0x1c8>
              break;
 8008d52:	bf00      	nop
          }
          break;
 8008d54:	e0ad      	b.n	8008eb2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d002      	beq.n	8008d68 <USBD_StdEPReq+0x1dc>
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d033      	beq.n	8008dce <USBD_StdEPReq+0x242>
 8008d66:	e099      	b.n	8008e9c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d68:	7bbb      	ldrb	r3, [r7, #14]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d007      	beq.n	8008d7e <USBD_StdEPReq+0x1f2>
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	2b80      	cmp	r3, #128	@ 0x80
 8008d72:	d004      	beq.n	8008d7e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d74:	6839      	ldr	r1, [r7, #0]
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fbef 	bl	800955a <USBD_CtlError>
                break;
 8008d7c:	e093      	b.n	8008ea6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	da0b      	bge.n	8008d9e <USBD_StdEPReq+0x212>
 8008d86:	7bbb      	ldrb	r3, [r7, #14]
 8008d88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	4413      	add	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	3310      	adds	r3, #16
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	4413      	add	r3, r2
 8008d9a:	3304      	adds	r3, #4
 8008d9c:	e00b      	b.n	8008db6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d9e:	7bbb      	ldrb	r3, [r7, #14]
 8008da0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	4413      	add	r3, r2
 8008db4:	3304      	adds	r3, #4
 8008db6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	330e      	adds	r3, #14
 8008dc2:	2202      	movs	r2, #2
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fc44 	bl	8009654 <USBD_CtlSendData>
              break;
 8008dcc:	e06b      	b.n	8008ea6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008dce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	da11      	bge.n	8008dfa <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008dd6:	7bbb      	ldrb	r3, [r7, #14]
 8008dd8:	f003 020f 	and.w	r2, r3, #15
 8008ddc:	6879      	ldr	r1, [r7, #4]
 8008dde:	4613      	mov	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	4413      	add	r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	440b      	add	r3, r1
 8008de8:	3323      	adds	r3, #35	@ 0x23
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d117      	bne.n	8008e20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fbb1 	bl	800955a <USBD_CtlError>
                  break;
 8008df8:	e055      	b.n	8008ea6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008dfa:	7bbb      	ldrb	r3, [r7, #14]
 8008dfc:	f003 020f 	and.w	r2, r3, #15
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	4613      	mov	r3, r2
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	4413      	add	r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008e16:	6839      	ldr	r1, [r7, #0]
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 fb9e 	bl	800955a <USBD_CtlError>
                  break;
 8008e1e:	e042      	b.n	8008ea6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	da0b      	bge.n	8008e40 <USBD_StdEPReq+0x2b4>
 8008e28:	7bbb      	ldrb	r3, [r7, #14]
 8008e2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e2e:	4613      	mov	r3, r2
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	4413      	add	r3, r2
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	3310      	adds	r3, #16
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	e00b      	b.n	8008e58 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e40:	7bbb      	ldrb	r3, [r7, #14]
 8008e42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e46:	4613      	mov	r3, r2
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	4413      	add	r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	4413      	add	r3, r2
 8008e56:	3304      	adds	r3, #4
 8008e58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e5a:	7bbb      	ldrb	r3, [r7, #14]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <USBD_StdEPReq+0x2da>
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	2b80      	cmp	r3, #128	@ 0x80
 8008e64:	d103      	bne.n	8008e6e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	739a      	strb	r2, [r3, #14]
 8008e6c:	e00e      	b.n	8008e8c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e6e:	7bbb      	ldrb	r3, [r7, #14]
 8008e70:	4619      	mov	r1, r3
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f001 f8b4 	bl	8009fe0 <USBD_LL_IsStallEP>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	2201      	movs	r2, #1
 8008e82:	739a      	strb	r2, [r3, #14]
 8008e84:	e002      	b.n	8008e8c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	330e      	adds	r3, #14
 8008e90:	2202      	movs	r2, #2
 8008e92:	4619      	mov	r1, r3
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 fbdd 	bl	8009654 <USBD_CtlSendData>
              break;
 8008e9a:	e004      	b.n	8008ea6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008e9c:	6839      	ldr	r1, [r7, #0]
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fb5b 	bl	800955a <USBD_CtlError>
              break;
 8008ea4:	bf00      	nop
          }
          break;
 8008ea6:	e004      	b.n	8008eb2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fb55 	bl	800955a <USBD_CtlError>
          break;
 8008eb0:	bf00      	nop
      }
      break;
 8008eb2:	e005      	b.n	8008ec0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fb4f 	bl	800955a <USBD_CtlError>
      break;
 8008ebc:	e000      	b.n	8008ec0 <USBD_StdEPReq+0x334>
      break;
 8008ebe:	bf00      	nop
  }

  return ret;
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3710      	adds	r7, #16
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
	...

08008ecc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008eda:	2300      	movs	r3, #0
 8008edc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	885b      	ldrh	r3, [r3, #2]
 8008ee6:	0a1b      	lsrs	r3, r3, #8
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	3b01      	subs	r3, #1
 8008eec:	2b06      	cmp	r3, #6
 8008eee:	f200 8128 	bhi.w	8009142 <USBD_GetDescriptor+0x276>
 8008ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef8 <USBD_GetDescriptor+0x2c>)
 8008ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef8:	08008f15 	.word	0x08008f15
 8008efc:	08008f2d 	.word	0x08008f2d
 8008f00:	08008f6d 	.word	0x08008f6d
 8008f04:	08009143 	.word	0x08009143
 8008f08:	08009143 	.word	0x08009143
 8008f0c:	080090e3 	.word	0x080090e3
 8008f10:	0800910f 	.word	0x0800910f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	7c12      	ldrb	r2, [r2, #16]
 8008f20:	f107 0108 	add.w	r1, r7, #8
 8008f24:	4610      	mov	r0, r2
 8008f26:	4798      	blx	r3
 8008f28:	60f8      	str	r0, [r7, #12]
      break;
 8008f2a:	e112      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	7c1b      	ldrb	r3, [r3, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10d      	bne.n	8008f50 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3c:	f107 0208 	add.w	r2, r7, #8
 8008f40:	4610      	mov	r0, r2
 8008f42:	4798      	blx	r3
 8008f44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	2202      	movs	r2, #2
 8008f4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f4e:	e100      	b.n	8009152 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f58:	f107 0208 	add.w	r2, r7, #8
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	4798      	blx	r3
 8008f60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3301      	adds	r3, #1
 8008f66:	2202      	movs	r2, #2
 8008f68:	701a      	strb	r2, [r3, #0]
      break;
 8008f6a:	e0f2      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	885b      	ldrh	r3, [r3, #2]
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b05      	cmp	r3, #5
 8008f74:	f200 80ac 	bhi.w	80090d0 <USBD_GetDescriptor+0x204>
 8008f78:	a201      	add	r2, pc, #4	@ (adr r2, 8008f80 <USBD_GetDescriptor+0xb4>)
 8008f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7e:	bf00      	nop
 8008f80:	08008f99 	.word	0x08008f99
 8008f84:	08008fcd 	.word	0x08008fcd
 8008f88:	08009001 	.word	0x08009001
 8008f8c:	08009035 	.word	0x08009035
 8008f90:	08009069 	.word	0x08009069
 8008f94:	0800909d 	.word	0x0800909d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	7c12      	ldrb	r2, [r2, #16]
 8008fb0:	f107 0108 	add.w	r1, r7, #8
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	4798      	blx	r3
 8008fb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fba:	e091      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fbc:	6839      	ldr	r1, [r7, #0]
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 facb 	bl	800955a <USBD_CtlError>
            err++;
 8008fc4:	7afb      	ldrb	r3, [r7, #11]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	72fb      	strb	r3, [r7, #11]
          break;
 8008fca:	e089      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d00b      	beq.n	8008ff0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	7c12      	ldrb	r2, [r2, #16]
 8008fe4:	f107 0108 	add.w	r1, r7, #8
 8008fe8:	4610      	mov	r0, r2
 8008fea:	4798      	blx	r3
 8008fec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fee:	e077      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fab1 	bl	800955a <USBD_CtlError>
            err++;
 8008ff8:	7afb      	ldrb	r3, [r7, #11]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ffe:	e06f      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00b      	beq.n	8009024 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	7c12      	ldrb	r2, [r2, #16]
 8009018:	f107 0108 	add.w	r1, r7, #8
 800901c:	4610      	mov	r0, r2
 800901e:	4798      	blx	r3
 8009020:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009022:	e05d      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009024:	6839      	ldr	r1, [r7, #0]
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 fa97 	bl	800955a <USBD_CtlError>
            err++;
 800902c:	7afb      	ldrb	r3, [r7, #11]
 800902e:	3301      	adds	r3, #1
 8009030:	72fb      	strb	r3, [r7, #11]
          break;
 8009032:	e055      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	7c12      	ldrb	r2, [r2, #16]
 800904c:	f107 0108 	add.w	r1, r7, #8
 8009050:	4610      	mov	r0, r2
 8009052:	4798      	blx	r3
 8009054:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009056:	e043      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009058:	6839      	ldr	r1, [r7, #0]
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 fa7d 	bl	800955a <USBD_CtlError>
            err++;
 8009060:	7afb      	ldrb	r3, [r7, #11]
 8009062:	3301      	adds	r3, #1
 8009064:	72fb      	strb	r3, [r7, #11]
          break;
 8009066:	e03b      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800906e:	695b      	ldr	r3, [r3, #20]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00b      	beq.n	800908c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800907a:	695b      	ldr	r3, [r3, #20]
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	7c12      	ldrb	r2, [r2, #16]
 8009080:	f107 0108 	add.w	r1, r7, #8
 8009084:	4610      	mov	r0, r2
 8009086:	4798      	blx	r3
 8009088:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800908a:	e029      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800908c:	6839      	ldr	r1, [r7, #0]
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa63 	bl	800955a <USBD_CtlError>
            err++;
 8009094:	7afb      	ldrb	r3, [r7, #11]
 8009096:	3301      	adds	r3, #1
 8009098:	72fb      	strb	r3, [r7, #11]
          break;
 800909a:	e021      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d00b      	beq.n	80090c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	7c12      	ldrb	r2, [r2, #16]
 80090b4:	f107 0108 	add.w	r1, r7, #8
 80090b8:	4610      	mov	r0, r2
 80090ba:	4798      	blx	r3
 80090bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090be:	e00f      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80090c0:	6839      	ldr	r1, [r7, #0]
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 fa49 	bl	800955a <USBD_CtlError>
            err++;
 80090c8:	7afb      	ldrb	r3, [r7, #11]
 80090ca:	3301      	adds	r3, #1
 80090cc:	72fb      	strb	r3, [r7, #11]
          break;
 80090ce:	e007      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 fa41 	bl	800955a <USBD_CtlError>
          err++;
 80090d8:	7afb      	ldrb	r3, [r7, #11]
 80090da:	3301      	adds	r3, #1
 80090dc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80090de:	bf00      	nop
      }
      break;
 80090e0:	e037      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	7c1b      	ldrb	r3, [r3, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d109      	bne.n	80090fe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090f2:	f107 0208 	add.w	r2, r7, #8
 80090f6:	4610      	mov	r0, r2
 80090f8:	4798      	blx	r3
 80090fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090fc:	e029      	b.n	8009152 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fa2a 	bl	800955a <USBD_CtlError>
        err++;
 8009106:	7afb      	ldrb	r3, [r7, #11]
 8009108:	3301      	adds	r3, #1
 800910a:	72fb      	strb	r3, [r7, #11]
      break;
 800910c:	e021      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	7c1b      	ldrb	r3, [r3, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10d      	bne.n	8009132 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800911c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800911e:	f107 0208 	add.w	r2, r7, #8
 8009122:	4610      	mov	r0, r2
 8009124:	4798      	blx	r3
 8009126:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	2207      	movs	r2, #7
 800912e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009130:	e00f      	b.n	8009152 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009132:	6839      	ldr	r1, [r7, #0]
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fa10 	bl	800955a <USBD_CtlError>
        err++;
 800913a:	7afb      	ldrb	r3, [r7, #11]
 800913c:	3301      	adds	r3, #1
 800913e:	72fb      	strb	r3, [r7, #11]
      break;
 8009140:	e007      	b.n	8009152 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fa08 	bl	800955a <USBD_CtlError>
      err++;
 800914a:	7afb      	ldrb	r3, [r7, #11]
 800914c:	3301      	adds	r3, #1
 800914e:	72fb      	strb	r3, [r7, #11]
      break;
 8009150:	bf00      	nop
  }

  if (err != 0U)
 8009152:	7afb      	ldrb	r3, [r7, #11]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d11e      	bne.n	8009196 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	88db      	ldrh	r3, [r3, #6]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d016      	beq.n	800918e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009160:	893b      	ldrh	r3, [r7, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00e      	beq.n	8009184 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	88da      	ldrh	r2, [r3, #6]
 800916a:	893b      	ldrh	r3, [r7, #8]
 800916c:	4293      	cmp	r3, r2
 800916e:	bf28      	it	cs
 8009170:	4613      	movcs	r3, r2
 8009172:	b29b      	uxth	r3, r3
 8009174:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009176:	893b      	ldrh	r3, [r7, #8]
 8009178:	461a      	mov	r2, r3
 800917a:	68f9      	ldr	r1, [r7, #12]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 fa69 	bl	8009654 <USBD_CtlSendData>
 8009182:	e009      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009184:	6839      	ldr	r1, [r7, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f9e7 	bl	800955a <USBD_CtlError>
 800918c:	e004      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 fac1 	bl	8009716 <USBD_CtlSendStatus>
 8009194:	e000      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    return;
 8009196:	bf00      	nop
  }
}
 8009198:	3710      	adds	r7, #16
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop

080091a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	889b      	ldrh	r3, [r3, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d131      	bne.n	8009216 <USBD_SetAddress+0x76>
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	88db      	ldrh	r3, [r3, #6]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d12d      	bne.n	8009216 <USBD_SetAddress+0x76>
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	885b      	ldrh	r3, [r3, #2]
 80091be:	2b7f      	cmp	r3, #127	@ 0x7f
 80091c0:	d829      	bhi.n	8009216 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	885b      	ldrh	r3, [r3, #2]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	d104      	bne.n	80091e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80091da:	6839      	ldr	r1, [r7, #0]
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f9bc 	bl	800955a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e2:	e01d      	b.n	8009220 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	7bfa      	ldrb	r2, [r7, #15]
 80091e8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80091ec:	7bfb      	ldrb	r3, [r7, #15]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 ff21 	bl	800a038 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fa8d 	bl	8009716 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d004      	beq.n	800920c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2202      	movs	r2, #2
 8009206:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800920a:	e009      	b.n	8009220 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009214:	e004      	b.n	8009220 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f99e 	bl	800955a <USBD_CtlError>
  }
}
 800921e:	bf00      	nop
 8009220:	bf00      	nop
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009232:	2300      	movs	r3, #0
 8009234:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	885b      	ldrh	r3, [r3, #2]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	4b4e      	ldr	r3, [pc, #312]	@ (8009378 <USBD_SetConfig+0x150>)
 800923e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009240:	4b4d      	ldr	r3, [pc, #308]	@ (8009378 <USBD_SetConfig+0x150>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d905      	bls.n	8009254 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 f985 	bl	800955a <USBD_CtlError>
    return USBD_FAIL;
 8009250:	2303      	movs	r3, #3
 8009252:	e08c      	b.n	800936e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b02      	cmp	r3, #2
 800925e:	d002      	beq.n	8009266 <USBD_SetConfig+0x3e>
 8009260:	2b03      	cmp	r3, #3
 8009262:	d029      	beq.n	80092b8 <USBD_SetConfig+0x90>
 8009264:	e075      	b.n	8009352 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009266:	4b44      	ldr	r3, [pc, #272]	@ (8009378 <USBD_SetConfig+0x150>)
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d020      	beq.n	80092b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800926e:	4b42      	ldr	r3, [pc, #264]	@ (8009378 <USBD_SetConfig+0x150>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009278:	4b3f      	ldr	r3, [pc, #252]	@ (8009378 <USBD_SetConfig+0x150>)
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7fe ffcd 	bl	800821e <USBD_SetClassConfig>
 8009284:	4603      	mov	r3, r0
 8009286:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009288:	7bfb      	ldrb	r3, [r7, #15]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d008      	beq.n	80092a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800928e:	6839      	ldr	r1, [r7, #0]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f962 	bl	800955a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2202      	movs	r2, #2
 800929a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800929e:	e065      	b.n	800936c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 fa38 	bl	8009716 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2203      	movs	r2, #3
 80092aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80092ae:	e05d      	b.n	800936c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fa30 	bl	8009716 <USBD_CtlSendStatus>
      break;
 80092b6:	e059      	b.n	800936c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80092b8:	4b2f      	ldr	r3, [pc, #188]	@ (8009378 <USBD_SetConfig+0x150>)
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d112      	bne.n	80092e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2202      	movs	r2, #2
 80092c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80092c8:	4b2b      	ldr	r3, [pc, #172]	@ (8009378 <USBD_SetConfig+0x150>)
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092d2:	4b29      	ldr	r3, [pc, #164]	@ (8009378 <USBD_SetConfig+0x150>)
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	4619      	mov	r1, r3
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f7fe ffbc 	bl	8008256 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fa19 	bl	8009716 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80092e4:	e042      	b.n	800936c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80092e6:	4b24      	ldr	r3, [pc, #144]	@ (8009378 <USBD_SetConfig+0x150>)
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	461a      	mov	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d02a      	beq.n	800934a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ffaa 	bl	8008256 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009302:	4b1d      	ldr	r3, [pc, #116]	@ (8009378 <USBD_SetConfig+0x150>)
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800930c:	4b1a      	ldr	r3, [pc, #104]	@ (8009378 <USBD_SetConfig+0x150>)
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f7fe ff83 	bl	800821e <USBD_SetClassConfig>
 8009318:	4603      	mov	r3, r0
 800931a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800931c:	7bfb      	ldrb	r3, [r7, #15]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00f      	beq.n	8009342 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 f918 	bl	800955a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	b2db      	uxtb	r3, r3
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7fe ff8f 	bl	8008256 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009340:	e014      	b.n	800936c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f9e7 	bl	8009716 <USBD_CtlSendStatus>
      break;
 8009348:	e010      	b.n	800936c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 f9e3 	bl	8009716 <USBD_CtlSendStatus>
      break;
 8009350:	e00c      	b.n	800936c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 f900 	bl	800955a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800935a:	4b07      	ldr	r3, [pc, #28]	@ (8009378 <USBD_SetConfig+0x150>)
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	4619      	mov	r1, r3
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f7fe ff78 	bl	8008256 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009366:	2303      	movs	r3, #3
 8009368:	73fb      	strb	r3, [r7, #15]
      break;
 800936a:	bf00      	nop
  }

  return ret;
 800936c:	7bfb      	ldrb	r3, [r7, #15]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	20000718 	.word	0x20000718

0800937c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	88db      	ldrh	r3, [r3, #6]
 800938a:	2b01      	cmp	r3, #1
 800938c:	d004      	beq.n	8009398 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f8e2 	bl	800955a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009396:	e023      	b.n	80093e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	dc02      	bgt.n	80093aa <USBD_GetConfig+0x2e>
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	dc03      	bgt.n	80093b0 <USBD_GetConfig+0x34>
 80093a8:	e015      	b.n	80093d6 <USBD_GetConfig+0x5a>
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d00b      	beq.n	80093c6 <USBD_GetConfig+0x4a>
 80093ae:	e012      	b.n	80093d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	3308      	adds	r3, #8
 80093ba:	2201      	movs	r2, #1
 80093bc:	4619      	mov	r1, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f948 	bl	8009654 <USBD_CtlSendData>
        break;
 80093c4:	e00c      	b.n	80093e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	3304      	adds	r3, #4
 80093ca:	2201      	movs	r2, #1
 80093cc:	4619      	mov	r1, r3
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f940 	bl	8009654 <USBD_CtlSendData>
        break;
 80093d4:	e004      	b.n	80093e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80093d6:	6839      	ldr	r1, [r7, #0]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f8be 	bl	800955a <USBD_CtlError>
        break;
 80093de:	bf00      	nop
}
 80093e0:	bf00      	nop
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	3b01      	subs	r3, #1
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d81e      	bhi.n	800943e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	88db      	ldrh	r3, [r3, #6]
 8009404:	2b02      	cmp	r3, #2
 8009406:	d004      	beq.n	8009412 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 f8a5 	bl	800955a <USBD_CtlError>
        break;
 8009410:	e01a      	b.n	8009448 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800941e:	2b00      	cmp	r3, #0
 8009420:	d005      	beq.n	800942e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	f043 0202 	orr.w	r2, r3, #2
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	330c      	adds	r3, #12
 8009432:	2202      	movs	r2, #2
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 f90c 	bl	8009654 <USBD_CtlSendData>
      break;
 800943c:	e004      	b.n	8009448 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 f88a 	bl	800955a <USBD_CtlError>
      break;
 8009446:	bf00      	nop
  }
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	885b      	ldrh	r3, [r3, #2]
 800945e:	2b01      	cmp	r3, #1
 8009460:	d107      	bne.n	8009472 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 f953 	bl	8009716 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009470:	e013      	b.n	800949a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	885b      	ldrh	r3, [r3, #2]
 8009476:	2b02      	cmp	r3, #2
 8009478:	d10b      	bne.n	8009492 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	889b      	ldrh	r3, [r3, #4]
 800947e:	0a1b      	lsrs	r3, r3, #8
 8009480:	b29b      	uxth	r3, r3
 8009482:	b2da      	uxtb	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f943 	bl	8009716 <USBD_CtlSendStatus>
}
 8009490:	e003      	b.n	800949a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009492:	6839      	ldr	r1, [r7, #0]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f860 	bl	800955a <USBD_CtlError>
}
 800949a:	bf00      	nop
 800949c:	3708      	adds	r7, #8
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b082      	sub	sp, #8
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
 80094aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	3b01      	subs	r3, #1
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d80b      	bhi.n	80094d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	885b      	ldrh	r3, [r3, #2]
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d10c      	bne.n	80094dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 f923 	bl	8009716 <USBD_CtlSendStatus>
      }
      break;
 80094d0:	e004      	b.n	80094dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 f840 	bl	800955a <USBD_CtlError>
      break;
 80094da:	e000      	b.n	80094de <USBD_ClrFeature+0x3c>
      break;
 80094dc:	bf00      	nop
  }
}
 80094de:	bf00      	nop
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b084      	sub	sp, #16
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	781a      	ldrb	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3301      	adds	r3, #1
 8009500:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	781a      	ldrb	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3301      	adds	r3, #1
 800950e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f7ff fa3d 	bl	8008990 <SWAPBYTE>
 8009516:	4603      	mov	r3, r0
 8009518:	461a      	mov	r2, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	3301      	adds	r3, #1
 8009522:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3301      	adds	r3, #1
 8009528:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f7ff fa30 	bl	8008990 <SWAPBYTE>
 8009530:	4603      	mov	r3, r0
 8009532:	461a      	mov	r2, r3
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	3301      	adds	r3, #1
 800953c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	3301      	adds	r3, #1
 8009542:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f7ff fa23 	bl	8008990 <SWAPBYTE>
 800954a:	4603      	mov	r3, r0
 800954c:	461a      	mov	r2, r3
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	80da      	strh	r2, [r3, #6]
}
 8009552:	bf00      	nop
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b082      	sub	sp, #8
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
 8009562:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009564:	2180      	movs	r1, #128	@ 0x80
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f000 fcfc 	bl	8009f64 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800956c:	2100      	movs	r1, #0
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 fcf8 	bl	8009f64 <USBD_LL_StallEP>
}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d042      	beq.n	8009618 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009596:	6938      	ldr	r0, [r7, #16]
 8009598:	f000 f842 	bl	8009620 <USBD_GetLen>
 800959c:	4603      	mov	r3, r0
 800959e:	3301      	adds	r3, #1
 80095a0:	005b      	lsls	r3, r3, #1
 80095a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095a6:	d808      	bhi.n	80095ba <USBD_GetString+0x3e>
 80095a8:	6938      	ldr	r0, [r7, #16]
 80095aa:	f000 f839 	bl	8009620 <USBD_GetLen>
 80095ae:	4603      	mov	r3, r0
 80095b0:	3301      	adds	r3, #1
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	005b      	lsls	r3, r3, #1
 80095b6:	b29a      	uxth	r2, r3
 80095b8:	e001      	b.n	80095be <USBD_GetString+0x42>
 80095ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80095c2:	7dfb      	ldrb	r3, [r7, #23]
 80095c4:	68ba      	ldr	r2, [r7, #8]
 80095c6:	4413      	add	r3, r2
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	7812      	ldrb	r2, [r2, #0]
 80095cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
 80095d0:	3301      	adds	r3, #1
 80095d2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80095d4:	7dfb      	ldrb	r3, [r7, #23]
 80095d6:	68ba      	ldr	r2, [r7, #8]
 80095d8:	4413      	add	r3, r2
 80095da:	2203      	movs	r2, #3
 80095dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80095de:	7dfb      	ldrb	r3, [r7, #23]
 80095e0:	3301      	adds	r3, #1
 80095e2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80095e4:	e013      	b.n	800960e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80095e6:	7dfb      	ldrb	r3, [r7, #23]
 80095e8:	68ba      	ldr	r2, [r7, #8]
 80095ea:	4413      	add	r3, r2
 80095ec:	693a      	ldr	r2, [r7, #16]
 80095ee:	7812      	ldrb	r2, [r2, #0]
 80095f0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	3301      	adds	r3, #1
 80095f6:	613b      	str	r3, [r7, #16]
    idx++;
 80095f8:	7dfb      	ldrb	r3, [r7, #23]
 80095fa:	3301      	adds	r3, #1
 80095fc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	4413      	add	r3, r2
 8009604:	2200      	movs	r2, #0
 8009606:	701a      	strb	r2, [r3, #0]
    idx++;
 8009608:	7dfb      	ldrb	r3, [r7, #23]
 800960a:	3301      	adds	r3, #1
 800960c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1e7      	bne.n	80095e6 <USBD_GetString+0x6a>
 8009616:	e000      	b.n	800961a <USBD_GetString+0x9e>
    return;
 8009618:	bf00      	nop
  }
}
 800961a:	3718      	adds	r7, #24
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009620:	b480      	push	{r7}
 8009622:	b085      	sub	sp, #20
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009628:	2300      	movs	r3, #0
 800962a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009630:	e005      	b.n	800963e <USBD_GetLen+0x1e>
  {
    len++;
 8009632:	7bfb      	ldrb	r3, [r7, #15]
 8009634:	3301      	adds	r3, #1
 8009636:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	3301      	adds	r3, #1
 800963c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1f5      	bne.n	8009632 <USBD_GetLen+0x12>
  }

  return len;
 8009646:	7bfb      	ldrb	r3, [r7, #15]
}
 8009648:	4618      	mov	r0, r3
 800964a:	3714      	adds	r7, #20
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2202      	movs	r2, #2
 8009664:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	687a      	ldr	r2, [r7, #4]
 800966c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	68ba      	ldr	r2, [r7, #8]
 8009672:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	68ba      	ldr	r2, [r7, #8]
 800967e:	2100      	movs	r1, #0
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f000 fcf8 	bl	800a076 <USBD_LL_Transmit>

  return USBD_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3710      	adds	r7, #16
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	2100      	movs	r1, #0
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f000 fce7 	bl	800a076 <USBD_LL_Transmit>

  return USBD_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	60f8      	str	r0, [r7, #12]
 80096ba:	60b9      	str	r1, [r7, #8]
 80096bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2203      	movs	r2, #3
 80096c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	687a      	ldr	r2, [r7, #4]
 80096da:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	68ba      	ldr	r2, [r7, #8]
 80096e2:	2100      	movs	r1, #0
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f000 fce7 	bl	800a0b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3710      	adds	r7, #16
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	68ba      	ldr	r2, [r7, #8]
 8009704:	2100      	movs	r1, #0
 8009706:	68f8      	ldr	r0, [r7, #12]
 8009708:	f000 fcd6 	bl	800a0b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b082      	sub	sp, #8
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2204      	movs	r2, #4
 8009722:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009726:	2300      	movs	r3, #0
 8009728:	2200      	movs	r2, #0
 800972a:	2100      	movs	r1, #0
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fca2 	bl	800a076 <USBD_LL_Transmit>

  return USBD_OK;
 8009732:	2300      	movs	r3, #0
}
 8009734:	4618      	mov	r0, r3
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2205      	movs	r2, #5
 8009748:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800974c:	2300      	movs	r3, #0
 800974e:	2200      	movs	r2, #0
 8009750:	2100      	movs	r1, #0
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 fcb0 	bl	800a0b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009768:	2200      	movs	r2, #0
 800976a:	4912      	ldr	r1, [pc, #72]	@ (80097b4 <MX_USB_DEVICE_Init+0x50>)
 800976c:	4812      	ldr	r0, [pc, #72]	@ (80097b8 <MX_USB_DEVICE_Init+0x54>)
 800976e:	f7fe fcd9 	bl	8008124 <USBD_Init>
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d001      	beq.n	800977c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009778:	f7f8 fc6c 	bl	8002054 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800977c:	490f      	ldr	r1, [pc, #60]	@ (80097bc <MX_USB_DEVICE_Init+0x58>)
 800977e:	480e      	ldr	r0, [pc, #56]	@ (80097b8 <MX_USB_DEVICE_Init+0x54>)
 8009780:	f7fe fd00 	bl	8008184 <USBD_RegisterClass>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d001      	beq.n	800978e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800978a:	f7f8 fc63 	bl	8002054 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800978e:	490c      	ldr	r1, [pc, #48]	@ (80097c0 <MX_USB_DEVICE_Init+0x5c>)
 8009790:	4809      	ldr	r0, [pc, #36]	@ (80097b8 <MX_USB_DEVICE_Init+0x54>)
 8009792:	f7fe fbf7 	bl	8007f84 <USBD_CDC_RegisterInterface>
 8009796:	4603      	mov	r3, r0
 8009798:	2b00      	cmp	r3, #0
 800979a:	d001      	beq.n	80097a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800979c:	f7f8 fc5a 	bl	8002054 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80097a0:	4805      	ldr	r0, [pc, #20]	@ (80097b8 <MX_USB_DEVICE_Init+0x54>)
 80097a2:	f7fe fd25 	bl	80081f0 <USBD_Start>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d001      	beq.n	80097b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80097ac:	f7f8 fc52 	bl	8002054 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80097b0:	bf00      	nop
 80097b2:	bd80      	pop	{r7, pc}
 80097b4:	200000ac 	.word	0x200000ac
 80097b8:	2000071c 	.word	0x2000071c
 80097bc:	20000018 	.word	0x20000018
 80097c0:	20000098 	.word	0x20000098

080097c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80097c8:	2200      	movs	r2, #0
 80097ca:	4905      	ldr	r1, [pc, #20]	@ (80097e0 <CDC_Init_FS+0x1c>)
 80097cc:	4805      	ldr	r0, [pc, #20]	@ (80097e4 <CDC_Init_FS+0x20>)
 80097ce:	f7fe fbf3 	bl	8007fb8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80097d2:	4905      	ldr	r1, [pc, #20]	@ (80097e8 <CDC_Init_FS+0x24>)
 80097d4:	4803      	ldr	r0, [pc, #12]	@ (80097e4 <CDC_Init_FS+0x20>)
 80097d6:	f7fe fc11 	bl	8007ffc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80097da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80097dc:	4618      	mov	r0, r3
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	200011f8 	.word	0x200011f8
 80097e4:	2000071c 	.word	0x2000071c
 80097e8:	200009f8 	.word	0x200009f8

080097ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80097ec:	b480      	push	{r7}
 80097ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80097f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	4603      	mov	r3, r0
 8009804:	6039      	str	r1, [r7, #0]
 8009806:	71fb      	strb	r3, [r7, #7]
 8009808:	4613      	mov	r3, r2
 800980a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800980c:	79fb      	ldrb	r3, [r7, #7]
 800980e:	2b23      	cmp	r3, #35	@ 0x23
 8009810:	d84a      	bhi.n	80098a8 <CDC_Control_FS+0xac>
 8009812:	a201      	add	r2, pc, #4	@ (adr r2, 8009818 <CDC_Control_FS+0x1c>)
 8009814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009818:	080098a9 	.word	0x080098a9
 800981c:	080098a9 	.word	0x080098a9
 8009820:	080098a9 	.word	0x080098a9
 8009824:	080098a9 	.word	0x080098a9
 8009828:	080098a9 	.word	0x080098a9
 800982c:	080098a9 	.word	0x080098a9
 8009830:	080098a9 	.word	0x080098a9
 8009834:	080098a9 	.word	0x080098a9
 8009838:	080098a9 	.word	0x080098a9
 800983c:	080098a9 	.word	0x080098a9
 8009840:	080098a9 	.word	0x080098a9
 8009844:	080098a9 	.word	0x080098a9
 8009848:	080098a9 	.word	0x080098a9
 800984c:	080098a9 	.word	0x080098a9
 8009850:	080098a9 	.word	0x080098a9
 8009854:	080098a9 	.word	0x080098a9
 8009858:	080098a9 	.word	0x080098a9
 800985c:	080098a9 	.word	0x080098a9
 8009860:	080098a9 	.word	0x080098a9
 8009864:	080098a9 	.word	0x080098a9
 8009868:	080098a9 	.word	0x080098a9
 800986c:	080098a9 	.word	0x080098a9
 8009870:	080098a9 	.word	0x080098a9
 8009874:	080098a9 	.word	0x080098a9
 8009878:	080098a9 	.word	0x080098a9
 800987c:	080098a9 	.word	0x080098a9
 8009880:	080098a9 	.word	0x080098a9
 8009884:	080098a9 	.word	0x080098a9
 8009888:	080098a9 	.word	0x080098a9
 800988c:	080098a9 	.word	0x080098a9
 8009890:	080098a9 	.word	0x080098a9
 8009894:	080098a9 	.word	0x080098a9
 8009898:	080098a9 	.word	0x080098a9
 800989c:	080098a9 	.word	0x080098a9
 80098a0:	080098a9 	.word	0x080098a9
 80098a4:	080098a9 	.word	0x080098a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80098a8:	bf00      	nop
  }

  return (USBD_OK);
 80098aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

	  for (uint32_t i = 0; i < *Len; i++)
 80098c2:	2300      	movs	r3, #0
 80098c4:	60fb      	str	r3, [r7, #12]
 80098c6:	e009      	b.n	80098dc <CDC_Receive_FS+0x24>
	  {
	    uart_rx_enqueue(Buf[i]);
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	4413      	add	r3, r2
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7f9 f8df 	bl	8002a94 <uart_rx_enqueue>
	  for (uint32_t i = 0; i < *Len; i++)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	3301      	adds	r3, #1
 80098da:	60fb      	str	r3, [r7, #12]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d3f0      	bcc.n	80098c8 <CDC_Receive_FS+0x10>
	  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80098e6:	6879      	ldr	r1, [r7, #4]
 80098e8:	4805      	ldr	r0, [pc, #20]	@ (8009900 <CDC_Receive_FS+0x48>)
 80098ea:	f7fe fb87 	bl	8007ffc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80098ee:	4804      	ldr	r0, [pc, #16]	@ (8009900 <CDC_Receive_FS+0x48>)
 80098f0:	f7fe fbe2 	bl	80080b8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80098f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	2000071c 	.word	0x2000071c

08009904 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	460b      	mov	r3, r1
 800990e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009910:	2300      	movs	r3, #0
 8009912:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009914:	4b0d      	ldr	r3, [pc, #52]	@ (800994c <CDC_Transmit_FS+0x48>)
 8009916:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800991a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009922:	2b00      	cmp	r3, #0
 8009924:	d001      	beq.n	800992a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009926:	2301      	movs	r3, #1
 8009928:	e00b      	b.n	8009942 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800992a:	887b      	ldrh	r3, [r7, #2]
 800992c:	461a      	mov	r2, r3
 800992e:	6879      	ldr	r1, [r7, #4]
 8009930:	4806      	ldr	r0, [pc, #24]	@ (800994c <CDC_Transmit_FS+0x48>)
 8009932:	f7fe fb41 	bl	8007fb8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009936:	4805      	ldr	r0, [pc, #20]	@ (800994c <CDC_Transmit_FS+0x48>)
 8009938:	f7fe fb7e 	bl	8008038 <USBD_CDC_TransmitPacket>
 800993c:	4603      	mov	r3, r0
 800993e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009940:	7bfb      	ldrb	r3, [r7, #15]
}
 8009942:	4618      	mov	r0, r3
 8009944:	3710      	adds	r7, #16
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	2000071c 	.word	0x2000071c

08009950 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009950:	b480      	push	{r7}
 8009952:	b087      	sub	sp, #28
 8009954:	af00      	add	r7, sp, #0
 8009956:	60f8      	str	r0, [r7, #12]
 8009958:	60b9      	str	r1, [r7, #8]
 800995a:	4613      	mov	r3, r2
 800995c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800995e:	2300      	movs	r3, #0
 8009960:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009962:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009966:	4618      	mov	r0, r3
 8009968:	371c      	adds	r7, #28
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
	...

08009974 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	4603      	mov	r3, r0
 800997c:	6039      	str	r1, [r7, #0]
 800997e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2212      	movs	r2, #18
 8009984:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009986:	4b03      	ldr	r3, [pc, #12]	@ (8009994 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009988:	4618      	mov	r0, r3
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr
 8009994:	200000c8 	.word	0x200000c8

08009998 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009998:	b480      	push	{r7}
 800999a:	b083      	sub	sp, #12
 800999c:	af00      	add	r7, sp, #0
 800999e:	4603      	mov	r3, r0
 80099a0:	6039      	str	r1, [r7, #0]
 80099a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	2204      	movs	r2, #4
 80099a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80099aa:	4b03      	ldr	r3, [pc, #12]	@ (80099b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr
 80099b8:	200000dc 	.word	0x200000dc

080099bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	4603      	mov	r3, r0
 80099c4:	6039      	str	r1, [r7, #0]
 80099c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80099c8:	79fb      	ldrb	r3, [r7, #7]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d105      	bne.n	80099da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80099ce:	683a      	ldr	r2, [r7, #0]
 80099d0:	4907      	ldr	r1, [pc, #28]	@ (80099f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80099d2:	4808      	ldr	r0, [pc, #32]	@ (80099f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80099d4:	f7ff fdd2 	bl	800957c <USBD_GetString>
 80099d8:	e004      	b.n	80099e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80099da:	683a      	ldr	r2, [r7, #0]
 80099dc:	4904      	ldr	r1, [pc, #16]	@ (80099f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80099de:	4805      	ldr	r0, [pc, #20]	@ (80099f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80099e0:	f7ff fdcc 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 80099e4:	4b02      	ldr	r3, [pc, #8]	@ (80099f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3708      	adds	r7, #8
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	200019f8 	.word	0x200019f8
 80099f4:	0800f1f0 	.word	0x0800f1f0

080099f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	6039      	str	r1, [r7, #0]
 8009a02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	4904      	ldr	r1, [pc, #16]	@ (8009a18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009a08:	4804      	ldr	r0, [pc, #16]	@ (8009a1c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009a0a:	f7ff fdb7 	bl	800957c <USBD_GetString>
  return USBD_StrDesc;
 8009a0e:	4b02      	ldr	r3, [pc, #8]	@ (8009a18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3708      	adds	r7, #8
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	200019f8 	.word	0x200019f8
 8009a1c:	0800f208 	.word	0x0800f208

08009a20 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	4603      	mov	r3, r0
 8009a28:	6039      	str	r1, [r7, #0]
 8009a2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	221a      	movs	r2, #26
 8009a30:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009a32:	f000 f843 	bl	8009abc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009a36:	4b02      	ldr	r3, [pc, #8]	@ (8009a40 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3708      	adds	r7, #8
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	200000e0 	.word	0x200000e0

08009a44 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b082      	sub	sp, #8
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	6039      	str	r1, [r7, #0]
 8009a4e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009a50:	79fb      	ldrb	r3, [r7, #7]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d105      	bne.n	8009a62 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	4907      	ldr	r1, [pc, #28]	@ (8009a78 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a5a:	4808      	ldr	r0, [pc, #32]	@ (8009a7c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a5c:	f7ff fd8e 	bl	800957c <USBD_GetString>
 8009a60:	e004      	b.n	8009a6c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a62:	683a      	ldr	r2, [r7, #0]
 8009a64:	4904      	ldr	r1, [pc, #16]	@ (8009a78 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a66:	4805      	ldr	r0, [pc, #20]	@ (8009a7c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a68:	f7ff fd88 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a6c:	4b02      	ldr	r3, [pc, #8]	@ (8009a78 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
 8009a76:	bf00      	nop
 8009a78:	200019f8 	.word	0x200019f8
 8009a7c:	0800f21c 	.word	0x0800f21c

08009a80 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	4603      	mov	r3, r0
 8009a88:	6039      	str	r1, [r7, #0]
 8009a8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009a8c:	79fb      	ldrb	r3, [r7, #7]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d105      	bne.n	8009a9e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	4907      	ldr	r1, [pc, #28]	@ (8009ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a96:	4808      	ldr	r0, [pc, #32]	@ (8009ab8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a98:	f7ff fd70 	bl	800957c <USBD_GetString>
 8009a9c:	e004      	b.n	8009aa8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a9e:	683a      	ldr	r2, [r7, #0]
 8009aa0:	4904      	ldr	r1, [pc, #16]	@ (8009ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009aa2:	4805      	ldr	r0, [pc, #20]	@ (8009ab8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009aa4:	f7ff fd6a 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009aa8:	4b02      	ldr	r3, [pc, #8]	@ (8009ab4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3708      	adds	r7, #8
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	bf00      	nop
 8009ab4:	200019f8 	.word	0x200019f8
 8009ab8:	0800f228 	.word	0x0800f228

08009abc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8009b00 <Get_SerialNum+0x44>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8009b04 <Get_SerialNum+0x48>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009ace:	4b0e      	ldr	r3, [pc, #56]	@ (8009b08 <Get_SerialNum+0x4c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4413      	add	r3, r2
 8009ada:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d009      	beq.n	8009af6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009ae2:	2208      	movs	r2, #8
 8009ae4:	4909      	ldr	r1, [pc, #36]	@ (8009b0c <Get_SerialNum+0x50>)
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f000 f814 	bl	8009b14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009aec:	2204      	movs	r2, #4
 8009aee:	4908      	ldr	r1, [pc, #32]	@ (8009b10 <Get_SerialNum+0x54>)
 8009af0:	68b8      	ldr	r0, [r7, #8]
 8009af2:	f000 f80f 	bl	8009b14 <IntToUnicode>
  }
}
 8009af6:	bf00      	nop
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	1fff7a10 	.word	0x1fff7a10
 8009b04:	1fff7a14 	.word	0x1fff7a14
 8009b08:	1fff7a18 	.word	0x1fff7a18
 8009b0c:	200000e2 	.word	0x200000e2
 8009b10:	200000f2 	.word	0x200000f2

08009b14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b087      	sub	sp, #28
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	4613      	mov	r3, r2
 8009b20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009b22:	2300      	movs	r3, #0
 8009b24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009b26:	2300      	movs	r3, #0
 8009b28:	75fb      	strb	r3, [r7, #23]
 8009b2a:	e027      	b.n	8009b7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	0f1b      	lsrs	r3, r3, #28
 8009b30:	2b09      	cmp	r3, #9
 8009b32:	d80b      	bhi.n	8009b4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	0f1b      	lsrs	r3, r3, #28
 8009b38:	b2da      	uxtb	r2, r3
 8009b3a:	7dfb      	ldrb	r3, [r7, #23]
 8009b3c:	005b      	lsls	r3, r3, #1
 8009b3e:	4619      	mov	r1, r3
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	440b      	add	r3, r1
 8009b44:	3230      	adds	r2, #48	@ 0x30
 8009b46:	b2d2      	uxtb	r2, r2
 8009b48:	701a      	strb	r2, [r3, #0]
 8009b4a:	e00a      	b.n	8009b62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	0f1b      	lsrs	r3, r3, #28
 8009b50:	b2da      	uxtb	r2, r3
 8009b52:	7dfb      	ldrb	r3, [r7, #23]
 8009b54:	005b      	lsls	r3, r3, #1
 8009b56:	4619      	mov	r1, r3
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	440b      	add	r3, r1
 8009b5c:	3237      	adds	r2, #55	@ 0x37
 8009b5e:	b2d2      	uxtb	r2, r2
 8009b60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	011b      	lsls	r3, r3, #4
 8009b66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009b68:	7dfb      	ldrb	r3, [r7, #23]
 8009b6a:	005b      	lsls	r3, r3, #1
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	68ba      	ldr	r2, [r7, #8]
 8009b70:	4413      	add	r3, r2
 8009b72:	2200      	movs	r2, #0
 8009b74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009b76:	7dfb      	ldrb	r3, [r7, #23]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	75fb      	strb	r3, [r7, #23]
 8009b7c:	7dfa      	ldrb	r2, [r7, #23]
 8009b7e:	79fb      	ldrb	r3, [r7, #7]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d3d3      	bcc.n	8009b2c <IntToUnicode+0x18>
  }
}
 8009b84:	bf00      	nop
 8009b86:	bf00      	nop
 8009b88:	371c      	adds	r7, #28
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b90:	4770      	bx	lr
	...

08009b94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b08a      	sub	sp, #40	@ 0x28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b9c:	f107 0314 	add.w	r3, r7, #20
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	601a      	str	r2, [r3, #0]
 8009ba4:	605a      	str	r2, [r3, #4]
 8009ba6:	609a      	str	r2, [r3, #8]
 8009ba8:	60da      	str	r2, [r3, #12]
 8009baa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bb4:	d13a      	bne.n	8009c2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	613b      	str	r3, [r7, #16]
 8009bba:	4b1e      	ldr	r3, [pc, #120]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009bc0:	f043 0301 	orr.w	r3, r3, #1
 8009bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	613b      	str	r3, [r7, #16]
 8009bd0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009bd2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bd8:	2302      	movs	r3, #2
 8009bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009be0:	2303      	movs	r3, #3
 8009be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009be4:	230a      	movs	r3, #10
 8009be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009be8:	f107 0314 	add.w	r3, r7, #20
 8009bec:	4619      	mov	r1, r3
 8009bee:	4812      	ldr	r0, [pc, #72]	@ (8009c38 <HAL_PCD_MspInit+0xa4>)
 8009bf0:	f7f9 f97e 	bl	8002ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bfe:	6353      	str	r3, [r2, #52]	@ 0x34
 8009c00:	2300      	movs	r3, #0
 8009c02:	60fb      	str	r3, [r7, #12]
 8009c04:	4b0b      	ldr	r3, [pc, #44]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c08:	4a0a      	ldr	r2, [pc, #40]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009c0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8009c10:	4b08      	ldr	r3, [pc, #32]	@ (8009c34 <HAL_PCD_MspInit+0xa0>)
 8009c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c18:	60fb      	str	r3, [r7, #12]
 8009c1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	2100      	movs	r1, #0
 8009c20:	2043      	movs	r0, #67	@ 0x43
 8009c22:	f7f9 f92e 	bl	8002e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009c26:	2043      	movs	r0, #67	@ 0x43
 8009c28:	f7f9 f947 	bl	8002eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009c2c:	bf00      	nop
 8009c2e:	3728      	adds	r7, #40	@ 0x28
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	40023800 	.word	0x40023800
 8009c38:	40020000 	.word	0x40020000

08009c3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b082      	sub	sp, #8
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009c50:	4619      	mov	r1, r3
 8009c52:	4610      	mov	r0, r2
 8009c54:	f7fe fb19 	bl	800828a <USBD_LL_SetupStage>
}
 8009c58:	bf00      	nop
 8009c5a:	3708      	adds	r7, #8
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c72:	78fa      	ldrb	r2, [r7, #3]
 8009c74:	6879      	ldr	r1, [r7, #4]
 8009c76:	4613      	mov	r3, r2
 8009c78:	00db      	lsls	r3, r3, #3
 8009c7a:	4413      	add	r3, r2
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	440b      	add	r3, r1
 8009c80:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	78fb      	ldrb	r3, [r7, #3]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	f7fe fb53 	bl	8008334 <USBD_LL_DataOutStage>
}
 8009c8e:	bf00      	nop
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b082      	sub	sp, #8
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	6078      	str	r0, [r7, #4]
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009ca8:	78fa      	ldrb	r2, [r7, #3]
 8009caa:	6879      	ldr	r1, [r7, #4]
 8009cac:	4613      	mov	r3, r2
 8009cae:	00db      	lsls	r3, r3, #3
 8009cb0:	4413      	add	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	440b      	add	r3, r1
 8009cb6:	3320      	adds	r3, #32
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	78fb      	ldrb	r3, [r7, #3]
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	f7fe fbf5 	bl	80084ac <USBD_LL_DataInStage>
}
 8009cc2:	bf00      	nop
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b082      	sub	sp, #8
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7fe fd39 	bl	8008750 <USBD_LL_SOF>
}
 8009cde:	bf00      	nop
 8009ce0:	3708      	adds	r7, #8
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b084      	sub	sp, #16
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009cee:	2301      	movs	r3, #1
 8009cf0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	79db      	ldrb	r3, [r3, #7]
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d001      	beq.n	8009cfe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009cfa:	f7f8 f9ab 	bl	8002054 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d04:	7bfa      	ldrb	r2, [r7, #15]
 8009d06:	4611      	mov	r1, r2
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7fe fcdd 	bl	80086c8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d14:	4618      	mov	r0, r3
 8009d16:	f7fe fc84 	bl	8008622 <USBD_LL_Reset>
}
 8009d1a:	bf00      	nop
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
	...

08009d24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe fcd8 	bl	80086e8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	6812      	ldr	r2, [r2, #0]
 8009d46:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d4a:	f043 0301 	orr.w	r3, r3, #1
 8009d4e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	7adb      	ldrb	r3, [r3, #11]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d005      	beq.n	8009d64 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009d58:	4b04      	ldr	r3, [pc, #16]	@ (8009d6c <HAL_PCD_SuspendCallback+0x48>)
 8009d5a:	691b      	ldr	r3, [r3, #16]
 8009d5c:	4a03      	ldr	r2, [pc, #12]	@ (8009d6c <HAL_PCD_SuspendCallback+0x48>)
 8009d5e:	f043 0306 	orr.w	r3, r3, #6
 8009d62:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009d64:	bf00      	nop
 8009d66:	3708      	adds	r7, #8
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}
 8009d6c:	e000ed00 	.word	0xe000ed00

08009d70 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b082      	sub	sp, #8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7fe fcce 	bl	8008720 <USBD_LL_Resume>
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d9e:	78fa      	ldrb	r2, [r7, #3]
 8009da0:	4611      	mov	r1, r2
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7fe fd26 	bl	80087f4 <USBD_LL_IsoOUTIncomplete>
}
 8009da8:	bf00      	nop
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	460b      	mov	r3, r1
 8009dba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009dc2:	78fa      	ldrb	r2, [r7, #3]
 8009dc4:	4611      	mov	r1, r2
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7fe fce2 	bl	8008790 <USBD_LL_IsoINIncomplete>
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7fe fd38 	bl	8008858 <USBD_LL_DevConnected>
}
 8009de8:	bf00      	nop
 8009dea:	3708      	adds	r7, #8
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7fe fd35 	bl	800886e <USBD_LL_DevDisconnected>
}
 8009e04:	bf00      	nop
 8009e06:	3708      	adds	r7, #8
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	781b      	ldrb	r3, [r3, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d13c      	bne.n	8009e96 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009e1c:	4a20      	ldr	r2, [pc, #128]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a1e      	ldr	r2, [pc, #120]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e28:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009e32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009e34:	4b1a      	ldr	r3, [pc, #104]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e36:	2204      	movs	r2, #4
 8009e38:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009e3a:	4b19      	ldr	r3, [pc, #100]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e3c:	2202      	movs	r2, #2
 8009e3e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009e40:	4b17      	ldr	r3, [pc, #92]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e42:	2200      	movs	r2, #0
 8009e44:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009e46:	4b16      	ldr	r3, [pc, #88]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e48:	2202      	movs	r2, #2
 8009e4a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009e4c:	4b14      	ldr	r3, [pc, #80]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e4e:	2200      	movs	r2, #0
 8009e50:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009e52:	4b13      	ldr	r3, [pc, #76]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e54:	2200      	movs	r2, #0
 8009e56:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009e58:	4b11      	ldr	r3, [pc, #68]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009e5e:	4b10      	ldr	r3, [pc, #64]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e60:	2200      	movs	r2, #0
 8009e62:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009e64:	4b0e      	ldr	r3, [pc, #56]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e66:	2200      	movs	r2, #0
 8009e68:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009e6a:	480d      	ldr	r0, [pc, #52]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e6c:	f7f9 f9dd 	bl	800322a <HAL_PCD_Init>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d001      	beq.n	8009e7a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009e76:	f7f8 f8ed 	bl	8002054 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009e7a:	2180      	movs	r1, #128	@ 0x80
 8009e7c:	4808      	ldr	r0, [pc, #32]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e7e:	f7fa fc0a 	bl	8004696 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009e82:	2240      	movs	r2, #64	@ 0x40
 8009e84:	2100      	movs	r1, #0
 8009e86:	4806      	ldr	r0, [pc, #24]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e88:	f7fa fbbe 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e8c:	2280      	movs	r2, #128	@ 0x80
 8009e8e:	2101      	movs	r1, #1
 8009e90:	4803      	ldr	r0, [pc, #12]	@ (8009ea0 <USBD_LL_Init+0x94>)
 8009e92:	f7fa fbb9 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	20001bf8 	.word	0x20001bf8

08009ea4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7f9 fac4 	bl	8003448 <HAL_PCD_Start>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ec4:	7bfb      	ldrb	r3, [r7, #15]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 f942 	bl	800a150 <USBD_Get_USB_Status>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ed0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	4608      	mov	r0, r1
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	4603      	mov	r3, r0
 8009eea:	70fb      	strb	r3, [r7, #3]
 8009eec:	460b      	mov	r3, r1
 8009eee:	70bb      	strb	r3, [r7, #2]
 8009ef0:	4613      	mov	r3, r2
 8009ef2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009f02:	78bb      	ldrb	r3, [r7, #2]
 8009f04:	883a      	ldrh	r2, [r7, #0]
 8009f06:	78f9      	ldrb	r1, [r7, #3]
 8009f08:	f7f9 ff98 	bl	8003e3c <HAL_PCD_EP_Open>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f10:	7bfb      	ldrb	r3, [r7, #15]
 8009f12:	4618      	mov	r0, r3
 8009f14:	f000 f91c 	bl	800a150 <USBD_Get_USB_Status>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3710      	adds	r7, #16
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}

08009f26 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f26:	b580      	push	{r7, lr}
 8009f28:	b084      	sub	sp, #16
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
 8009f2e:	460b      	mov	r3, r1
 8009f30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f32:	2300      	movs	r3, #0
 8009f34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f36:	2300      	movs	r3, #0
 8009f38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f40:	78fa      	ldrb	r2, [r7, #3]
 8009f42:	4611      	mov	r1, r2
 8009f44:	4618      	mov	r0, r3
 8009f46:	f7f9 ffe3 	bl	8003f10 <HAL_PCD_EP_Close>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f4e:	7bfb      	ldrb	r3, [r7, #15]
 8009f50:	4618      	mov	r0, r3
 8009f52:	f000 f8fd 	bl	800a150 <USBD_Get_USB_Status>
 8009f56:	4603      	mov	r3, r0
 8009f58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f70:	2300      	movs	r3, #0
 8009f72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f74:	2300      	movs	r3, #0
 8009f76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f7e:	78fa      	ldrb	r2, [r7, #3]
 8009f80:	4611      	mov	r1, r2
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7fa f89b 	bl	80040be <HAL_PCD_EP_SetStall>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f8c:	7bfb      	ldrb	r3, [r7, #15]
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f000 f8de 	bl	800a150 <USBD_Get_USB_Status>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3710      	adds	r7, #16
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}

08009fa2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fa2:	b580      	push	{r7, lr}
 8009fa4:	b084      	sub	sp, #16
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
 8009faa:	460b      	mov	r3, r1
 8009fac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009fbc:	78fa      	ldrb	r2, [r7, #3]
 8009fbe:	4611      	mov	r1, r2
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7fa f8df 	bl	8004184 <HAL_PCD_EP_ClrStall>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fca:	7bfb      	ldrb	r3, [r7, #15]
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 f8bf 	bl	800a150 <USBD_Get_USB_Status>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	460b      	mov	r3, r1
 8009fea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ff2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009ff4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	da0b      	bge.n	800a014 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009ffc:	78fb      	ldrb	r3, [r7, #3]
 8009ffe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a002:	68f9      	ldr	r1, [r7, #12]
 800a004:	4613      	mov	r3, r2
 800a006:	00db      	lsls	r3, r3, #3
 800a008:	4413      	add	r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	440b      	add	r3, r1
 800a00e:	3316      	adds	r3, #22
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	e00b      	b.n	800a02c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a014:	78fb      	ldrb	r3, [r7, #3]
 800a016:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a01a:	68f9      	ldr	r1, [r7, #12]
 800a01c:	4613      	mov	r3, r2
 800a01e:	00db      	lsls	r3, r3, #3
 800a020:	4413      	add	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	440b      	add	r3, r1
 800a026:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a02a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3714      	adds	r7, #20
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	460b      	mov	r3, r1
 800a042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a044:	2300      	movs	r3, #0
 800a046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a048:	2300      	movs	r3, #0
 800a04a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a052:	78fa      	ldrb	r2, [r7, #3]
 800a054:	4611      	mov	r1, r2
 800a056:	4618      	mov	r0, r3
 800a058:	f7f9 fecc 	bl	8003df4 <HAL_PCD_SetAddress>
 800a05c:	4603      	mov	r3, r0
 800a05e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a060:	7bfb      	ldrb	r3, [r7, #15]
 800a062:	4618      	mov	r0, r3
 800a064:	f000 f874 	bl	800a150 <USBD_Get_USB_Status>
 800a068:	4603      	mov	r3, r0
 800a06a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a06c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}

0800a076 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b086      	sub	sp, #24
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	60f8      	str	r0, [r7, #12]
 800a07e:	607a      	str	r2, [r7, #4]
 800a080:	603b      	str	r3, [r7, #0]
 800a082:	460b      	mov	r3, r1
 800a084:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a086:	2300      	movs	r3, #0
 800a088:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a08a:	2300      	movs	r3, #0
 800a08c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a094:	7af9      	ldrb	r1, [r7, #11]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	f7f9 ffd6 	bl	800404a <HAL_PCD_EP_Transmit>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0a2:	7dfb      	ldrb	r3, [r7, #23]
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f000 f853 	bl	800a150 <USBD_Get_USB_Status>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a0ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	607a      	str	r2, [r7, #4]
 800a0c2:	603b      	str	r3, [r7, #0]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a0d6:	7af9      	ldrb	r1, [r7, #11]
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	f7f9 ff62 	bl	8003fa4 <HAL_PCD_EP_Receive>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0e4:	7dfb      	ldrb	r3, [r7, #23]
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f000 f832 	bl	800a150 <USBD_Get_USB_Status>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a0f0:	7dbb      	ldrb	r3, [r7, #22]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3718      	adds	r7, #24
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b082      	sub	sp, #8
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
 800a102:	460b      	mov	r3, r1
 800a104:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a10c:	78fa      	ldrb	r2, [r7, #3]
 800a10e:	4611      	mov	r1, r2
 800a110:	4618      	mov	r0, r3
 800a112:	f7f9 ff82 	bl	800401a <HAL_PCD_EP_GetRxCount>
 800a116:	4603      	mov	r3, r0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3708      	adds	r7, #8
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a128:	4b03      	ldr	r3, [pc, #12]	@ (800a138 <USBD_static_malloc+0x18>)
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	370c      	adds	r7, #12
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr
 800a136:	bf00      	nop
 800a138:	200020dc 	.word	0x200020dc

0800a13c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]

}
 800a144:	bf00      	nop
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a150:	b480      	push	{r7}
 800a152:	b085      	sub	sp, #20
 800a154:	af00      	add	r7, sp, #0
 800a156:	4603      	mov	r3, r0
 800a158:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a15a:	2300      	movs	r3, #0
 800a15c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a15e:	79fb      	ldrb	r3, [r7, #7]
 800a160:	2b03      	cmp	r3, #3
 800a162:	d817      	bhi.n	800a194 <USBD_Get_USB_Status+0x44>
 800a164:	a201      	add	r2, pc, #4	@ (adr r2, 800a16c <USBD_Get_USB_Status+0x1c>)
 800a166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a16a:	bf00      	nop
 800a16c:	0800a17d 	.word	0x0800a17d
 800a170:	0800a183 	.word	0x0800a183
 800a174:	0800a189 	.word	0x0800a189
 800a178:	0800a18f 	.word	0x0800a18f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	73fb      	strb	r3, [r7, #15]
    break;
 800a180:	e00b      	b.n	800a19a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a182:	2303      	movs	r3, #3
 800a184:	73fb      	strb	r3, [r7, #15]
    break;
 800a186:	e008      	b.n	800a19a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a188:	2301      	movs	r3, #1
 800a18a:	73fb      	strb	r3, [r7, #15]
    break;
 800a18c:	e005      	b.n	800a19a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a18e:	2303      	movs	r3, #3
 800a190:	73fb      	strb	r3, [r7, #15]
    break;
 800a192:	e002      	b.n	800a19a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a194:	2303      	movs	r3, #3
 800a196:	73fb      	strb	r3, [r7, #15]
    break;
 800a198:	bf00      	nop
  }
  return usb_status;
 800a19a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3714      	adds	r7, #20
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <malloc>:
 800a1a8:	4b02      	ldr	r3, [pc, #8]	@ (800a1b4 <malloc+0xc>)
 800a1aa:	4601      	mov	r1, r0
 800a1ac:	6818      	ldr	r0, [r3, #0]
 800a1ae:	f000 b825 	b.w	800a1fc <_malloc_r>
 800a1b2:	bf00      	nop
 800a1b4:	20000274 	.word	0x20000274

0800a1b8 <sbrk_aligned>:
 800a1b8:	b570      	push	{r4, r5, r6, lr}
 800a1ba:	4e0f      	ldr	r6, [pc, #60]	@ (800a1f8 <sbrk_aligned+0x40>)
 800a1bc:	460c      	mov	r4, r1
 800a1be:	6831      	ldr	r1, [r6, #0]
 800a1c0:	4605      	mov	r5, r0
 800a1c2:	b911      	cbnz	r1, 800a1ca <sbrk_aligned+0x12>
 800a1c4:	f001 feea 	bl	800bf9c <_sbrk_r>
 800a1c8:	6030      	str	r0, [r6, #0]
 800a1ca:	4621      	mov	r1, r4
 800a1cc:	4628      	mov	r0, r5
 800a1ce:	f001 fee5 	bl	800bf9c <_sbrk_r>
 800a1d2:	1c43      	adds	r3, r0, #1
 800a1d4:	d103      	bne.n	800a1de <sbrk_aligned+0x26>
 800a1d6:	f04f 34ff 	mov.w	r4, #4294967295
 800a1da:	4620      	mov	r0, r4
 800a1dc:	bd70      	pop	{r4, r5, r6, pc}
 800a1de:	1cc4      	adds	r4, r0, #3
 800a1e0:	f024 0403 	bic.w	r4, r4, #3
 800a1e4:	42a0      	cmp	r0, r4
 800a1e6:	d0f8      	beq.n	800a1da <sbrk_aligned+0x22>
 800a1e8:	1a21      	subs	r1, r4, r0
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	f001 fed6 	bl	800bf9c <_sbrk_r>
 800a1f0:	3001      	adds	r0, #1
 800a1f2:	d1f2      	bne.n	800a1da <sbrk_aligned+0x22>
 800a1f4:	e7ef      	b.n	800a1d6 <sbrk_aligned+0x1e>
 800a1f6:	bf00      	nop
 800a1f8:	200022fc 	.word	0x200022fc

0800a1fc <_malloc_r>:
 800a1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a200:	1ccd      	adds	r5, r1, #3
 800a202:	f025 0503 	bic.w	r5, r5, #3
 800a206:	3508      	adds	r5, #8
 800a208:	2d0c      	cmp	r5, #12
 800a20a:	bf38      	it	cc
 800a20c:	250c      	movcc	r5, #12
 800a20e:	2d00      	cmp	r5, #0
 800a210:	4606      	mov	r6, r0
 800a212:	db01      	blt.n	800a218 <_malloc_r+0x1c>
 800a214:	42a9      	cmp	r1, r5
 800a216:	d904      	bls.n	800a222 <_malloc_r+0x26>
 800a218:	230c      	movs	r3, #12
 800a21a:	6033      	str	r3, [r6, #0]
 800a21c:	2000      	movs	r0, #0
 800a21e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a222:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a2f8 <_malloc_r+0xfc>
 800a226:	f000 f869 	bl	800a2fc <__malloc_lock>
 800a22a:	f8d8 3000 	ldr.w	r3, [r8]
 800a22e:	461c      	mov	r4, r3
 800a230:	bb44      	cbnz	r4, 800a284 <_malloc_r+0x88>
 800a232:	4629      	mov	r1, r5
 800a234:	4630      	mov	r0, r6
 800a236:	f7ff ffbf 	bl	800a1b8 <sbrk_aligned>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	4604      	mov	r4, r0
 800a23e:	d158      	bne.n	800a2f2 <_malloc_r+0xf6>
 800a240:	f8d8 4000 	ldr.w	r4, [r8]
 800a244:	4627      	mov	r7, r4
 800a246:	2f00      	cmp	r7, #0
 800a248:	d143      	bne.n	800a2d2 <_malloc_r+0xd6>
 800a24a:	2c00      	cmp	r4, #0
 800a24c:	d04b      	beq.n	800a2e6 <_malloc_r+0xea>
 800a24e:	6823      	ldr	r3, [r4, #0]
 800a250:	4639      	mov	r1, r7
 800a252:	4630      	mov	r0, r6
 800a254:	eb04 0903 	add.w	r9, r4, r3
 800a258:	f001 fea0 	bl	800bf9c <_sbrk_r>
 800a25c:	4581      	cmp	r9, r0
 800a25e:	d142      	bne.n	800a2e6 <_malloc_r+0xea>
 800a260:	6821      	ldr	r1, [r4, #0]
 800a262:	1a6d      	subs	r5, r5, r1
 800a264:	4629      	mov	r1, r5
 800a266:	4630      	mov	r0, r6
 800a268:	f7ff ffa6 	bl	800a1b8 <sbrk_aligned>
 800a26c:	3001      	adds	r0, #1
 800a26e:	d03a      	beq.n	800a2e6 <_malloc_r+0xea>
 800a270:	6823      	ldr	r3, [r4, #0]
 800a272:	442b      	add	r3, r5
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	f8d8 3000 	ldr.w	r3, [r8]
 800a27a:	685a      	ldr	r2, [r3, #4]
 800a27c:	bb62      	cbnz	r2, 800a2d8 <_malloc_r+0xdc>
 800a27e:	f8c8 7000 	str.w	r7, [r8]
 800a282:	e00f      	b.n	800a2a4 <_malloc_r+0xa8>
 800a284:	6822      	ldr	r2, [r4, #0]
 800a286:	1b52      	subs	r2, r2, r5
 800a288:	d420      	bmi.n	800a2cc <_malloc_r+0xd0>
 800a28a:	2a0b      	cmp	r2, #11
 800a28c:	d917      	bls.n	800a2be <_malloc_r+0xc2>
 800a28e:	1961      	adds	r1, r4, r5
 800a290:	42a3      	cmp	r3, r4
 800a292:	6025      	str	r5, [r4, #0]
 800a294:	bf18      	it	ne
 800a296:	6059      	strne	r1, [r3, #4]
 800a298:	6863      	ldr	r3, [r4, #4]
 800a29a:	bf08      	it	eq
 800a29c:	f8c8 1000 	streq.w	r1, [r8]
 800a2a0:	5162      	str	r2, [r4, r5]
 800a2a2:	604b      	str	r3, [r1, #4]
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	f000 f82f 	bl	800a308 <__malloc_unlock>
 800a2aa:	f104 000b 	add.w	r0, r4, #11
 800a2ae:	1d23      	adds	r3, r4, #4
 800a2b0:	f020 0007 	bic.w	r0, r0, #7
 800a2b4:	1ac2      	subs	r2, r0, r3
 800a2b6:	bf1c      	itt	ne
 800a2b8:	1a1b      	subne	r3, r3, r0
 800a2ba:	50a3      	strne	r3, [r4, r2]
 800a2bc:	e7af      	b.n	800a21e <_malloc_r+0x22>
 800a2be:	6862      	ldr	r2, [r4, #4]
 800a2c0:	42a3      	cmp	r3, r4
 800a2c2:	bf0c      	ite	eq
 800a2c4:	f8c8 2000 	streq.w	r2, [r8]
 800a2c8:	605a      	strne	r2, [r3, #4]
 800a2ca:	e7eb      	b.n	800a2a4 <_malloc_r+0xa8>
 800a2cc:	4623      	mov	r3, r4
 800a2ce:	6864      	ldr	r4, [r4, #4]
 800a2d0:	e7ae      	b.n	800a230 <_malloc_r+0x34>
 800a2d2:	463c      	mov	r4, r7
 800a2d4:	687f      	ldr	r7, [r7, #4]
 800a2d6:	e7b6      	b.n	800a246 <_malloc_r+0x4a>
 800a2d8:	461a      	mov	r2, r3
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	42a3      	cmp	r3, r4
 800a2de:	d1fb      	bne.n	800a2d8 <_malloc_r+0xdc>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	6053      	str	r3, [r2, #4]
 800a2e4:	e7de      	b.n	800a2a4 <_malloc_r+0xa8>
 800a2e6:	230c      	movs	r3, #12
 800a2e8:	6033      	str	r3, [r6, #0]
 800a2ea:	4630      	mov	r0, r6
 800a2ec:	f000 f80c 	bl	800a308 <__malloc_unlock>
 800a2f0:	e794      	b.n	800a21c <_malloc_r+0x20>
 800a2f2:	6005      	str	r5, [r0, #0]
 800a2f4:	e7d6      	b.n	800a2a4 <_malloc_r+0xa8>
 800a2f6:	bf00      	nop
 800a2f8:	20002300 	.word	0x20002300

0800a2fc <__malloc_lock>:
 800a2fc:	4801      	ldr	r0, [pc, #4]	@ (800a304 <__malloc_lock+0x8>)
 800a2fe:	f001 be9a 	b.w	800c036 <__retarget_lock_acquire_recursive>
 800a302:	bf00      	nop
 800a304:	20002444 	.word	0x20002444

0800a308 <__malloc_unlock>:
 800a308:	4801      	ldr	r0, [pc, #4]	@ (800a310 <__malloc_unlock+0x8>)
 800a30a:	f001 be95 	b.w	800c038 <__retarget_lock_release_recursive>
 800a30e:	bf00      	nop
 800a310:	20002444 	.word	0x20002444

0800a314 <_realloc_r>:
 800a314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a318:	4607      	mov	r7, r0
 800a31a:	4614      	mov	r4, r2
 800a31c:	460d      	mov	r5, r1
 800a31e:	b921      	cbnz	r1, 800a32a <_realloc_r+0x16>
 800a320:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a324:	4611      	mov	r1, r2
 800a326:	f7ff bf69 	b.w	800a1fc <_malloc_r>
 800a32a:	b92a      	cbnz	r2, 800a338 <_realloc_r+0x24>
 800a32c:	f002 fcfc 	bl	800cd28 <_free_r>
 800a330:	4625      	mov	r5, r4
 800a332:	4628      	mov	r0, r5
 800a334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a338:	f003 fd36 	bl	800dda8 <_malloc_usable_size_r>
 800a33c:	4284      	cmp	r4, r0
 800a33e:	4606      	mov	r6, r0
 800a340:	d802      	bhi.n	800a348 <_realloc_r+0x34>
 800a342:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a346:	d8f4      	bhi.n	800a332 <_realloc_r+0x1e>
 800a348:	4621      	mov	r1, r4
 800a34a:	4638      	mov	r0, r7
 800a34c:	f7ff ff56 	bl	800a1fc <_malloc_r>
 800a350:	4680      	mov	r8, r0
 800a352:	b908      	cbnz	r0, 800a358 <_realloc_r+0x44>
 800a354:	4645      	mov	r5, r8
 800a356:	e7ec      	b.n	800a332 <_realloc_r+0x1e>
 800a358:	42b4      	cmp	r4, r6
 800a35a:	4622      	mov	r2, r4
 800a35c:	4629      	mov	r1, r5
 800a35e:	bf28      	it	cs
 800a360:	4632      	movcs	r2, r6
 800a362:	f001 fe6a 	bl	800c03a <memcpy>
 800a366:	4629      	mov	r1, r5
 800a368:	4638      	mov	r0, r7
 800a36a:	f002 fcdd 	bl	800cd28 <_free_r>
 800a36e:	e7f1      	b.n	800a354 <_realloc_r+0x40>

0800a370 <sulp>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	4604      	mov	r4, r0
 800a374:	460d      	mov	r5, r1
 800a376:	ec45 4b10 	vmov	d0, r4, r5
 800a37a:	4616      	mov	r6, r2
 800a37c:	f003 fbd6 	bl	800db2c <__ulp>
 800a380:	ec51 0b10 	vmov	r0, r1, d0
 800a384:	b17e      	cbz	r6, 800a3a6 <sulp+0x36>
 800a386:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a38a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a38e:	2b00      	cmp	r3, #0
 800a390:	dd09      	ble.n	800a3a6 <sulp+0x36>
 800a392:	051b      	lsls	r3, r3, #20
 800a394:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a398:	2400      	movs	r4, #0
 800a39a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a39e:	4622      	mov	r2, r4
 800a3a0:	462b      	mov	r3, r5
 800a3a2:	f7f6 f931 	bl	8000608 <__aeabi_dmul>
 800a3a6:	ec41 0b10 	vmov	d0, r0, r1
 800a3aa:	bd70      	pop	{r4, r5, r6, pc}
 800a3ac:	0000      	movs	r0, r0
	...

0800a3b0 <_strtod_l>:
 800a3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b4:	b09f      	sub	sp, #124	@ 0x7c
 800a3b6:	460c      	mov	r4, r1
 800a3b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	921a      	str	r2, [sp, #104]	@ 0x68
 800a3be:	9005      	str	r0, [sp, #20]
 800a3c0:	f04f 0a00 	mov.w	sl, #0
 800a3c4:	f04f 0b00 	mov.w	fp, #0
 800a3c8:	460a      	mov	r2, r1
 800a3ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800a3cc:	7811      	ldrb	r1, [r2, #0]
 800a3ce:	292b      	cmp	r1, #43	@ 0x2b
 800a3d0:	d04a      	beq.n	800a468 <_strtod_l+0xb8>
 800a3d2:	d838      	bhi.n	800a446 <_strtod_l+0x96>
 800a3d4:	290d      	cmp	r1, #13
 800a3d6:	d832      	bhi.n	800a43e <_strtod_l+0x8e>
 800a3d8:	2908      	cmp	r1, #8
 800a3da:	d832      	bhi.n	800a442 <_strtod_l+0x92>
 800a3dc:	2900      	cmp	r1, #0
 800a3de:	d03b      	beq.n	800a458 <_strtod_l+0xa8>
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	920e      	str	r2, [sp, #56]	@ 0x38
 800a3e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a3e6:	782a      	ldrb	r2, [r5, #0]
 800a3e8:	2a30      	cmp	r2, #48	@ 0x30
 800a3ea:	f040 80b2 	bne.w	800a552 <_strtod_l+0x1a2>
 800a3ee:	786a      	ldrb	r2, [r5, #1]
 800a3f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a3f4:	2a58      	cmp	r2, #88	@ 0x58
 800a3f6:	d16e      	bne.n	800a4d6 <_strtod_l+0x126>
 800a3f8:	9302      	str	r3, [sp, #8]
 800a3fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3fc:	9301      	str	r3, [sp, #4]
 800a3fe:	ab1a      	add	r3, sp, #104	@ 0x68
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	4a8f      	ldr	r2, [pc, #572]	@ (800a640 <_strtod_l+0x290>)
 800a404:	9805      	ldr	r0, [sp, #20]
 800a406:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a408:	a919      	add	r1, sp, #100	@ 0x64
 800a40a:	f002 fd3f 	bl	800ce8c <__gethex>
 800a40e:	f010 060f 	ands.w	r6, r0, #15
 800a412:	4604      	mov	r4, r0
 800a414:	d005      	beq.n	800a422 <_strtod_l+0x72>
 800a416:	2e06      	cmp	r6, #6
 800a418:	d128      	bne.n	800a46c <_strtod_l+0xbc>
 800a41a:	3501      	adds	r5, #1
 800a41c:	2300      	movs	r3, #0
 800a41e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a420:	930e      	str	r3, [sp, #56]	@ 0x38
 800a422:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a424:	2b00      	cmp	r3, #0
 800a426:	f040 858e 	bne.w	800af46 <_strtod_l+0xb96>
 800a42a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a42c:	b1cb      	cbz	r3, 800a462 <_strtod_l+0xb2>
 800a42e:	4652      	mov	r2, sl
 800a430:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a434:	ec43 2b10 	vmov	d0, r2, r3
 800a438:	b01f      	add	sp, #124	@ 0x7c
 800a43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43e:	2920      	cmp	r1, #32
 800a440:	d1ce      	bne.n	800a3e0 <_strtod_l+0x30>
 800a442:	3201      	adds	r2, #1
 800a444:	e7c1      	b.n	800a3ca <_strtod_l+0x1a>
 800a446:	292d      	cmp	r1, #45	@ 0x2d
 800a448:	d1ca      	bne.n	800a3e0 <_strtod_l+0x30>
 800a44a:	2101      	movs	r1, #1
 800a44c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a44e:	1c51      	adds	r1, r2, #1
 800a450:	9119      	str	r1, [sp, #100]	@ 0x64
 800a452:	7852      	ldrb	r2, [r2, #1]
 800a454:	2a00      	cmp	r2, #0
 800a456:	d1c5      	bne.n	800a3e4 <_strtod_l+0x34>
 800a458:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a45a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f040 8570 	bne.w	800af42 <_strtod_l+0xb92>
 800a462:	4652      	mov	r2, sl
 800a464:	465b      	mov	r3, fp
 800a466:	e7e5      	b.n	800a434 <_strtod_l+0x84>
 800a468:	2100      	movs	r1, #0
 800a46a:	e7ef      	b.n	800a44c <_strtod_l+0x9c>
 800a46c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a46e:	b13a      	cbz	r2, 800a480 <_strtod_l+0xd0>
 800a470:	2135      	movs	r1, #53	@ 0x35
 800a472:	a81c      	add	r0, sp, #112	@ 0x70
 800a474:	f003 fc54 	bl	800dd20 <__copybits>
 800a478:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a47a:	9805      	ldr	r0, [sp, #20]
 800a47c:	f003 f82a 	bl	800d4d4 <_Bfree>
 800a480:	3e01      	subs	r6, #1
 800a482:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a484:	2e04      	cmp	r6, #4
 800a486:	d806      	bhi.n	800a496 <_strtod_l+0xe6>
 800a488:	e8df f006 	tbb	[pc, r6]
 800a48c:	201d0314 	.word	0x201d0314
 800a490:	14          	.byte	0x14
 800a491:	00          	.byte	0x00
 800a492:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a496:	05e1      	lsls	r1, r4, #23
 800a498:	bf48      	it	mi
 800a49a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a49e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a4a2:	0d1b      	lsrs	r3, r3, #20
 800a4a4:	051b      	lsls	r3, r3, #20
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d1bb      	bne.n	800a422 <_strtod_l+0x72>
 800a4aa:	f001 fd99 	bl	800bfe0 <__errno>
 800a4ae:	2322      	movs	r3, #34	@ 0x22
 800a4b0:	6003      	str	r3, [r0, #0]
 800a4b2:	e7b6      	b.n	800a422 <_strtod_l+0x72>
 800a4b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a4b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a4bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a4c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a4c4:	e7e7      	b.n	800a496 <_strtod_l+0xe6>
 800a4c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a648 <_strtod_l+0x298>
 800a4ca:	e7e4      	b.n	800a496 <_strtod_l+0xe6>
 800a4cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a4d0:	f04f 3aff 	mov.w	sl, #4294967295
 800a4d4:	e7df      	b.n	800a496 <_strtod_l+0xe6>
 800a4d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4d8:	1c5a      	adds	r2, r3, #1
 800a4da:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4dc:	785b      	ldrb	r3, [r3, #1]
 800a4de:	2b30      	cmp	r3, #48	@ 0x30
 800a4e0:	d0f9      	beq.n	800a4d6 <_strtod_l+0x126>
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d09d      	beq.n	800a422 <_strtod_l+0x72>
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	2700      	movs	r7, #0
 800a4ea:	9308      	str	r3, [sp, #32]
 800a4ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4ee:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4f0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a4f2:	46b9      	mov	r9, r7
 800a4f4:	220a      	movs	r2, #10
 800a4f6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a4f8:	7805      	ldrb	r5, [r0, #0]
 800a4fa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a4fe:	b2d9      	uxtb	r1, r3
 800a500:	2909      	cmp	r1, #9
 800a502:	d928      	bls.n	800a556 <_strtod_l+0x1a6>
 800a504:	494f      	ldr	r1, [pc, #316]	@ (800a644 <_strtod_l+0x294>)
 800a506:	2201      	movs	r2, #1
 800a508:	f001 fcfd 	bl	800bf06 <strncmp>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d032      	beq.n	800a576 <_strtod_l+0x1c6>
 800a510:	2000      	movs	r0, #0
 800a512:	462a      	mov	r2, r5
 800a514:	900a      	str	r0, [sp, #40]	@ 0x28
 800a516:	464d      	mov	r5, r9
 800a518:	4603      	mov	r3, r0
 800a51a:	2a65      	cmp	r2, #101	@ 0x65
 800a51c:	d001      	beq.n	800a522 <_strtod_l+0x172>
 800a51e:	2a45      	cmp	r2, #69	@ 0x45
 800a520:	d114      	bne.n	800a54c <_strtod_l+0x19c>
 800a522:	b91d      	cbnz	r5, 800a52c <_strtod_l+0x17c>
 800a524:	9a08      	ldr	r2, [sp, #32]
 800a526:	4302      	orrs	r2, r0
 800a528:	d096      	beq.n	800a458 <_strtod_l+0xa8>
 800a52a:	2500      	movs	r5, #0
 800a52c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a52e:	1c62      	adds	r2, r4, #1
 800a530:	9219      	str	r2, [sp, #100]	@ 0x64
 800a532:	7862      	ldrb	r2, [r4, #1]
 800a534:	2a2b      	cmp	r2, #43	@ 0x2b
 800a536:	d07a      	beq.n	800a62e <_strtod_l+0x27e>
 800a538:	2a2d      	cmp	r2, #45	@ 0x2d
 800a53a:	d07e      	beq.n	800a63a <_strtod_l+0x28a>
 800a53c:	f04f 0c00 	mov.w	ip, #0
 800a540:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a544:	2909      	cmp	r1, #9
 800a546:	f240 8085 	bls.w	800a654 <_strtod_l+0x2a4>
 800a54a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a54c:	f04f 0800 	mov.w	r8, #0
 800a550:	e0a5      	b.n	800a69e <_strtod_l+0x2ee>
 800a552:	2300      	movs	r3, #0
 800a554:	e7c8      	b.n	800a4e8 <_strtod_l+0x138>
 800a556:	f1b9 0f08 	cmp.w	r9, #8
 800a55a:	bfd8      	it	le
 800a55c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a55e:	f100 0001 	add.w	r0, r0, #1
 800a562:	bfda      	itte	le
 800a564:	fb02 3301 	mlale	r3, r2, r1, r3
 800a568:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a56a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a56e:	f109 0901 	add.w	r9, r9, #1
 800a572:	9019      	str	r0, [sp, #100]	@ 0x64
 800a574:	e7bf      	b.n	800a4f6 <_strtod_l+0x146>
 800a576:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a578:	1c5a      	adds	r2, r3, #1
 800a57a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a57c:	785a      	ldrb	r2, [r3, #1]
 800a57e:	f1b9 0f00 	cmp.w	r9, #0
 800a582:	d03b      	beq.n	800a5fc <_strtod_l+0x24c>
 800a584:	900a      	str	r0, [sp, #40]	@ 0x28
 800a586:	464d      	mov	r5, r9
 800a588:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a58c:	2b09      	cmp	r3, #9
 800a58e:	d912      	bls.n	800a5b6 <_strtod_l+0x206>
 800a590:	2301      	movs	r3, #1
 800a592:	e7c2      	b.n	800a51a <_strtod_l+0x16a>
 800a594:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a596:	1c5a      	adds	r2, r3, #1
 800a598:	9219      	str	r2, [sp, #100]	@ 0x64
 800a59a:	785a      	ldrb	r2, [r3, #1]
 800a59c:	3001      	adds	r0, #1
 800a59e:	2a30      	cmp	r2, #48	@ 0x30
 800a5a0:	d0f8      	beq.n	800a594 <_strtod_l+0x1e4>
 800a5a2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a5a6:	2b08      	cmp	r3, #8
 800a5a8:	f200 84d2 	bhi.w	800af50 <_strtod_l+0xba0>
 800a5ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5ae:	900a      	str	r0, [sp, #40]	@ 0x28
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5b4:	4605      	mov	r5, r0
 800a5b6:	3a30      	subs	r2, #48	@ 0x30
 800a5b8:	f100 0301 	add.w	r3, r0, #1
 800a5bc:	d018      	beq.n	800a5f0 <_strtod_l+0x240>
 800a5be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a5c0:	4419      	add	r1, r3
 800a5c2:	910a      	str	r1, [sp, #40]	@ 0x28
 800a5c4:	462e      	mov	r6, r5
 800a5c6:	f04f 0e0a 	mov.w	lr, #10
 800a5ca:	1c71      	adds	r1, r6, #1
 800a5cc:	eba1 0c05 	sub.w	ip, r1, r5
 800a5d0:	4563      	cmp	r3, ip
 800a5d2:	dc15      	bgt.n	800a600 <_strtod_l+0x250>
 800a5d4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a5d8:	182b      	adds	r3, r5, r0
 800a5da:	2b08      	cmp	r3, #8
 800a5dc:	f105 0501 	add.w	r5, r5, #1
 800a5e0:	4405      	add	r5, r0
 800a5e2:	dc1a      	bgt.n	800a61a <_strtod_l+0x26a>
 800a5e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5e6:	230a      	movs	r3, #10
 800a5e8:	fb03 2301 	mla	r3, r3, r1, r2
 800a5ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a5f2:	1c51      	adds	r1, r2, #1
 800a5f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800a5f6:	7852      	ldrb	r2, [r2, #1]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	e7c5      	b.n	800a588 <_strtod_l+0x1d8>
 800a5fc:	4648      	mov	r0, r9
 800a5fe:	e7ce      	b.n	800a59e <_strtod_l+0x1ee>
 800a600:	2e08      	cmp	r6, #8
 800a602:	dc05      	bgt.n	800a610 <_strtod_l+0x260>
 800a604:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a606:	fb0e f606 	mul.w	r6, lr, r6
 800a60a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a60c:	460e      	mov	r6, r1
 800a60e:	e7dc      	b.n	800a5ca <_strtod_l+0x21a>
 800a610:	2910      	cmp	r1, #16
 800a612:	bfd8      	it	le
 800a614:	fb0e f707 	mulle.w	r7, lr, r7
 800a618:	e7f8      	b.n	800a60c <_strtod_l+0x25c>
 800a61a:	2b0f      	cmp	r3, #15
 800a61c:	bfdc      	itt	le
 800a61e:	230a      	movle	r3, #10
 800a620:	fb03 2707 	mlale	r7, r3, r7, r2
 800a624:	e7e3      	b.n	800a5ee <_strtod_l+0x23e>
 800a626:	2300      	movs	r3, #0
 800a628:	930a      	str	r3, [sp, #40]	@ 0x28
 800a62a:	2301      	movs	r3, #1
 800a62c:	e77a      	b.n	800a524 <_strtod_l+0x174>
 800a62e:	f04f 0c00 	mov.w	ip, #0
 800a632:	1ca2      	adds	r2, r4, #2
 800a634:	9219      	str	r2, [sp, #100]	@ 0x64
 800a636:	78a2      	ldrb	r2, [r4, #2]
 800a638:	e782      	b.n	800a540 <_strtod_l+0x190>
 800a63a:	f04f 0c01 	mov.w	ip, #1
 800a63e:	e7f8      	b.n	800a632 <_strtod_l+0x282>
 800a640:	0800f458 	.word	0x0800f458
 800a644:	0800f254 	.word	0x0800f254
 800a648:	7ff00000 	.word	0x7ff00000
 800a64c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a64e:	1c51      	adds	r1, r2, #1
 800a650:	9119      	str	r1, [sp, #100]	@ 0x64
 800a652:	7852      	ldrb	r2, [r2, #1]
 800a654:	2a30      	cmp	r2, #48	@ 0x30
 800a656:	d0f9      	beq.n	800a64c <_strtod_l+0x29c>
 800a658:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a65c:	2908      	cmp	r1, #8
 800a65e:	f63f af75 	bhi.w	800a54c <_strtod_l+0x19c>
 800a662:	3a30      	subs	r2, #48	@ 0x30
 800a664:	9209      	str	r2, [sp, #36]	@ 0x24
 800a666:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a668:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a66a:	f04f 080a 	mov.w	r8, #10
 800a66e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a670:	1c56      	adds	r6, r2, #1
 800a672:	9619      	str	r6, [sp, #100]	@ 0x64
 800a674:	7852      	ldrb	r2, [r2, #1]
 800a676:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a67a:	f1be 0f09 	cmp.w	lr, #9
 800a67e:	d939      	bls.n	800a6f4 <_strtod_l+0x344>
 800a680:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a682:	1a76      	subs	r6, r6, r1
 800a684:	2e08      	cmp	r6, #8
 800a686:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a68a:	dc03      	bgt.n	800a694 <_strtod_l+0x2e4>
 800a68c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a68e:	4588      	cmp	r8, r1
 800a690:	bfa8      	it	ge
 800a692:	4688      	movge	r8, r1
 800a694:	f1bc 0f00 	cmp.w	ip, #0
 800a698:	d001      	beq.n	800a69e <_strtod_l+0x2ee>
 800a69a:	f1c8 0800 	rsb	r8, r8, #0
 800a69e:	2d00      	cmp	r5, #0
 800a6a0:	d14e      	bne.n	800a740 <_strtod_l+0x390>
 800a6a2:	9908      	ldr	r1, [sp, #32]
 800a6a4:	4308      	orrs	r0, r1
 800a6a6:	f47f aebc 	bne.w	800a422 <_strtod_l+0x72>
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f47f aed4 	bne.w	800a458 <_strtod_l+0xa8>
 800a6b0:	2a69      	cmp	r2, #105	@ 0x69
 800a6b2:	d028      	beq.n	800a706 <_strtod_l+0x356>
 800a6b4:	dc25      	bgt.n	800a702 <_strtod_l+0x352>
 800a6b6:	2a49      	cmp	r2, #73	@ 0x49
 800a6b8:	d025      	beq.n	800a706 <_strtod_l+0x356>
 800a6ba:	2a4e      	cmp	r2, #78	@ 0x4e
 800a6bc:	f47f aecc 	bne.w	800a458 <_strtod_l+0xa8>
 800a6c0:	499a      	ldr	r1, [pc, #616]	@ (800a92c <_strtod_l+0x57c>)
 800a6c2:	a819      	add	r0, sp, #100	@ 0x64
 800a6c4:	f002 fe04 	bl	800d2d0 <__match>
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	f43f aec5 	beq.w	800a458 <_strtod_l+0xa8>
 800a6ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	2b28      	cmp	r3, #40	@ 0x28
 800a6d4:	d12e      	bne.n	800a734 <_strtod_l+0x384>
 800a6d6:	4996      	ldr	r1, [pc, #600]	@ (800a930 <_strtod_l+0x580>)
 800a6d8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a6da:	a819      	add	r0, sp, #100	@ 0x64
 800a6dc:	f002 fe0c 	bl	800d2f8 <__hexnan>
 800a6e0:	2805      	cmp	r0, #5
 800a6e2:	d127      	bne.n	800a734 <_strtod_l+0x384>
 800a6e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a6e6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a6ea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a6ee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a6f2:	e696      	b.n	800a422 <_strtod_l+0x72>
 800a6f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a6f6:	fb08 2101 	mla	r1, r8, r1, r2
 800a6fa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a6fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800a700:	e7b5      	b.n	800a66e <_strtod_l+0x2be>
 800a702:	2a6e      	cmp	r2, #110	@ 0x6e
 800a704:	e7da      	b.n	800a6bc <_strtod_l+0x30c>
 800a706:	498b      	ldr	r1, [pc, #556]	@ (800a934 <_strtod_l+0x584>)
 800a708:	a819      	add	r0, sp, #100	@ 0x64
 800a70a:	f002 fde1 	bl	800d2d0 <__match>
 800a70e:	2800      	cmp	r0, #0
 800a710:	f43f aea2 	beq.w	800a458 <_strtod_l+0xa8>
 800a714:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a716:	4988      	ldr	r1, [pc, #544]	@ (800a938 <_strtod_l+0x588>)
 800a718:	3b01      	subs	r3, #1
 800a71a:	a819      	add	r0, sp, #100	@ 0x64
 800a71c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a71e:	f002 fdd7 	bl	800d2d0 <__match>
 800a722:	b910      	cbnz	r0, 800a72a <_strtod_l+0x37a>
 800a724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a726:	3301      	adds	r3, #1
 800a728:	9319      	str	r3, [sp, #100]	@ 0x64
 800a72a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a948 <_strtod_l+0x598>
 800a72e:	f04f 0a00 	mov.w	sl, #0
 800a732:	e676      	b.n	800a422 <_strtod_l+0x72>
 800a734:	4881      	ldr	r0, [pc, #516]	@ (800a93c <_strtod_l+0x58c>)
 800a736:	f001 fc8f 	bl	800c058 <nan>
 800a73a:	ec5b ab10 	vmov	sl, fp, d0
 800a73e:	e670      	b.n	800a422 <_strtod_l+0x72>
 800a740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a742:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a744:	eba8 0303 	sub.w	r3, r8, r3
 800a748:	f1b9 0f00 	cmp.w	r9, #0
 800a74c:	bf08      	it	eq
 800a74e:	46a9      	moveq	r9, r5
 800a750:	2d10      	cmp	r5, #16
 800a752:	9309      	str	r3, [sp, #36]	@ 0x24
 800a754:	462c      	mov	r4, r5
 800a756:	bfa8      	it	ge
 800a758:	2410      	movge	r4, #16
 800a75a:	f7f5 fedb 	bl	8000514 <__aeabi_ui2d>
 800a75e:	2d09      	cmp	r5, #9
 800a760:	4682      	mov	sl, r0
 800a762:	468b      	mov	fp, r1
 800a764:	dc13      	bgt.n	800a78e <_strtod_l+0x3de>
 800a766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a768:	2b00      	cmp	r3, #0
 800a76a:	f43f ae5a 	beq.w	800a422 <_strtod_l+0x72>
 800a76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a770:	dd78      	ble.n	800a864 <_strtod_l+0x4b4>
 800a772:	2b16      	cmp	r3, #22
 800a774:	dc5f      	bgt.n	800a836 <_strtod_l+0x486>
 800a776:	4972      	ldr	r1, [pc, #456]	@ (800a940 <_strtod_l+0x590>)
 800a778:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a77c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a780:	4652      	mov	r2, sl
 800a782:	465b      	mov	r3, fp
 800a784:	f7f5 ff40 	bl	8000608 <__aeabi_dmul>
 800a788:	4682      	mov	sl, r0
 800a78a:	468b      	mov	fp, r1
 800a78c:	e649      	b.n	800a422 <_strtod_l+0x72>
 800a78e:	4b6c      	ldr	r3, [pc, #432]	@ (800a940 <_strtod_l+0x590>)
 800a790:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a794:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a798:	f7f5 ff36 	bl	8000608 <__aeabi_dmul>
 800a79c:	4682      	mov	sl, r0
 800a79e:	4638      	mov	r0, r7
 800a7a0:	468b      	mov	fp, r1
 800a7a2:	f7f5 feb7 	bl	8000514 <__aeabi_ui2d>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	4650      	mov	r0, sl
 800a7ac:	4659      	mov	r1, fp
 800a7ae:	f7f5 fd75 	bl	800029c <__adddf3>
 800a7b2:	2d0f      	cmp	r5, #15
 800a7b4:	4682      	mov	sl, r0
 800a7b6:	468b      	mov	fp, r1
 800a7b8:	ddd5      	ble.n	800a766 <_strtod_l+0x3b6>
 800a7ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7bc:	1b2c      	subs	r4, r5, r4
 800a7be:	441c      	add	r4, r3
 800a7c0:	2c00      	cmp	r4, #0
 800a7c2:	f340 8093 	ble.w	800a8ec <_strtod_l+0x53c>
 800a7c6:	f014 030f 	ands.w	r3, r4, #15
 800a7ca:	d00a      	beq.n	800a7e2 <_strtod_l+0x432>
 800a7cc:	495c      	ldr	r1, [pc, #368]	@ (800a940 <_strtod_l+0x590>)
 800a7ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a7d2:	4652      	mov	r2, sl
 800a7d4:	465b      	mov	r3, fp
 800a7d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7da:	f7f5 ff15 	bl	8000608 <__aeabi_dmul>
 800a7de:	4682      	mov	sl, r0
 800a7e0:	468b      	mov	fp, r1
 800a7e2:	f034 040f 	bics.w	r4, r4, #15
 800a7e6:	d073      	beq.n	800a8d0 <_strtod_l+0x520>
 800a7e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a7ec:	dd49      	ble.n	800a882 <_strtod_l+0x4d2>
 800a7ee:	2400      	movs	r4, #0
 800a7f0:	46a0      	mov	r8, r4
 800a7f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7f4:	46a1      	mov	r9, r4
 800a7f6:	9a05      	ldr	r2, [sp, #20]
 800a7f8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a948 <_strtod_l+0x598>
 800a7fc:	2322      	movs	r3, #34	@ 0x22
 800a7fe:	6013      	str	r3, [r2, #0]
 800a800:	f04f 0a00 	mov.w	sl, #0
 800a804:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a806:	2b00      	cmp	r3, #0
 800a808:	f43f ae0b 	beq.w	800a422 <_strtod_l+0x72>
 800a80c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a80e:	9805      	ldr	r0, [sp, #20]
 800a810:	f002 fe60 	bl	800d4d4 <_Bfree>
 800a814:	9805      	ldr	r0, [sp, #20]
 800a816:	4649      	mov	r1, r9
 800a818:	f002 fe5c 	bl	800d4d4 <_Bfree>
 800a81c:	9805      	ldr	r0, [sp, #20]
 800a81e:	4641      	mov	r1, r8
 800a820:	f002 fe58 	bl	800d4d4 <_Bfree>
 800a824:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a826:	9805      	ldr	r0, [sp, #20]
 800a828:	f002 fe54 	bl	800d4d4 <_Bfree>
 800a82c:	9805      	ldr	r0, [sp, #20]
 800a82e:	4621      	mov	r1, r4
 800a830:	f002 fe50 	bl	800d4d4 <_Bfree>
 800a834:	e5f5      	b.n	800a422 <_strtod_l+0x72>
 800a836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a838:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a83c:	4293      	cmp	r3, r2
 800a83e:	dbbc      	blt.n	800a7ba <_strtod_l+0x40a>
 800a840:	4c3f      	ldr	r4, [pc, #252]	@ (800a940 <_strtod_l+0x590>)
 800a842:	f1c5 050f 	rsb	r5, r5, #15
 800a846:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a84a:	4652      	mov	r2, sl
 800a84c:	465b      	mov	r3, fp
 800a84e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a852:	f7f5 fed9 	bl	8000608 <__aeabi_dmul>
 800a856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a858:	1b5d      	subs	r5, r3, r5
 800a85a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a85e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a862:	e78f      	b.n	800a784 <_strtod_l+0x3d4>
 800a864:	3316      	adds	r3, #22
 800a866:	dba8      	blt.n	800a7ba <_strtod_l+0x40a>
 800a868:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a86a:	eba3 0808 	sub.w	r8, r3, r8
 800a86e:	4b34      	ldr	r3, [pc, #208]	@ (800a940 <_strtod_l+0x590>)
 800a870:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a874:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a878:	4650      	mov	r0, sl
 800a87a:	4659      	mov	r1, fp
 800a87c:	f7f5 ffee 	bl	800085c <__aeabi_ddiv>
 800a880:	e782      	b.n	800a788 <_strtod_l+0x3d8>
 800a882:	2300      	movs	r3, #0
 800a884:	4f2f      	ldr	r7, [pc, #188]	@ (800a944 <_strtod_l+0x594>)
 800a886:	1124      	asrs	r4, r4, #4
 800a888:	4650      	mov	r0, sl
 800a88a:	4659      	mov	r1, fp
 800a88c:	461e      	mov	r6, r3
 800a88e:	2c01      	cmp	r4, #1
 800a890:	dc21      	bgt.n	800a8d6 <_strtod_l+0x526>
 800a892:	b10b      	cbz	r3, 800a898 <_strtod_l+0x4e8>
 800a894:	4682      	mov	sl, r0
 800a896:	468b      	mov	fp, r1
 800a898:	492a      	ldr	r1, [pc, #168]	@ (800a944 <_strtod_l+0x594>)
 800a89a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a89e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a8a2:	4652      	mov	r2, sl
 800a8a4:	465b      	mov	r3, fp
 800a8a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8aa:	f7f5 fead 	bl	8000608 <__aeabi_dmul>
 800a8ae:	4b26      	ldr	r3, [pc, #152]	@ (800a948 <_strtod_l+0x598>)
 800a8b0:	460a      	mov	r2, r1
 800a8b2:	400b      	ands	r3, r1
 800a8b4:	4925      	ldr	r1, [pc, #148]	@ (800a94c <_strtod_l+0x59c>)
 800a8b6:	428b      	cmp	r3, r1
 800a8b8:	4682      	mov	sl, r0
 800a8ba:	d898      	bhi.n	800a7ee <_strtod_l+0x43e>
 800a8bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a8c0:	428b      	cmp	r3, r1
 800a8c2:	bf86      	itte	hi
 800a8c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a950 <_strtod_l+0x5a0>
 800a8c8:	f04f 3aff 	movhi.w	sl, #4294967295
 800a8cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	9308      	str	r3, [sp, #32]
 800a8d4:	e076      	b.n	800a9c4 <_strtod_l+0x614>
 800a8d6:	07e2      	lsls	r2, r4, #31
 800a8d8:	d504      	bpl.n	800a8e4 <_strtod_l+0x534>
 800a8da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8de:	f7f5 fe93 	bl	8000608 <__aeabi_dmul>
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	3601      	adds	r6, #1
 800a8e6:	1064      	asrs	r4, r4, #1
 800a8e8:	3708      	adds	r7, #8
 800a8ea:	e7d0      	b.n	800a88e <_strtod_l+0x4de>
 800a8ec:	d0f0      	beq.n	800a8d0 <_strtod_l+0x520>
 800a8ee:	4264      	negs	r4, r4
 800a8f0:	f014 020f 	ands.w	r2, r4, #15
 800a8f4:	d00a      	beq.n	800a90c <_strtod_l+0x55c>
 800a8f6:	4b12      	ldr	r3, [pc, #72]	@ (800a940 <_strtod_l+0x590>)
 800a8f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8fc:	4650      	mov	r0, sl
 800a8fe:	4659      	mov	r1, fp
 800a900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a904:	f7f5 ffaa 	bl	800085c <__aeabi_ddiv>
 800a908:	4682      	mov	sl, r0
 800a90a:	468b      	mov	fp, r1
 800a90c:	1124      	asrs	r4, r4, #4
 800a90e:	d0df      	beq.n	800a8d0 <_strtod_l+0x520>
 800a910:	2c1f      	cmp	r4, #31
 800a912:	dd1f      	ble.n	800a954 <_strtod_l+0x5a4>
 800a914:	2400      	movs	r4, #0
 800a916:	46a0      	mov	r8, r4
 800a918:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a91a:	46a1      	mov	r9, r4
 800a91c:	9a05      	ldr	r2, [sp, #20]
 800a91e:	2322      	movs	r3, #34	@ 0x22
 800a920:	f04f 0a00 	mov.w	sl, #0
 800a924:	f04f 0b00 	mov.w	fp, #0
 800a928:	6013      	str	r3, [r2, #0]
 800a92a:	e76b      	b.n	800a804 <_strtod_l+0x454>
 800a92c:	0800f263 	.word	0x0800f263
 800a930:	0800f444 	.word	0x0800f444
 800a934:	0800f25b 	.word	0x0800f25b
 800a938:	0800f298 	.word	0x0800f298
 800a93c:	0800f442 	.word	0x0800f442
 800a940:	0800f5d0 	.word	0x0800f5d0
 800a944:	0800f5a8 	.word	0x0800f5a8
 800a948:	7ff00000 	.word	0x7ff00000
 800a94c:	7ca00000 	.word	0x7ca00000
 800a950:	7fefffff 	.word	0x7fefffff
 800a954:	f014 0310 	ands.w	r3, r4, #16
 800a958:	bf18      	it	ne
 800a95a:	236a      	movne	r3, #106	@ 0x6a
 800a95c:	4ea9      	ldr	r6, [pc, #676]	@ (800ac04 <_strtod_l+0x854>)
 800a95e:	9308      	str	r3, [sp, #32]
 800a960:	4650      	mov	r0, sl
 800a962:	4659      	mov	r1, fp
 800a964:	2300      	movs	r3, #0
 800a966:	07e7      	lsls	r7, r4, #31
 800a968:	d504      	bpl.n	800a974 <_strtod_l+0x5c4>
 800a96a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a96e:	f7f5 fe4b 	bl	8000608 <__aeabi_dmul>
 800a972:	2301      	movs	r3, #1
 800a974:	1064      	asrs	r4, r4, #1
 800a976:	f106 0608 	add.w	r6, r6, #8
 800a97a:	d1f4      	bne.n	800a966 <_strtod_l+0x5b6>
 800a97c:	b10b      	cbz	r3, 800a982 <_strtod_l+0x5d2>
 800a97e:	4682      	mov	sl, r0
 800a980:	468b      	mov	fp, r1
 800a982:	9b08      	ldr	r3, [sp, #32]
 800a984:	b1b3      	cbz	r3, 800a9b4 <_strtod_l+0x604>
 800a986:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a98a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a98e:	2b00      	cmp	r3, #0
 800a990:	4659      	mov	r1, fp
 800a992:	dd0f      	ble.n	800a9b4 <_strtod_l+0x604>
 800a994:	2b1f      	cmp	r3, #31
 800a996:	dd56      	ble.n	800aa46 <_strtod_l+0x696>
 800a998:	2b34      	cmp	r3, #52	@ 0x34
 800a99a:	bfde      	ittt	le
 800a99c:	f04f 33ff 	movle.w	r3, #4294967295
 800a9a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a9a4:	4093      	lslle	r3, r2
 800a9a6:	f04f 0a00 	mov.w	sl, #0
 800a9aa:	bfcc      	ite	gt
 800a9ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a9b0:	ea03 0b01 	andle.w	fp, r3, r1
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	4650      	mov	r0, sl
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	f7f6 f88c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9c0:	2800      	cmp	r0, #0
 800a9c2:	d1a7      	bne.n	800a914 <_strtod_l+0x564>
 800a9c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9c6:	9300      	str	r3, [sp, #0]
 800a9c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a9ca:	9805      	ldr	r0, [sp, #20]
 800a9cc:	462b      	mov	r3, r5
 800a9ce:	464a      	mov	r2, r9
 800a9d0:	f002 fde8 	bl	800d5a4 <__s2b>
 800a9d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a9d6:	2800      	cmp	r0, #0
 800a9d8:	f43f af09 	beq.w	800a7ee <_strtod_l+0x43e>
 800a9dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9e0:	2a00      	cmp	r2, #0
 800a9e2:	eba3 0308 	sub.w	r3, r3, r8
 800a9e6:	bfa8      	it	ge
 800a9e8:	2300      	movge	r3, #0
 800a9ea:	9312      	str	r3, [sp, #72]	@ 0x48
 800a9ec:	2400      	movs	r4, #0
 800a9ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a9f2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a9f4:	46a0      	mov	r8, r4
 800a9f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9f8:	9805      	ldr	r0, [sp, #20]
 800a9fa:	6859      	ldr	r1, [r3, #4]
 800a9fc:	f002 fd2a 	bl	800d454 <_Balloc>
 800aa00:	4681      	mov	r9, r0
 800aa02:	2800      	cmp	r0, #0
 800aa04:	f43f aef7 	beq.w	800a7f6 <_strtod_l+0x446>
 800aa08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa0a:	691a      	ldr	r2, [r3, #16]
 800aa0c:	3202      	adds	r2, #2
 800aa0e:	f103 010c 	add.w	r1, r3, #12
 800aa12:	0092      	lsls	r2, r2, #2
 800aa14:	300c      	adds	r0, #12
 800aa16:	f001 fb10 	bl	800c03a <memcpy>
 800aa1a:	ec4b ab10 	vmov	d0, sl, fp
 800aa1e:	9805      	ldr	r0, [sp, #20]
 800aa20:	aa1c      	add	r2, sp, #112	@ 0x70
 800aa22:	a91b      	add	r1, sp, #108	@ 0x6c
 800aa24:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800aa28:	f003 f8f0 	bl	800dc0c <__d2b>
 800aa2c:	901a      	str	r0, [sp, #104]	@ 0x68
 800aa2e:	2800      	cmp	r0, #0
 800aa30:	f43f aee1 	beq.w	800a7f6 <_strtod_l+0x446>
 800aa34:	9805      	ldr	r0, [sp, #20]
 800aa36:	2101      	movs	r1, #1
 800aa38:	f002 fe4a 	bl	800d6d0 <__i2b>
 800aa3c:	4680      	mov	r8, r0
 800aa3e:	b948      	cbnz	r0, 800aa54 <_strtod_l+0x6a4>
 800aa40:	f04f 0800 	mov.w	r8, #0
 800aa44:	e6d7      	b.n	800a7f6 <_strtod_l+0x446>
 800aa46:	f04f 32ff 	mov.w	r2, #4294967295
 800aa4a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa4e:	ea03 0a0a 	and.w	sl, r3, sl
 800aa52:	e7af      	b.n	800a9b4 <_strtod_l+0x604>
 800aa54:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800aa56:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800aa58:	2d00      	cmp	r5, #0
 800aa5a:	bfab      	itete	ge
 800aa5c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800aa5e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800aa60:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800aa62:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800aa64:	bfac      	ite	ge
 800aa66:	18ef      	addge	r7, r5, r3
 800aa68:	1b5e      	sublt	r6, r3, r5
 800aa6a:	9b08      	ldr	r3, [sp, #32]
 800aa6c:	1aed      	subs	r5, r5, r3
 800aa6e:	4415      	add	r5, r2
 800aa70:	4b65      	ldr	r3, [pc, #404]	@ (800ac08 <_strtod_l+0x858>)
 800aa72:	3d01      	subs	r5, #1
 800aa74:	429d      	cmp	r5, r3
 800aa76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800aa7a:	da50      	bge.n	800ab1e <_strtod_l+0x76e>
 800aa7c:	1b5b      	subs	r3, r3, r5
 800aa7e:	2b1f      	cmp	r3, #31
 800aa80:	eba2 0203 	sub.w	r2, r2, r3
 800aa84:	f04f 0101 	mov.w	r1, #1
 800aa88:	dc3d      	bgt.n	800ab06 <_strtod_l+0x756>
 800aa8a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa90:	2300      	movs	r3, #0
 800aa92:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa94:	18bd      	adds	r5, r7, r2
 800aa96:	9b08      	ldr	r3, [sp, #32]
 800aa98:	42af      	cmp	r7, r5
 800aa9a:	4416      	add	r6, r2
 800aa9c:	441e      	add	r6, r3
 800aa9e:	463b      	mov	r3, r7
 800aaa0:	bfa8      	it	ge
 800aaa2:	462b      	movge	r3, r5
 800aaa4:	42b3      	cmp	r3, r6
 800aaa6:	bfa8      	it	ge
 800aaa8:	4633      	movge	r3, r6
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	bfc2      	ittt	gt
 800aaae:	1aed      	subgt	r5, r5, r3
 800aab0:	1af6      	subgt	r6, r6, r3
 800aab2:	1aff      	subgt	r7, r7, r3
 800aab4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	dd16      	ble.n	800aae8 <_strtod_l+0x738>
 800aaba:	4641      	mov	r1, r8
 800aabc:	9805      	ldr	r0, [sp, #20]
 800aabe:	461a      	mov	r2, r3
 800aac0:	f002 febe 	bl	800d840 <__pow5mult>
 800aac4:	4680      	mov	r8, r0
 800aac6:	2800      	cmp	r0, #0
 800aac8:	d0ba      	beq.n	800aa40 <_strtod_l+0x690>
 800aaca:	4601      	mov	r1, r0
 800aacc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aace:	9805      	ldr	r0, [sp, #20]
 800aad0:	f002 fe14 	bl	800d6fc <__multiply>
 800aad4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aad6:	2800      	cmp	r0, #0
 800aad8:	f43f ae8d 	beq.w	800a7f6 <_strtod_l+0x446>
 800aadc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aade:	9805      	ldr	r0, [sp, #20]
 800aae0:	f002 fcf8 	bl	800d4d4 <_Bfree>
 800aae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aae6:	931a      	str	r3, [sp, #104]	@ 0x68
 800aae8:	2d00      	cmp	r5, #0
 800aaea:	dc1d      	bgt.n	800ab28 <_strtod_l+0x778>
 800aaec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	dd23      	ble.n	800ab3a <_strtod_l+0x78a>
 800aaf2:	4649      	mov	r1, r9
 800aaf4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aaf6:	9805      	ldr	r0, [sp, #20]
 800aaf8:	f002 fea2 	bl	800d840 <__pow5mult>
 800aafc:	4681      	mov	r9, r0
 800aafe:	b9e0      	cbnz	r0, 800ab3a <_strtod_l+0x78a>
 800ab00:	f04f 0900 	mov.w	r9, #0
 800ab04:	e677      	b.n	800a7f6 <_strtod_l+0x446>
 800ab06:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ab0a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ab0e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ab12:	35e2      	adds	r5, #226	@ 0xe2
 800ab14:	fa01 f305 	lsl.w	r3, r1, r5
 800ab18:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ab1c:	e7ba      	b.n	800aa94 <_strtod_l+0x6e4>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab22:	2301      	movs	r3, #1
 800ab24:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab26:	e7b5      	b.n	800aa94 <_strtod_l+0x6e4>
 800ab28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab2a:	9805      	ldr	r0, [sp, #20]
 800ab2c:	462a      	mov	r2, r5
 800ab2e:	f002 fee1 	bl	800d8f4 <__lshift>
 800ab32:	901a      	str	r0, [sp, #104]	@ 0x68
 800ab34:	2800      	cmp	r0, #0
 800ab36:	d1d9      	bne.n	800aaec <_strtod_l+0x73c>
 800ab38:	e65d      	b.n	800a7f6 <_strtod_l+0x446>
 800ab3a:	2e00      	cmp	r6, #0
 800ab3c:	dd07      	ble.n	800ab4e <_strtod_l+0x79e>
 800ab3e:	4649      	mov	r1, r9
 800ab40:	9805      	ldr	r0, [sp, #20]
 800ab42:	4632      	mov	r2, r6
 800ab44:	f002 fed6 	bl	800d8f4 <__lshift>
 800ab48:	4681      	mov	r9, r0
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	d0d8      	beq.n	800ab00 <_strtod_l+0x750>
 800ab4e:	2f00      	cmp	r7, #0
 800ab50:	dd08      	ble.n	800ab64 <_strtod_l+0x7b4>
 800ab52:	4641      	mov	r1, r8
 800ab54:	9805      	ldr	r0, [sp, #20]
 800ab56:	463a      	mov	r2, r7
 800ab58:	f002 fecc 	bl	800d8f4 <__lshift>
 800ab5c:	4680      	mov	r8, r0
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f43f ae49 	beq.w	800a7f6 <_strtod_l+0x446>
 800ab64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab66:	9805      	ldr	r0, [sp, #20]
 800ab68:	464a      	mov	r2, r9
 800ab6a:	f002 ff4b 	bl	800da04 <__mdiff>
 800ab6e:	4604      	mov	r4, r0
 800ab70:	2800      	cmp	r0, #0
 800ab72:	f43f ae40 	beq.w	800a7f6 <_strtod_l+0x446>
 800ab76:	68c3      	ldr	r3, [r0, #12]
 800ab78:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	60c3      	str	r3, [r0, #12]
 800ab7e:	4641      	mov	r1, r8
 800ab80:	f002 ff24 	bl	800d9cc <__mcmp>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	da45      	bge.n	800ac14 <_strtod_l+0x864>
 800ab88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab8a:	ea53 030a 	orrs.w	r3, r3, sl
 800ab8e:	d16b      	bne.n	800ac68 <_strtod_l+0x8b8>
 800ab90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d167      	bne.n	800ac68 <_strtod_l+0x8b8>
 800ab98:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab9c:	0d1b      	lsrs	r3, r3, #20
 800ab9e:	051b      	lsls	r3, r3, #20
 800aba0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aba4:	d960      	bls.n	800ac68 <_strtod_l+0x8b8>
 800aba6:	6963      	ldr	r3, [r4, #20]
 800aba8:	b913      	cbnz	r3, 800abb0 <_strtod_l+0x800>
 800abaa:	6923      	ldr	r3, [r4, #16]
 800abac:	2b01      	cmp	r3, #1
 800abae:	dd5b      	ble.n	800ac68 <_strtod_l+0x8b8>
 800abb0:	4621      	mov	r1, r4
 800abb2:	2201      	movs	r2, #1
 800abb4:	9805      	ldr	r0, [sp, #20]
 800abb6:	f002 fe9d 	bl	800d8f4 <__lshift>
 800abba:	4641      	mov	r1, r8
 800abbc:	4604      	mov	r4, r0
 800abbe:	f002 ff05 	bl	800d9cc <__mcmp>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	dd50      	ble.n	800ac68 <_strtod_l+0x8b8>
 800abc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800abca:	9a08      	ldr	r2, [sp, #32]
 800abcc:	0d1b      	lsrs	r3, r3, #20
 800abce:	051b      	lsls	r3, r3, #20
 800abd0:	2a00      	cmp	r2, #0
 800abd2:	d06a      	beq.n	800acaa <_strtod_l+0x8fa>
 800abd4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800abd8:	d867      	bhi.n	800acaa <_strtod_l+0x8fa>
 800abda:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800abde:	f67f ae9d 	bls.w	800a91c <_strtod_l+0x56c>
 800abe2:	4b0a      	ldr	r3, [pc, #40]	@ (800ac0c <_strtod_l+0x85c>)
 800abe4:	4650      	mov	r0, sl
 800abe6:	4659      	mov	r1, fp
 800abe8:	2200      	movs	r2, #0
 800abea:	f7f5 fd0d 	bl	8000608 <__aeabi_dmul>
 800abee:	4b08      	ldr	r3, [pc, #32]	@ (800ac10 <_strtod_l+0x860>)
 800abf0:	400b      	ands	r3, r1
 800abf2:	4682      	mov	sl, r0
 800abf4:	468b      	mov	fp, r1
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f47f ae08 	bne.w	800a80c <_strtod_l+0x45c>
 800abfc:	9a05      	ldr	r2, [sp, #20]
 800abfe:	2322      	movs	r3, #34	@ 0x22
 800ac00:	6013      	str	r3, [r2, #0]
 800ac02:	e603      	b.n	800a80c <_strtod_l+0x45c>
 800ac04:	0800f470 	.word	0x0800f470
 800ac08:	fffffc02 	.word	0xfffffc02
 800ac0c:	39500000 	.word	0x39500000
 800ac10:	7ff00000 	.word	0x7ff00000
 800ac14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ac18:	d165      	bne.n	800ace6 <_strtod_l+0x936>
 800ac1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ac1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac20:	b35a      	cbz	r2, 800ac7a <_strtod_l+0x8ca>
 800ac22:	4a9f      	ldr	r2, [pc, #636]	@ (800aea0 <_strtod_l+0xaf0>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d12b      	bne.n	800ac80 <_strtod_l+0x8d0>
 800ac28:	9b08      	ldr	r3, [sp, #32]
 800ac2a:	4651      	mov	r1, sl
 800ac2c:	b303      	cbz	r3, 800ac70 <_strtod_l+0x8c0>
 800ac2e:	4b9d      	ldr	r3, [pc, #628]	@ (800aea4 <_strtod_l+0xaf4>)
 800ac30:	465a      	mov	r2, fp
 800ac32:	4013      	ands	r3, r2
 800ac34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ac38:	f04f 32ff 	mov.w	r2, #4294967295
 800ac3c:	d81b      	bhi.n	800ac76 <_strtod_l+0x8c6>
 800ac3e:	0d1b      	lsrs	r3, r3, #20
 800ac40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ac44:	fa02 f303 	lsl.w	r3, r2, r3
 800ac48:	4299      	cmp	r1, r3
 800ac4a:	d119      	bne.n	800ac80 <_strtod_l+0x8d0>
 800ac4c:	4b96      	ldr	r3, [pc, #600]	@ (800aea8 <_strtod_l+0xaf8>)
 800ac4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d102      	bne.n	800ac5a <_strtod_l+0x8aa>
 800ac54:	3101      	adds	r1, #1
 800ac56:	f43f adce 	beq.w	800a7f6 <_strtod_l+0x446>
 800ac5a:	4b92      	ldr	r3, [pc, #584]	@ (800aea4 <_strtod_l+0xaf4>)
 800ac5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac5e:	401a      	ands	r2, r3
 800ac60:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ac64:	f04f 0a00 	mov.w	sl, #0
 800ac68:	9b08      	ldr	r3, [sp, #32]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1b9      	bne.n	800abe2 <_strtod_l+0x832>
 800ac6e:	e5cd      	b.n	800a80c <_strtod_l+0x45c>
 800ac70:	f04f 33ff 	mov.w	r3, #4294967295
 800ac74:	e7e8      	b.n	800ac48 <_strtod_l+0x898>
 800ac76:	4613      	mov	r3, r2
 800ac78:	e7e6      	b.n	800ac48 <_strtod_l+0x898>
 800ac7a:	ea53 030a 	orrs.w	r3, r3, sl
 800ac7e:	d0a2      	beq.n	800abc6 <_strtod_l+0x816>
 800ac80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac82:	b1db      	cbz	r3, 800acbc <_strtod_l+0x90c>
 800ac84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac86:	4213      	tst	r3, r2
 800ac88:	d0ee      	beq.n	800ac68 <_strtod_l+0x8b8>
 800ac8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac8c:	9a08      	ldr	r2, [sp, #32]
 800ac8e:	4650      	mov	r0, sl
 800ac90:	4659      	mov	r1, fp
 800ac92:	b1bb      	cbz	r3, 800acc4 <_strtod_l+0x914>
 800ac94:	f7ff fb6c 	bl	800a370 <sulp>
 800ac98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac9c:	ec53 2b10 	vmov	r2, r3, d0
 800aca0:	f7f5 fafc 	bl	800029c <__adddf3>
 800aca4:	4682      	mov	sl, r0
 800aca6:	468b      	mov	fp, r1
 800aca8:	e7de      	b.n	800ac68 <_strtod_l+0x8b8>
 800acaa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800acae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800acb2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800acb6:	f04f 3aff 	mov.w	sl, #4294967295
 800acba:	e7d5      	b.n	800ac68 <_strtod_l+0x8b8>
 800acbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800acbe:	ea13 0f0a 	tst.w	r3, sl
 800acc2:	e7e1      	b.n	800ac88 <_strtod_l+0x8d8>
 800acc4:	f7ff fb54 	bl	800a370 <sulp>
 800acc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800accc:	ec53 2b10 	vmov	r2, r3, d0
 800acd0:	f7f5 fae2 	bl	8000298 <__aeabi_dsub>
 800acd4:	2200      	movs	r2, #0
 800acd6:	2300      	movs	r3, #0
 800acd8:	4682      	mov	sl, r0
 800acda:	468b      	mov	fp, r1
 800acdc:	f7f5 fefc 	bl	8000ad8 <__aeabi_dcmpeq>
 800ace0:	2800      	cmp	r0, #0
 800ace2:	d0c1      	beq.n	800ac68 <_strtod_l+0x8b8>
 800ace4:	e61a      	b.n	800a91c <_strtod_l+0x56c>
 800ace6:	4641      	mov	r1, r8
 800ace8:	4620      	mov	r0, r4
 800acea:	f002 ffe7 	bl	800dcbc <__ratio>
 800acee:	ec57 6b10 	vmov	r6, r7, d0
 800acf2:	2200      	movs	r2, #0
 800acf4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800acf8:	4630      	mov	r0, r6
 800acfa:	4639      	mov	r1, r7
 800acfc:	f7f5 ff00 	bl	8000b00 <__aeabi_dcmple>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	d06f      	beq.n	800ade4 <_strtod_l+0xa34>
 800ad04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d17a      	bne.n	800ae00 <_strtod_l+0xa50>
 800ad0a:	f1ba 0f00 	cmp.w	sl, #0
 800ad0e:	d158      	bne.n	800adc2 <_strtod_l+0xa12>
 800ad10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d15a      	bne.n	800add0 <_strtod_l+0xa20>
 800ad1a:	4b64      	ldr	r3, [pc, #400]	@ (800aeac <_strtod_l+0xafc>)
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	4630      	mov	r0, r6
 800ad20:	4639      	mov	r1, r7
 800ad22:	f7f5 fee3 	bl	8000aec <__aeabi_dcmplt>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	d159      	bne.n	800adde <_strtod_l+0xa2e>
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	4639      	mov	r1, r7
 800ad2e:	4b60      	ldr	r3, [pc, #384]	@ (800aeb0 <_strtod_l+0xb00>)
 800ad30:	2200      	movs	r2, #0
 800ad32:	f7f5 fc69 	bl	8000608 <__aeabi_dmul>
 800ad36:	4606      	mov	r6, r0
 800ad38:	460f      	mov	r7, r1
 800ad3a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ad3e:	9606      	str	r6, [sp, #24]
 800ad40:	9307      	str	r3, [sp, #28]
 800ad42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad46:	4d57      	ldr	r5, [pc, #348]	@ (800aea4 <_strtod_l+0xaf4>)
 800ad48:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ad4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad4e:	401d      	ands	r5, r3
 800ad50:	4b58      	ldr	r3, [pc, #352]	@ (800aeb4 <_strtod_l+0xb04>)
 800ad52:	429d      	cmp	r5, r3
 800ad54:	f040 80b2 	bne.w	800aebc <_strtod_l+0xb0c>
 800ad58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad5a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ad5e:	ec4b ab10 	vmov	d0, sl, fp
 800ad62:	f002 fee3 	bl	800db2c <__ulp>
 800ad66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad6a:	ec51 0b10 	vmov	r0, r1, d0
 800ad6e:	f7f5 fc4b 	bl	8000608 <__aeabi_dmul>
 800ad72:	4652      	mov	r2, sl
 800ad74:	465b      	mov	r3, fp
 800ad76:	f7f5 fa91 	bl	800029c <__adddf3>
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	4949      	ldr	r1, [pc, #292]	@ (800aea4 <_strtod_l+0xaf4>)
 800ad7e:	4a4e      	ldr	r2, [pc, #312]	@ (800aeb8 <_strtod_l+0xb08>)
 800ad80:	4019      	ands	r1, r3
 800ad82:	4291      	cmp	r1, r2
 800ad84:	4682      	mov	sl, r0
 800ad86:	d942      	bls.n	800ae0e <_strtod_l+0xa5e>
 800ad88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad8a:	4b47      	ldr	r3, [pc, #284]	@ (800aea8 <_strtod_l+0xaf8>)
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d103      	bne.n	800ad98 <_strtod_l+0x9e8>
 800ad90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad92:	3301      	adds	r3, #1
 800ad94:	f43f ad2f 	beq.w	800a7f6 <_strtod_l+0x446>
 800ad98:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800aea8 <_strtod_l+0xaf8>
 800ad9c:	f04f 3aff 	mov.w	sl, #4294967295
 800ada0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ada2:	9805      	ldr	r0, [sp, #20]
 800ada4:	f002 fb96 	bl	800d4d4 <_Bfree>
 800ada8:	9805      	ldr	r0, [sp, #20]
 800adaa:	4649      	mov	r1, r9
 800adac:	f002 fb92 	bl	800d4d4 <_Bfree>
 800adb0:	9805      	ldr	r0, [sp, #20]
 800adb2:	4641      	mov	r1, r8
 800adb4:	f002 fb8e 	bl	800d4d4 <_Bfree>
 800adb8:	9805      	ldr	r0, [sp, #20]
 800adba:	4621      	mov	r1, r4
 800adbc:	f002 fb8a 	bl	800d4d4 <_Bfree>
 800adc0:	e619      	b.n	800a9f6 <_strtod_l+0x646>
 800adc2:	f1ba 0f01 	cmp.w	sl, #1
 800adc6:	d103      	bne.n	800add0 <_strtod_l+0xa20>
 800adc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f43f ada6 	beq.w	800a91c <_strtod_l+0x56c>
 800add0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ae80 <_strtod_l+0xad0>
 800add4:	4f35      	ldr	r7, [pc, #212]	@ (800aeac <_strtod_l+0xafc>)
 800add6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800adda:	2600      	movs	r6, #0
 800addc:	e7b1      	b.n	800ad42 <_strtod_l+0x992>
 800adde:	4f34      	ldr	r7, [pc, #208]	@ (800aeb0 <_strtod_l+0xb00>)
 800ade0:	2600      	movs	r6, #0
 800ade2:	e7aa      	b.n	800ad3a <_strtod_l+0x98a>
 800ade4:	4b32      	ldr	r3, [pc, #200]	@ (800aeb0 <_strtod_l+0xb00>)
 800ade6:	4630      	mov	r0, r6
 800ade8:	4639      	mov	r1, r7
 800adea:	2200      	movs	r2, #0
 800adec:	f7f5 fc0c 	bl	8000608 <__aeabi_dmul>
 800adf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adf2:	4606      	mov	r6, r0
 800adf4:	460f      	mov	r7, r1
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d09f      	beq.n	800ad3a <_strtod_l+0x98a>
 800adfa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800adfe:	e7a0      	b.n	800ad42 <_strtod_l+0x992>
 800ae00:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ae88 <_strtod_l+0xad8>
 800ae04:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ae08:	ec57 6b17 	vmov	r6, r7, d7
 800ae0c:	e799      	b.n	800ad42 <_strtod_l+0x992>
 800ae0e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ae12:	9b08      	ldr	r3, [sp, #32]
 800ae14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1c1      	bne.n	800ada0 <_strtod_l+0x9f0>
 800ae1c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae20:	0d1b      	lsrs	r3, r3, #20
 800ae22:	051b      	lsls	r3, r3, #20
 800ae24:	429d      	cmp	r5, r3
 800ae26:	d1bb      	bne.n	800ada0 <_strtod_l+0x9f0>
 800ae28:	4630      	mov	r0, r6
 800ae2a:	4639      	mov	r1, r7
 800ae2c:	f7f5 ff4c 	bl	8000cc8 <__aeabi_d2lz>
 800ae30:	f7f5 fbbc 	bl	80005ac <__aeabi_l2d>
 800ae34:	4602      	mov	r2, r0
 800ae36:	460b      	mov	r3, r1
 800ae38:	4630      	mov	r0, r6
 800ae3a:	4639      	mov	r1, r7
 800ae3c:	f7f5 fa2c 	bl	8000298 <__aeabi_dsub>
 800ae40:	460b      	mov	r3, r1
 800ae42:	4602      	mov	r2, r0
 800ae44:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ae48:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ae4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae4e:	ea46 060a 	orr.w	r6, r6, sl
 800ae52:	431e      	orrs	r6, r3
 800ae54:	d06f      	beq.n	800af36 <_strtod_l+0xb86>
 800ae56:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae90 <_strtod_l+0xae0>)
 800ae58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5c:	f7f5 fe46 	bl	8000aec <__aeabi_dcmplt>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	f47f acd3 	bne.w	800a80c <_strtod_l+0x45c>
 800ae66:	a30c      	add	r3, pc, #48	@ (adr r3, 800ae98 <_strtod_l+0xae8>)
 800ae68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae70:	f7f5 fe5a 	bl	8000b28 <__aeabi_dcmpgt>
 800ae74:	2800      	cmp	r0, #0
 800ae76:	d093      	beq.n	800ada0 <_strtod_l+0x9f0>
 800ae78:	e4c8      	b.n	800a80c <_strtod_l+0x45c>
 800ae7a:	bf00      	nop
 800ae7c:	f3af 8000 	nop.w
 800ae80:	00000000 	.word	0x00000000
 800ae84:	bff00000 	.word	0xbff00000
 800ae88:	00000000 	.word	0x00000000
 800ae8c:	3ff00000 	.word	0x3ff00000
 800ae90:	94a03595 	.word	0x94a03595
 800ae94:	3fdfffff 	.word	0x3fdfffff
 800ae98:	35afe535 	.word	0x35afe535
 800ae9c:	3fe00000 	.word	0x3fe00000
 800aea0:	000fffff 	.word	0x000fffff
 800aea4:	7ff00000 	.word	0x7ff00000
 800aea8:	7fefffff 	.word	0x7fefffff
 800aeac:	3ff00000 	.word	0x3ff00000
 800aeb0:	3fe00000 	.word	0x3fe00000
 800aeb4:	7fe00000 	.word	0x7fe00000
 800aeb8:	7c9fffff 	.word	0x7c9fffff
 800aebc:	9b08      	ldr	r3, [sp, #32]
 800aebe:	b323      	cbz	r3, 800af0a <_strtod_l+0xb5a>
 800aec0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800aec4:	d821      	bhi.n	800af0a <_strtod_l+0xb5a>
 800aec6:	a328      	add	r3, pc, #160	@ (adr r3, 800af68 <_strtod_l+0xbb8>)
 800aec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aecc:	4630      	mov	r0, r6
 800aece:	4639      	mov	r1, r7
 800aed0:	f7f5 fe16 	bl	8000b00 <__aeabi_dcmple>
 800aed4:	b1a0      	cbz	r0, 800af00 <_strtod_l+0xb50>
 800aed6:	4639      	mov	r1, r7
 800aed8:	4630      	mov	r0, r6
 800aeda:	f7f5 fe6d 	bl	8000bb8 <__aeabi_d2uiz>
 800aede:	2801      	cmp	r0, #1
 800aee0:	bf38      	it	cc
 800aee2:	2001      	movcc	r0, #1
 800aee4:	f7f5 fb16 	bl	8000514 <__aeabi_ui2d>
 800aee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aeea:	4606      	mov	r6, r0
 800aeec:	460f      	mov	r7, r1
 800aeee:	b9fb      	cbnz	r3, 800af30 <_strtod_l+0xb80>
 800aef0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aef4:	9014      	str	r0, [sp, #80]	@ 0x50
 800aef6:	9315      	str	r3, [sp, #84]	@ 0x54
 800aef8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800aefc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800af00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af02:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800af06:	1b5b      	subs	r3, r3, r5
 800af08:	9311      	str	r3, [sp, #68]	@ 0x44
 800af0a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800af0e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800af12:	f002 fe0b 	bl	800db2c <__ulp>
 800af16:	4650      	mov	r0, sl
 800af18:	ec53 2b10 	vmov	r2, r3, d0
 800af1c:	4659      	mov	r1, fp
 800af1e:	f7f5 fb73 	bl	8000608 <__aeabi_dmul>
 800af22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800af26:	f7f5 f9b9 	bl	800029c <__adddf3>
 800af2a:	4682      	mov	sl, r0
 800af2c:	468b      	mov	fp, r1
 800af2e:	e770      	b.n	800ae12 <_strtod_l+0xa62>
 800af30:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800af34:	e7e0      	b.n	800aef8 <_strtod_l+0xb48>
 800af36:	a30e      	add	r3, pc, #56	@ (adr r3, 800af70 <_strtod_l+0xbc0>)
 800af38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3c:	f7f5 fdd6 	bl	8000aec <__aeabi_dcmplt>
 800af40:	e798      	b.n	800ae74 <_strtod_l+0xac4>
 800af42:	2300      	movs	r3, #0
 800af44:	930e      	str	r3, [sp, #56]	@ 0x38
 800af46:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800af48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af4a:	6013      	str	r3, [r2, #0]
 800af4c:	f7ff ba6d 	b.w	800a42a <_strtod_l+0x7a>
 800af50:	2a65      	cmp	r2, #101	@ 0x65
 800af52:	f43f ab68 	beq.w	800a626 <_strtod_l+0x276>
 800af56:	2a45      	cmp	r2, #69	@ 0x45
 800af58:	f43f ab65 	beq.w	800a626 <_strtod_l+0x276>
 800af5c:	2301      	movs	r3, #1
 800af5e:	f7ff bba0 	b.w	800a6a2 <_strtod_l+0x2f2>
 800af62:	bf00      	nop
 800af64:	f3af 8000 	nop.w
 800af68:	ffc00000 	.word	0xffc00000
 800af6c:	41dfffff 	.word	0x41dfffff
 800af70:	94a03595 	.word	0x94a03595
 800af74:	3fcfffff 	.word	0x3fcfffff

0800af78 <_strtod_r>:
 800af78:	4b01      	ldr	r3, [pc, #4]	@ (800af80 <_strtod_r+0x8>)
 800af7a:	f7ff ba19 	b.w	800a3b0 <_strtod_l>
 800af7e:	bf00      	nop
 800af80:	20000108 	.word	0x20000108

0800af84 <__cvt>:
 800af84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af88:	ec57 6b10 	vmov	r6, r7, d0
 800af8c:	2f00      	cmp	r7, #0
 800af8e:	460c      	mov	r4, r1
 800af90:	4619      	mov	r1, r3
 800af92:	463b      	mov	r3, r7
 800af94:	bfbb      	ittet	lt
 800af96:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800af9a:	461f      	movlt	r7, r3
 800af9c:	2300      	movge	r3, #0
 800af9e:	232d      	movlt	r3, #45	@ 0x2d
 800afa0:	700b      	strb	r3, [r1, #0]
 800afa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afa4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800afa8:	4691      	mov	r9, r2
 800afaa:	f023 0820 	bic.w	r8, r3, #32
 800afae:	bfbc      	itt	lt
 800afb0:	4632      	movlt	r2, r6
 800afb2:	4616      	movlt	r6, r2
 800afb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800afb8:	d005      	beq.n	800afc6 <__cvt+0x42>
 800afba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800afbe:	d100      	bne.n	800afc2 <__cvt+0x3e>
 800afc0:	3401      	adds	r4, #1
 800afc2:	2102      	movs	r1, #2
 800afc4:	e000      	b.n	800afc8 <__cvt+0x44>
 800afc6:	2103      	movs	r1, #3
 800afc8:	ab03      	add	r3, sp, #12
 800afca:	9301      	str	r3, [sp, #4]
 800afcc:	ab02      	add	r3, sp, #8
 800afce:	9300      	str	r3, [sp, #0]
 800afd0:	ec47 6b10 	vmov	d0, r6, r7
 800afd4:	4653      	mov	r3, sl
 800afd6:	4622      	mov	r2, r4
 800afd8:	f001 f8d6 	bl	800c188 <_dtoa_r>
 800afdc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800afe0:	4605      	mov	r5, r0
 800afe2:	d119      	bne.n	800b018 <__cvt+0x94>
 800afe4:	f019 0f01 	tst.w	r9, #1
 800afe8:	d00e      	beq.n	800b008 <__cvt+0x84>
 800afea:	eb00 0904 	add.w	r9, r0, r4
 800afee:	2200      	movs	r2, #0
 800aff0:	2300      	movs	r3, #0
 800aff2:	4630      	mov	r0, r6
 800aff4:	4639      	mov	r1, r7
 800aff6:	f7f5 fd6f 	bl	8000ad8 <__aeabi_dcmpeq>
 800affa:	b108      	cbz	r0, 800b000 <__cvt+0x7c>
 800affc:	f8cd 900c 	str.w	r9, [sp, #12]
 800b000:	2230      	movs	r2, #48	@ 0x30
 800b002:	9b03      	ldr	r3, [sp, #12]
 800b004:	454b      	cmp	r3, r9
 800b006:	d31e      	bcc.n	800b046 <__cvt+0xc2>
 800b008:	9b03      	ldr	r3, [sp, #12]
 800b00a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b00c:	1b5b      	subs	r3, r3, r5
 800b00e:	4628      	mov	r0, r5
 800b010:	6013      	str	r3, [r2, #0]
 800b012:	b004      	add	sp, #16
 800b014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b018:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b01c:	eb00 0904 	add.w	r9, r0, r4
 800b020:	d1e5      	bne.n	800afee <__cvt+0x6a>
 800b022:	7803      	ldrb	r3, [r0, #0]
 800b024:	2b30      	cmp	r3, #48	@ 0x30
 800b026:	d10a      	bne.n	800b03e <__cvt+0xba>
 800b028:	2200      	movs	r2, #0
 800b02a:	2300      	movs	r3, #0
 800b02c:	4630      	mov	r0, r6
 800b02e:	4639      	mov	r1, r7
 800b030:	f7f5 fd52 	bl	8000ad8 <__aeabi_dcmpeq>
 800b034:	b918      	cbnz	r0, 800b03e <__cvt+0xba>
 800b036:	f1c4 0401 	rsb	r4, r4, #1
 800b03a:	f8ca 4000 	str.w	r4, [sl]
 800b03e:	f8da 3000 	ldr.w	r3, [sl]
 800b042:	4499      	add	r9, r3
 800b044:	e7d3      	b.n	800afee <__cvt+0x6a>
 800b046:	1c59      	adds	r1, r3, #1
 800b048:	9103      	str	r1, [sp, #12]
 800b04a:	701a      	strb	r2, [r3, #0]
 800b04c:	e7d9      	b.n	800b002 <__cvt+0x7e>

0800b04e <__exponent>:
 800b04e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b050:	2900      	cmp	r1, #0
 800b052:	bfba      	itte	lt
 800b054:	4249      	neglt	r1, r1
 800b056:	232d      	movlt	r3, #45	@ 0x2d
 800b058:	232b      	movge	r3, #43	@ 0x2b
 800b05a:	2909      	cmp	r1, #9
 800b05c:	7002      	strb	r2, [r0, #0]
 800b05e:	7043      	strb	r3, [r0, #1]
 800b060:	dd29      	ble.n	800b0b6 <__exponent+0x68>
 800b062:	f10d 0307 	add.w	r3, sp, #7
 800b066:	461d      	mov	r5, r3
 800b068:	270a      	movs	r7, #10
 800b06a:	461a      	mov	r2, r3
 800b06c:	fbb1 f6f7 	udiv	r6, r1, r7
 800b070:	fb07 1416 	mls	r4, r7, r6, r1
 800b074:	3430      	adds	r4, #48	@ 0x30
 800b076:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b07a:	460c      	mov	r4, r1
 800b07c:	2c63      	cmp	r4, #99	@ 0x63
 800b07e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b082:	4631      	mov	r1, r6
 800b084:	dcf1      	bgt.n	800b06a <__exponent+0x1c>
 800b086:	3130      	adds	r1, #48	@ 0x30
 800b088:	1e94      	subs	r4, r2, #2
 800b08a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b08e:	1c41      	adds	r1, r0, #1
 800b090:	4623      	mov	r3, r4
 800b092:	42ab      	cmp	r3, r5
 800b094:	d30a      	bcc.n	800b0ac <__exponent+0x5e>
 800b096:	f10d 0309 	add.w	r3, sp, #9
 800b09a:	1a9b      	subs	r3, r3, r2
 800b09c:	42ac      	cmp	r4, r5
 800b09e:	bf88      	it	hi
 800b0a0:	2300      	movhi	r3, #0
 800b0a2:	3302      	adds	r3, #2
 800b0a4:	4403      	add	r3, r0
 800b0a6:	1a18      	subs	r0, r3, r0
 800b0a8:	b003      	add	sp, #12
 800b0aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b0b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b0b4:	e7ed      	b.n	800b092 <__exponent+0x44>
 800b0b6:	2330      	movs	r3, #48	@ 0x30
 800b0b8:	3130      	adds	r1, #48	@ 0x30
 800b0ba:	7083      	strb	r3, [r0, #2]
 800b0bc:	70c1      	strb	r1, [r0, #3]
 800b0be:	1d03      	adds	r3, r0, #4
 800b0c0:	e7f1      	b.n	800b0a6 <__exponent+0x58>
	...

0800b0c4 <_printf_float>:
 800b0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c8:	b08d      	sub	sp, #52	@ 0x34
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b0d0:	4616      	mov	r6, r2
 800b0d2:	461f      	mov	r7, r3
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	f000 ff29 	bl	800bf2c <_localeconv_r>
 800b0da:	6803      	ldr	r3, [r0, #0]
 800b0dc:	9304      	str	r3, [sp, #16]
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7f5 f8ce 	bl	8000280 <strlen>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0e8:	f8d8 3000 	ldr.w	r3, [r8]
 800b0ec:	9005      	str	r0, [sp, #20]
 800b0ee:	3307      	adds	r3, #7
 800b0f0:	f023 0307 	bic.w	r3, r3, #7
 800b0f4:	f103 0208 	add.w	r2, r3, #8
 800b0f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b0fc:	f8d4 b000 	ldr.w	fp, [r4]
 800b100:	f8c8 2000 	str.w	r2, [r8]
 800b104:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b108:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b10c:	9307      	str	r3, [sp, #28]
 800b10e:	f8cd 8018 	str.w	r8, [sp, #24]
 800b112:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b116:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b11a:	4b9c      	ldr	r3, [pc, #624]	@ (800b38c <_printf_float+0x2c8>)
 800b11c:	f04f 32ff 	mov.w	r2, #4294967295
 800b120:	f7f5 fd0c 	bl	8000b3c <__aeabi_dcmpun>
 800b124:	bb70      	cbnz	r0, 800b184 <_printf_float+0xc0>
 800b126:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b12a:	4b98      	ldr	r3, [pc, #608]	@ (800b38c <_printf_float+0x2c8>)
 800b12c:	f04f 32ff 	mov.w	r2, #4294967295
 800b130:	f7f5 fce6 	bl	8000b00 <__aeabi_dcmple>
 800b134:	bb30      	cbnz	r0, 800b184 <_printf_float+0xc0>
 800b136:	2200      	movs	r2, #0
 800b138:	2300      	movs	r3, #0
 800b13a:	4640      	mov	r0, r8
 800b13c:	4649      	mov	r1, r9
 800b13e:	f7f5 fcd5 	bl	8000aec <__aeabi_dcmplt>
 800b142:	b110      	cbz	r0, 800b14a <_printf_float+0x86>
 800b144:	232d      	movs	r3, #45	@ 0x2d
 800b146:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b14a:	4a91      	ldr	r2, [pc, #580]	@ (800b390 <_printf_float+0x2cc>)
 800b14c:	4b91      	ldr	r3, [pc, #580]	@ (800b394 <_printf_float+0x2d0>)
 800b14e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b152:	bf8c      	ite	hi
 800b154:	4690      	movhi	r8, r2
 800b156:	4698      	movls	r8, r3
 800b158:	2303      	movs	r3, #3
 800b15a:	6123      	str	r3, [r4, #16]
 800b15c:	f02b 0304 	bic.w	r3, fp, #4
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	f04f 0900 	mov.w	r9, #0
 800b166:	9700      	str	r7, [sp, #0]
 800b168:	4633      	mov	r3, r6
 800b16a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b16c:	4621      	mov	r1, r4
 800b16e:	4628      	mov	r0, r5
 800b170:	f000 f9d2 	bl	800b518 <_printf_common>
 800b174:	3001      	adds	r0, #1
 800b176:	f040 808d 	bne.w	800b294 <_printf_float+0x1d0>
 800b17a:	f04f 30ff 	mov.w	r0, #4294967295
 800b17e:	b00d      	add	sp, #52	@ 0x34
 800b180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b184:	4642      	mov	r2, r8
 800b186:	464b      	mov	r3, r9
 800b188:	4640      	mov	r0, r8
 800b18a:	4649      	mov	r1, r9
 800b18c:	f7f5 fcd6 	bl	8000b3c <__aeabi_dcmpun>
 800b190:	b140      	cbz	r0, 800b1a4 <_printf_float+0xe0>
 800b192:	464b      	mov	r3, r9
 800b194:	2b00      	cmp	r3, #0
 800b196:	bfbc      	itt	lt
 800b198:	232d      	movlt	r3, #45	@ 0x2d
 800b19a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b19e:	4a7e      	ldr	r2, [pc, #504]	@ (800b398 <_printf_float+0x2d4>)
 800b1a0:	4b7e      	ldr	r3, [pc, #504]	@ (800b39c <_printf_float+0x2d8>)
 800b1a2:	e7d4      	b.n	800b14e <_printf_float+0x8a>
 800b1a4:	6863      	ldr	r3, [r4, #4]
 800b1a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b1aa:	9206      	str	r2, [sp, #24]
 800b1ac:	1c5a      	adds	r2, r3, #1
 800b1ae:	d13b      	bne.n	800b228 <_printf_float+0x164>
 800b1b0:	2306      	movs	r3, #6
 800b1b2:	6063      	str	r3, [r4, #4]
 800b1b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	6022      	str	r2, [r4, #0]
 800b1bc:	9303      	str	r3, [sp, #12]
 800b1be:	ab0a      	add	r3, sp, #40	@ 0x28
 800b1c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b1c4:	ab09      	add	r3, sp, #36	@ 0x24
 800b1c6:	9300      	str	r3, [sp, #0]
 800b1c8:	6861      	ldr	r1, [r4, #4]
 800b1ca:	ec49 8b10 	vmov	d0, r8, r9
 800b1ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b1d2:	4628      	mov	r0, r5
 800b1d4:	f7ff fed6 	bl	800af84 <__cvt>
 800b1d8:	9b06      	ldr	r3, [sp, #24]
 800b1da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1dc:	2b47      	cmp	r3, #71	@ 0x47
 800b1de:	4680      	mov	r8, r0
 800b1e0:	d129      	bne.n	800b236 <_printf_float+0x172>
 800b1e2:	1cc8      	adds	r0, r1, #3
 800b1e4:	db02      	blt.n	800b1ec <_printf_float+0x128>
 800b1e6:	6863      	ldr	r3, [r4, #4]
 800b1e8:	4299      	cmp	r1, r3
 800b1ea:	dd41      	ble.n	800b270 <_printf_float+0x1ac>
 800b1ec:	f1aa 0a02 	sub.w	sl, sl, #2
 800b1f0:	fa5f fa8a 	uxtb.w	sl, sl
 800b1f4:	3901      	subs	r1, #1
 800b1f6:	4652      	mov	r2, sl
 800b1f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b1fc:	9109      	str	r1, [sp, #36]	@ 0x24
 800b1fe:	f7ff ff26 	bl	800b04e <__exponent>
 800b202:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b204:	1813      	adds	r3, r2, r0
 800b206:	2a01      	cmp	r2, #1
 800b208:	4681      	mov	r9, r0
 800b20a:	6123      	str	r3, [r4, #16]
 800b20c:	dc02      	bgt.n	800b214 <_printf_float+0x150>
 800b20e:	6822      	ldr	r2, [r4, #0]
 800b210:	07d2      	lsls	r2, r2, #31
 800b212:	d501      	bpl.n	800b218 <_printf_float+0x154>
 800b214:	3301      	adds	r3, #1
 800b216:	6123      	str	r3, [r4, #16]
 800b218:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d0a2      	beq.n	800b166 <_printf_float+0xa2>
 800b220:	232d      	movs	r3, #45	@ 0x2d
 800b222:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b226:	e79e      	b.n	800b166 <_printf_float+0xa2>
 800b228:	9a06      	ldr	r2, [sp, #24]
 800b22a:	2a47      	cmp	r2, #71	@ 0x47
 800b22c:	d1c2      	bne.n	800b1b4 <_printf_float+0xf0>
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1c0      	bne.n	800b1b4 <_printf_float+0xf0>
 800b232:	2301      	movs	r3, #1
 800b234:	e7bd      	b.n	800b1b2 <_printf_float+0xee>
 800b236:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b23a:	d9db      	bls.n	800b1f4 <_printf_float+0x130>
 800b23c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b240:	d118      	bne.n	800b274 <_printf_float+0x1b0>
 800b242:	2900      	cmp	r1, #0
 800b244:	6863      	ldr	r3, [r4, #4]
 800b246:	dd0b      	ble.n	800b260 <_printf_float+0x19c>
 800b248:	6121      	str	r1, [r4, #16]
 800b24a:	b913      	cbnz	r3, 800b252 <_printf_float+0x18e>
 800b24c:	6822      	ldr	r2, [r4, #0]
 800b24e:	07d0      	lsls	r0, r2, #31
 800b250:	d502      	bpl.n	800b258 <_printf_float+0x194>
 800b252:	3301      	adds	r3, #1
 800b254:	440b      	add	r3, r1
 800b256:	6123      	str	r3, [r4, #16]
 800b258:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b25a:	f04f 0900 	mov.w	r9, #0
 800b25e:	e7db      	b.n	800b218 <_printf_float+0x154>
 800b260:	b913      	cbnz	r3, 800b268 <_printf_float+0x1a4>
 800b262:	6822      	ldr	r2, [r4, #0]
 800b264:	07d2      	lsls	r2, r2, #31
 800b266:	d501      	bpl.n	800b26c <_printf_float+0x1a8>
 800b268:	3302      	adds	r3, #2
 800b26a:	e7f4      	b.n	800b256 <_printf_float+0x192>
 800b26c:	2301      	movs	r3, #1
 800b26e:	e7f2      	b.n	800b256 <_printf_float+0x192>
 800b270:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b276:	4299      	cmp	r1, r3
 800b278:	db05      	blt.n	800b286 <_printf_float+0x1c2>
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	6121      	str	r1, [r4, #16]
 800b27e:	07d8      	lsls	r0, r3, #31
 800b280:	d5ea      	bpl.n	800b258 <_printf_float+0x194>
 800b282:	1c4b      	adds	r3, r1, #1
 800b284:	e7e7      	b.n	800b256 <_printf_float+0x192>
 800b286:	2900      	cmp	r1, #0
 800b288:	bfd4      	ite	le
 800b28a:	f1c1 0202 	rsble	r2, r1, #2
 800b28e:	2201      	movgt	r2, #1
 800b290:	4413      	add	r3, r2
 800b292:	e7e0      	b.n	800b256 <_printf_float+0x192>
 800b294:	6823      	ldr	r3, [r4, #0]
 800b296:	055a      	lsls	r2, r3, #21
 800b298:	d407      	bmi.n	800b2aa <_printf_float+0x1e6>
 800b29a:	6923      	ldr	r3, [r4, #16]
 800b29c:	4642      	mov	r2, r8
 800b29e:	4631      	mov	r1, r6
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	47b8      	blx	r7
 800b2a4:	3001      	adds	r0, #1
 800b2a6:	d12b      	bne.n	800b300 <_printf_float+0x23c>
 800b2a8:	e767      	b.n	800b17a <_printf_float+0xb6>
 800b2aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b2ae:	f240 80dd 	bls.w	800b46c <_printf_float+0x3a8>
 800b2b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f7f5 fc0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2be:	2800      	cmp	r0, #0
 800b2c0:	d033      	beq.n	800b32a <_printf_float+0x266>
 800b2c2:	4a37      	ldr	r2, [pc, #220]	@ (800b3a0 <_printf_float+0x2dc>)
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	4631      	mov	r1, r6
 800b2c8:	4628      	mov	r0, r5
 800b2ca:	47b8      	blx	r7
 800b2cc:	3001      	adds	r0, #1
 800b2ce:	f43f af54 	beq.w	800b17a <_printf_float+0xb6>
 800b2d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b2d6:	4543      	cmp	r3, r8
 800b2d8:	db02      	blt.n	800b2e0 <_printf_float+0x21c>
 800b2da:	6823      	ldr	r3, [r4, #0]
 800b2dc:	07d8      	lsls	r0, r3, #31
 800b2de:	d50f      	bpl.n	800b300 <_printf_float+0x23c>
 800b2e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2e4:	4631      	mov	r1, r6
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	47b8      	blx	r7
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	f43f af45 	beq.w	800b17a <_printf_float+0xb6>
 800b2f0:	f04f 0900 	mov.w	r9, #0
 800b2f4:	f108 38ff 	add.w	r8, r8, #4294967295
 800b2f8:	f104 0a1a 	add.w	sl, r4, #26
 800b2fc:	45c8      	cmp	r8, r9
 800b2fe:	dc09      	bgt.n	800b314 <_printf_float+0x250>
 800b300:	6823      	ldr	r3, [r4, #0]
 800b302:	079b      	lsls	r3, r3, #30
 800b304:	f100 8103 	bmi.w	800b50e <_printf_float+0x44a>
 800b308:	68e0      	ldr	r0, [r4, #12]
 800b30a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b30c:	4298      	cmp	r0, r3
 800b30e:	bfb8      	it	lt
 800b310:	4618      	movlt	r0, r3
 800b312:	e734      	b.n	800b17e <_printf_float+0xba>
 800b314:	2301      	movs	r3, #1
 800b316:	4652      	mov	r2, sl
 800b318:	4631      	mov	r1, r6
 800b31a:	4628      	mov	r0, r5
 800b31c:	47b8      	blx	r7
 800b31e:	3001      	adds	r0, #1
 800b320:	f43f af2b 	beq.w	800b17a <_printf_float+0xb6>
 800b324:	f109 0901 	add.w	r9, r9, #1
 800b328:	e7e8      	b.n	800b2fc <_printf_float+0x238>
 800b32a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	dc39      	bgt.n	800b3a4 <_printf_float+0x2e0>
 800b330:	4a1b      	ldr	r2, [pc, #108]	@ (800b3a0 <_printf_float+0x2dc>)
 800b332:	2301      	movs	r3, #1
 800b334:	4631      	mov	r1, r6
 800b336:	4628      	mov	r0, r5
 800b338:	47b8      	blx	r7
 800b33a:	3001      	adds	r0, #1
 800b33c:	f43f af1d 	beq.w	800b17a <_printf_float+0xb6>
 800b340:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b344:	ea59 0303 	orrs.w	r3, r9, r3
 800b348:	d102      	bne.n	800b350 <_printf_float+0x28c>
 800b34a:	6823      	ldr	r3, [r4, #0]
 800b34c:	07d9      	lsls	r1, r3, #31
 800b34e:	d5d7      	bpl.n	800b300 <_printf_float+0x23c>
 800b350:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b354:	4631      	mov	r1, r6
 800b356:	4628      	mov	r0, r5
 800b358:	47b8      	blx	r7
 800b35a:	3001      	adds	r0, #1
 800b35c:	f43f af0d 	beq.w	800b17a <_printf_float+0xb6>
 800b360:	f04f 0a00 	mov.w	sl, #0
 800b364:	f104 0b1a 	add.w	fp, r4, #26
 800b368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b36a:	425b      	negs	r3, r3
 800b36c:	4553      	cmp	r3, sl
 800b36e:	dc01      	bgt.n	800b374 <_printf_float+0x2b0>
 800b370:	464b      	mov	r3, r9
 800b372:	e793      	b.n	800b29c <_printf_float+0x1d8>
 800b374:	2301      	movs	r3, #1
 800b376:	465a      	mov	r2, fp
 800b378:	4631      	mov	r1, r6
 800b37a:	4628      	mov	r0, r5
 800b37c:	47b8      	blx	r7
 800b37e:	3001      	adds	r0, #1
 800b380:	f43f aefb 	beq.w	800b17a <_printf_float+0xb6>
 800b384:	f10a 0a01 	add.w	sl, sl, #1
 800b388:	e7ee      	b.n	800b368 <_printf_float+0x2a4>
 800b38a:	bf00      	nop
 800b38c:	7fefffff 	.word	0x7fefffff
 800b390:	0800f25a 	.word	0x0800f25a
 800b394:	0800f256 	.word	0x0800f256
 800b398:	0800f262 	.word	0x0800f262
 800b39c:	0800f25e 	.word	0x0800f25e
 800b3a0:	0800f402 	.word	0x0800f402
 800b3a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b3aa:	4553      	cmp	r3, sl
 800b3ac:	bfa8      	it	ge
 800b3ae:	4653      	movge	r3, sl
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	4699      	mov	r9, r3
 800b3b4:	dc36      	bgt.n	800b424 <_printf_float+0x360>
 800b3b6:	f04f 0b00 	mov.w	fp, #0
 800b3ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3be:	f104 021a 	add.w	r2, r4, #26
 800b3c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3c4:	9306      	str	r3, [sp, #24]
 800b3c6:	eba3 0309 	sub.w	r3, r3, r9
 800b3ca:	455b      	cmp	r3, fp
 800b3cc:	dc31      	bgt.n	800b432 <_printf_float+0x36e>
 800b3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3d0:	459a      	cmp	sl, r3
 800b3d2:	dc3a      	bgt.n	800b44a <_printf_float+0x386>
 800b3d4:	6823      	ldr	r3, [r4, #0]
 800b3d6:	07da      	lsls	r2, r3, #31
 800b3d8:	d437      	bmi.n	800b44a <_printf_float+0x386>
 800b3da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3dc:	ebaa 0903 	sub.w	r9, sl, r3
 800b3e0:	9b06      	ldr	r3, [sp, #24]
 800b3e2:	ebaa 0303 	sub.w	r3, sl, r3
 800b3e6:	4599      	cmp	r9, r3
 800b3e8:	bfa8      	it	ge
 800b3ea:	4699      	movge	r9, r3
 800b3ec:	f1b9 0f00 	cmp.w	r9, #0
 800b3f0:	dc33      	bgt.n	800b45a <_printf_float+0x396>
 800b3f2:	f04f 0800 	mov.w	r8, #0
 800b3f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3fa:	f104 0b1a 	add.w	fp, r4, #26
 800b3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b400:	ebaa 0303 	sub.w	r3, sl, r3
 800b404:	eba3 0309 	sub.w	r3, r3, r9
 800b408:	4543      	cmp	r3, r8
 800b40a:	f77f af79 	ble.w	800b300 <_printf_float+0x23c>
 800b40e:	2301      	movs	r3, #1
 800b410:	465a      	mov	r2, fp
 800b412:	4631      	mov	r1, r6
 800b414:	4628      	mov	r0, r5
 800b416:	47b8      	blx	r7
 800b418:	3001      	adds	r0, #1
 800b41a:	f43f aeae 	beq.w	800b17a <_printf_float+0xb6>
 800b41e:	f108 0801 	add.w	r8, r8, #1
 800b422:	e7ec      	b.n	800b3fe <_printf_float+0x33a>
 800b424:	4642      	mov	r2, r8
 800b426:	4631      	mov	r1, r6
 800b428:	4628      	mov	r0, r5
 800b42a:	47b8      	blx	r7
 800b42c:	3001      	adds	r0, #1
 800b42e:	d1c2      	bne.n	800b3b6 <_printf_float+0x2f2>
 800b430:	e6a3      	b.n	800b17a <_printf_float+0xb6>
 800b432:	2301      	movs	r3, #1
 800b434:	4631      	mov	r1, r6
 800b436:	4628      	mov	r0, r5
 800b438:	9206      	str	r2, [sp, #24]
 800b43a:	47b8      	blx	r7
 800b43c:	3001      	adds	r0, #1
 800b43e:	f43f ae9c 	beq.w	800b17a <_printf_float+0xb6>
 800b442:	9a06      	ldr	r2, [sp, #24]
 800b444:	f10b 0b01 	add.w	fp, fp, #1
 800b448:	e7bb      	b.n	800b3c2 <_printf_float+0x2fe>
 800b44a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b44e:	4631      	mov	r1, r6
 800b450:	4628      	mov	r0, r5
 800b452:	47b8      	blx	r7
 800b454:	3001      	adds	r0, #1
 800b456:	d1c0      	bne.n	800b3da <_printf_float+0x316>
 800b458:	e68f      	b.n	800b17a <_printf_float+0xb6>
 800b45a:	9a06      	ldr	r2, [sp, #24]
 800b45c:	464b      	mov	r3, r9
 800b45e:	4442      	add	r2, r8
 800b460:	4631      	mov	r1, r6
 800b462:	4628      	mov	r0, r5
 800b464:	47b8      	blx	r7
 800b466:	3001      	adds	r0, #1
 800b468:	d1c3      	bne.n	800b3f2 <_printf_float+0x32e>
 800b46a:	e686      	b.n	800b17a <_printf_float+0xb6>
 800b46c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b470:	f1ba 0f01 	cmp.w	sl, #1
 800b474:	dc01      	bgt.n	800b47a <_printf_float+0x3b6>
 800b476:	07db      	lsls	r3, r3, #31
 800b478:	d536      	bpl.n	800b4e8 <_printf_float+0x424>
 800b47a:	2301      	movs	r3, #1
 800b47c:	4642      	mov	r2, r8
 800b47e:	4631      	mov	r1, r6
 800b480:	4628      	mov	r0, r5
 800b482:	47b8      	blx	r7
 800b484:	3001      	adds	r0, #1
 800b486:	f43f ae78 	beq.w	800b17a <_printf_float+0xb6>
 800b48a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b48e:	4631      	mov	r1, r6
 800b490:	4628      	mov	r0, r5
 800b492:	47b8      	blx	r7
 800b494:	3001      	adds	r0, #1
 800b496:	f43f ae70 	beq.w	800b17a <_printf_float+0xb6>
 800b49a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b49e:	2200      	movs	r2, #0
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b4a6:	f7f5 fb17 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4aa:	b9c0      	cbnz	r0, 800b4de <_printf_float+0x41a>
 800b4ac:	4653      	mov	r3, sl
 800b4ae:	f108 0201 	add.w	r2, r8, #1
 800b4b2:	4631      	mov	r1, r6
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	47b8      	blx	r7
 800b4b8:	3001      	adds	r0, #1
 800b4ba:	d10c      	bne.n	800b4d6 <_printf_float+0x412>
 800b4bc:	e65d      	b.n	800b17a <_printf_float+0xb6>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	465a      	mov	r2, fp
 800b4c2:	4631      	mov	r1, r6
 800b4c4:	4628      	mov	r0, r5
 800b4c6:	47b8      	blx	r7
 800b4c8:	3001      	adds	r0, #1
 800b4ca:	f43f ae56 	beq.w	800b17a <_printf_float+0xb6>
 800b4ce:	f108 0801 	add.w	r8, r8, #1
 800b4d2:	45d0      	cmp	r8, sl
 800b4d4:	dbf3      	blt.n	800b4be <_printf_float+0x3fa>
 800b4d6:	464b      	mov	r3, r9
 800b4d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b4dc:	e6df      	b.n	800b29e <_printf_float+0x1da>
 800b4de:	f04f 0800 	mov.w	r8, #0
 800b4e2:	f104 0b1a 	add.w	fp, r4, #26
 800b4e6:	e7f4      	b.n	800b4d2 <_printf_float+0x40e>
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	4642      	mov	r2, r8
 800b4ec:	e7e1      	b.n	800b4b2 <_printf_float+0x3ee>
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	464a      	mov	r2, r9
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	4628      	mov	r0, r5
 800b4f6:	47b8      	blx	r7
 800b4f8:	3001      	adds	r0, #1
 800b4fa:	f43f ae3e 	beq.w	800b17a <_printf_float+0xb6>
 800b4fe:	f108 0801 	add.w	r8, r8, #1
 800b502:	68e3      	ldr	r3, [r4, #12]
 800b504:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b506:	1a5b      	subs	r3, r3, r1
 800b508:	4543      	cmp	r3, r8
 800b50a:	dcf0      	bgt.n	800b4ee <_printf_float+0x42a>
 800b50c:	e6fc      	b.n	800b308 <_printf_float+0x244>
 800b50e:	f04f 0800 	mov.w	r8, #0
 800b512:	f104 0919 	add.w	r9, r4, #25
 800b516:	e7f4      	b.n	800b502 <_printf_float+0x43e>

0800b518 <_printf_common>:
 800b518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b51c:	4616      	mov	r6, r2
 800b51e:	4698      	mov	r8, r3
 800b520:	688a      	ldr	r2, [r1, #8]
 800b522:	690b      	ldr	r3, [r1, #16]
 800b524:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b528:	4293      	cmp	r3, r2
 800b52a:	bfb8      	it	lt
 800b52c:	4613      	movlt	r3, r2
 800b52e:	6033      	str	r3, [r6, #0]
 800b530:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b534:	4607      	mov	r7, r0
 800b536:	460c      	mov	r4, r1
 800b538:	b10a      	cbz	r2, 800b53e <_printf_common+0x26>
 800b53a:	3301      	adds	r3, #1
 800b53c:	6033      	str	r3, [r6, #0]
 800b53e:	6823      	ldr	r3, [r4, #0]
 800b540:	0699      	lsls	r1, r3, #26
 800b542:	bf42      	ittt	mi
 800b544:	6833      	ldrmi	r3, [r6, #0]
 800b546:	3302      	addmi	r3, #2
 800b548:	6033      	strmi	r3, [r6, #0]
 800b54a:	6825      	ldr	r5, [r4, #0]
 800b54c:	f015 0506 	ands.w	r5, r5, #6
 800b550:	d106      	bne.n	800b560 <_printf_common+0x48>
 800b552:	f104 0a19 	add.w	sl, r4, #25
 800b556:	68e3      	ldr	r3, [r4, #12]
 800b558:	6832      	ldr	r2, [r6, #0]
 800b55a:	1a9b      	subs	r3, r3, r2
 800b55c:	42ab      	cmp	r3, r5
 800b55e:	dc26      	bgt.n	800b5ae <_printf_common+0x96>
 800b560:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b564:	6822      	ldr	r2, [r4, #0]
 800b566:	3b00      	subs	r3, #0
 800b568:	bf18      	it	ne
 800b56a:	2301      	movne	r3, #1
 800b56c:	0692      	lsls	r2, r2, #26
 800b56e:	d42b      	bmi.n	800b5c8 <_printf_common+0xb0>
 800b570:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b574:	4641      	mov	r1, r8
 800b576:	4638      	mov	r0, r7
 800b578:	47c8      	blx	r9
 800b57a:	3001      	adds	r0, #1
 800b57c:	d01e      	beq.n	800b5bc <_printf_common+0xa4>
 800b57e:	6823      	ldr	r3, [r4, #0]
 800b580:	6922      	ldr	r2, [r4, #16]
 800b582:	f003 0306 	and.w	r3, r3, #6
 800b586:	2b04      	cmp	r3, #4
 800b588:	bf02      	ittt	eq
 800b58a:	68e5      	ldreq	r5, [r4, #12]
 800b58c:	6833      	ldreq	r3, [r6, #0]
 800b58e:	1aed      	subeq	r5, r5, r3
 800b590:	68a3      	ldr	r3, [r4, #8]
 800b592:	bf0c      	ite	eq
 800b594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b598:	2500      	movne	r5, #0
 800b59a:	4293      	cmp	r3, r2
 800b59c:	bfc4      	itt	gt
 800b59e:	1a9b      	subgt	r3, r3, r2
 800b5a0:	18ed      	addgt	r5, r5, r3
 800b5a2:	2600      	movs	r6, #0
 800b5a4:	341a      	adds	r4, #26
 800b5a6:	42b5      	cmp	r5, r6
 800b5a8:	d11a      	bne.n	800b5e0 <_printf_common+0xc8>
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	e008      	b.n	800b5c0 <_printf_common+0xa8>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	4652      	mov	r2, sl
 800b5b2:	4641      	mov	r1, r8
 800b5b4:	4638      	mov	r0, r7
 800b5b6:	47c8      	blx	r9
 800b5b8:	3001      	adds	r0, #1
 800b5ba:	d103      	bne.n	800b5c4 <_printf_common+0xac>
 800b5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c4:	3501      	adds	r5, #1
 800b5c6:	e7c6      	b.n	800b556 <_printf_common+0x3e>
 800b5c8:	18e1      	adds	r1, r4, r3
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	2030      	movs	r0, #48	@ 0x30
 800b5ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5d2:	4422      	add	r2, r4
 800b5d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5dc:	3302      	adds	r3, #2
 800b5de:	e7c7      	b.n	800b570 <_printf_common+0x58>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	4622      	mov	r2, r4
 800b5e4:	4641      	mov	r1, r8
 800b5e6:	4638      	mov	r0, r7
 800b5e8:	47c8      	blx	r9
 800b5ea:	3001      	adds	r0, #1
 800b5ec:	d0e6      	beq.n	800b5bc <_printf_common+0xa4>
 800b5ee:	3601      	adds	r6, #1
 800b5f0:	e7d9      	b.n	800b5a6 <_printf_common+0x8e>
	...

0800b5f4 <_printf_i>:
 800b5f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5f8:	7e0f      	ldrb	r7, [r1, #24]
 800b5fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5fc:	2f78      	cmp	r7, #120	@ 0x78
 800b5fe:	4691      	mov	r9, r2
 800b600:	4680      	mov	r8, r0
 800b602:	460c      	mov	r4, r1
 800b604:	469a      	mov	sl, r3
 800b606:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b60a:	d807      	bhi.n	800b61c <_printf_i+0x28>
 800b60c:	2f62      	cmp	r7, #98	@ 0x62
 800b60e:	d80a      	bhi.n	800b626 <_printf_i+0x32>
 800b610:	2f00      	cmp	r7, #0
 800b612:	f000 80d1 	beq.w	800b7b8 <_printf_i+0x1c4>
 800b616:	2f58      	cmp	r7, #88	@ 0x58
 800b618:	f000 80b8 	beq.w	800b78c <_printf_i+0x198>
 800b61c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b620:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b624:	e03a      	b.n	800b69c <_printf_i+0xa8>
 800b626:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b62a:	2b15      	cmp	r3, #21
 800b62c:	d8f6      	bhi.n	800b61c <_printf_i+0x28>
 800b62e:	a101      	add	r1, pc, #4	@ (adr r1, 800b634 <_printf_i+0x40>)
 800b630:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b634:	0800b68d 	.word	0x0800b68d
 800b638:	0800b6a1 	.word	0x0800b6a1
 800b63c:	0800b61d 	.word	0x0800b61d
 800b640:	0800b61d 	.word	0x0800b61d
 800b644:	0800b61d 	.word	0x0800b61d
 800b648:	0800b61d 	.word	0x0800b61d
 800b64c:	0800b6a1 	.word	0x0800b6a1
 800b650:	0800b61d 	.word	0x0800b61d
 800b654:	0800b61d 	.word	0x0800b61d
 800b658:	0800b61d 	.word	0x0800b61d
 800b65c:	0800b61d 	.word	0x0800b61d
 800b660:	0800b79f 	.word	0x0800b79f
 800b664:	0800b6cb 	.word	0x0800b6cb
 800b668:	0800b759 	.word	0x0800b759
 800b66c:	0800b61d 	.word	0x0800b61d
 800b670:	0800b61d 	.word	0x0800b61d
 800b674:	0800b7c1 	.word	0x0800b7c1
 800b678:	0800b61d 	.word	0x0800b61d
 800b67c:	0800b6cb 	.word	0x0800b6cb
 800b680:	0800b61d 	.word	0x0800b61d
 800b684:	0800b61d 	.word	0x0800b61d
 800b688:	0800b761 	.word	0x0800b761
 800b68c:	6833      	ldr	r3, [r6, #0]
 800b68e:	1d1a      	adds	r2, r3, #4
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	6032      	str	r2, [r6, #0]
 800b694:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b698:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b69c:	2301      	movs	r3, #1
 800b69e:	e09c      	b.n	800b7da <_printf_i+0x1e6>
 800b6a0:	6833      	ldr	r3, [r6, #0]
 800b6a2:	6820      	ldr	r0, [r4, #0]
 800b6a4:	1d19      	adds	r1, r3, #4
 800b6a6:	6031      	str	r1, [r6, #0]
 800b6a8:	0606      	lsls	r6, r0, #24
 800b6aa:	d501      	bpl.n	800b6b0 <_printf_i+0xbc>
 800b6ac:	681d      	ldr	r5, [r3, #0]
 800b6ae:	e003      	b.n	800b6b8 <_printf_i+0xc4>
 800b6b0:	0645      	lsls	r5, r0, #25
 800b6b2:	d5fb      	bpl.n	800b6ac <_printf_i+0xb8>
 800b6b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6b8:	2d00      	cmp	r5, #0
 800b6ba:	da03      	bge.n	800b6c4 <_printf_i+0xd0>
 800b6bc:	232d      	movs	r3, #45	@ 0x2d
 800b6be:	426d      	negs	r5, r5
 800b6c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6c4:	4858      	ldr	r0, [pc, #352]	@ (800b828 <_printf_i+0x234>)
 800b6c6:	230a      	movs	r3, #10
 800b6c8:	e011      	b.n	800b6ee <_printf_i+0xfa>
 800b6ca:	6821      	ldr	r1, [r4, #0]
 800b6cc:	6833      	ldr	r3, [r6, #0]
 800b6ce:	0608      	lsls	r0, r1, #24
 800b6d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6d4:	d402      	bmi.n	800b6dc <_printf_i+0xe8>
 800b6d6:	0649      	lsls	r1, r1, #25
 800b6d8:	bf48      	it	mi
 800b6da:	b2ad      	uxthmi	r5, r5
 800b6dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6de:	4852      	ldr	r0, [pc, #328]	@ (800b828 <_printf_i+0x234>)
 800b6e0:	6033      	str	r3, [r6, #0]
 800b6e2:	bf14      	ite	ne
 800b6e4:	230a      	movne	r3, #10
 800b6e6:	2308      	moveq	r3, #8
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6ee:	6866      	ldr	r6, [r4, #4]
 800b6f0:	60a6      	str	r6, [r4, #8]
 800b6f2:	2e00      	cmp	r6, #0
 800b6f4:	db05      	blt.n	800b702 <_printf_i+0x10e>
 800b6f6:	6821      	ldr	r1, [r4, #0]
 800b6f8:	432e      	orrs	r6, r5
 800b6fa:	f021 0104 	bic.w	r1, r1, #4
 800b6fe:	6021      	str	r1, [r4, #0]
 800b700:	d04b      	beq.n	800b79a <_printf_i+0x1a6>
 800b702:	4616      	mov	r6, r2
 800b704:	fbb5 f1f3 	udiv	r1, r5, r3
 800b708:	fb03 5711 	mls	r7, r3, r1, r5
 800b70c:	5dc7      	ldrb	r7, [r0, r7]
 800b70e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b712:	462f      	mov	r7, r5
 800b714:	42bb      	cmp	r3, r7
 800b716:	460d      	mov	r5, r1
 800b718:	d9f4      	bls.n	800b704 <_printf_i+0x110>
 800b71a:	2b08      	cmp	r3, #8
 800b71c:	d10b      	bne.n	800b736 <_printf_i+0x142>
 800b71e:	6823      	ldr	r3, [r4, #0]
 800b720:	07df      	lsls	r7, r3, #31
 800b722:	d508      	bpl.n	800b736 <_printf_i+0x142>
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	6861      	ldr	r1, [r4, #4]
 800b728:	4299      	cmp	r1, r3
 800b72a:	bfde      	ittt	le
 800b72c:	2330      	movle	r3, #48	@ 0x30
 800b72e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b732:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b736:	1b92      	subs	r2, r2, r6
 800b738:	6122      	str	r2, [r4, #16]
 800b73a:	f8cd a000 	str.w	sl, [sp]
 800b73e:	464b      	mov	r3, r9
 800b740:	aa03      	add	r2, sp, #12
 800b742:	4621      	mov	r1, r4
 800b744:	4640      	mov	r0, r8
 800b746:	f7ff fee7 	bl	800b518 <_printf_common>
 800b74a:	3001      	adds	r0, #1
 800b74c:	d14a      	bne.n	800b7e4 <_printf_i+0x1f0>
 800b74e:	f04f 30ff 	mov.w	r0, #4294967295
 800b752:	b004      	add	sp, #16
 800b754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b758:	6823      	ldr	r3, [r4, #0]
 800b75a:	f043 0320 	orr.w	r3, r3, #32
 800b75e:	6023      	str	r3, [r4, #0]
 800b760:	4832      	ldr	r0, [pc, #200]	@ (800b82c <_printf_i+0x238>)
 800b762:	2778      	movs	r7, #120	@ 0x78
 800b764:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	6831      	ldr	r1, [r6, #0]
 800b76c:	061f      	lsls	r7, r3, #24
 800b76e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b772:	d402      	bmi.n	800b77a <_printf_i+0x186>
 800b774:	065f      	lsls	r7, r3, #25
 800b776:	bf48      	it	mi
 800b778:	b2ad      	uxthmi	r5, r5
 800b77a:	6031      	str	r1, [r6, #0]
 800b77c:	07d9      	lsls	r1, r3, #31
 800b77e:	bf44      	itt	mi
 800b780:	f043 0320 	orrmi.w	r3, r3, #32
 800b784:	6023      	strmi	r3, [r4, #0]
 800b786:	b11d      	cbz	r5, 800b790 <_printf_i+0x19c>
 800b788:	2310      	movs	r3, #16
 800b78a:	e7ad      	b.n	800b6e8 <_printf_i+0xf4>
 800b78c:	4826      	ldr	r0, [pc, #152]	@ (800b828 <_printf_i+0x234>)
 800b78e:	e7e9      	b.n	800b764 <_printf_i+0x170>
 800b790:	6823      	ldr	r3, [r4, #0]
 800b792:	f023 0320 	bic.w	r3, r3, #32
 800b796:	6023      	str	r3, [r4, #0]
 800b798:	e7f6      	b.n	800b788 <_printf_i+0x194>
 800b79a:	4616      	mov	r6, r2
 800b79c:	e7bd      	b.n	800b71a <_printf_i+0x126>
 800b79e:	6833      	ldr	r3, [r6, #0]
 800b7a0:	6825      	ldr	r5, [r4, #0]
 800b7a2:	6961      	ldr	r1, [r4, #20]
 800b7a4:	1d18      	adds	r0, r3, #4
 800b7a6:	6030      	str	r0, [r6, #0]
 800b7a8:	062e      	lsls	r6, r5, #24
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	d501      	bpl.n	800b7b2 <_printf_i+0x1be>
 800b7ae:	6019      	str	r1, [r3, #0]
 800b7b0:	e002      	b.n	800b7b8 <_printf_i+0x1c4>
 800b7b2:	0668      	lsls	r0, r5, #25
 800b7b4:	d5fb      	bpl.n	800b7ae <_printf_i+0x1ba>
 800b7b6:	8019      	strh	r1, [r3, #0]
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	6123      	str	r3, [r4, #16]
 800b7bc:	4616      	mov	r6, r2
 800b7be:	e7bc      	b.n	800b73a <_printf_i+0x146>
 800b7c0:	6833      	ldr	r3, [r6, #0]
 800b7c2:	1d1a      	adds	r2, r3, #4
 800b7c4:	6032      	str	r2, [r6, #0]
 800b7c6:	681e      	ldr	r6, [r3, #0]
 800b7c8:	6862      	ldr	r2, [r4, #4]
 800b7ca:	2100      	movs	r1, #0
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	f7f4 fd07 	bl	80001e0 <memchr>
 800b7d2:	b108      	cbz	r0, 800b7d8 <_printf_i+0x1e4>
 800b7d4:	1b80      	subs	r0, r0, r6
 800b7d6:	6060      	str	r0, [r4, #4]
 800b7d8:	6863      	ldr	r3, [r4, #4]
 800b7da:	6123      	str	r3, [r4, #16]
 800b7dc:	2300      	movs	r3, #0
 800b7de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7e2:	e7aa      	b.n	800b73a <_printf_i+0x146>
 800b7e4:	6923      	ldr	r3, [r4, #16]
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	4649      	mov	r1, r9
 800b7ea:	4640      	mov	r0, r8
 800b7ec:	47d0      	blx	sl
 800b7ee:	3001      	adds	r0, #1
 800b7f0:	d0ad      	beq.n	800b74e <_printf_i+0x15a>
 800b7f2:	6823      	ldr	r3, [r4, #0]
 800b7f4:	079b      	lsls	r3, r3, #30
 800b7f6:	d413      	bmi.n	800b820 <_printf_i+0x22c>
 800b7f8:	68e0      	ldr	r0, [r4, #12]
 800b7fa:	9b03      	ldr	r3, [sp, #12]
 800b7fc:	4298      	cmp	r0, r3
 800b7fe:	bfb8      	it	lt
 800b800:	4618      	movlt	r0, r3
 800b802:	e7a6      	b.n	800b752 <_printf_i+0x15e>
 800b804:	2301      	movs	r3, #1
 800b806:	4632      	mov	r2, r6
 800b808:	4649      	mov	r1, r9
 800b80a:	4640      	mov	r0, r8
 800b80c:	47d0      	blx	sl
 800b80e:	3001      	adds	r0, #1
 800b810:	d09d      	beq.n	800b74e <_printf_i+0x15a>
 800b812:	3501      	adds	r5, #1
 800b814:	68e3      	ldr	r3, [r4, #12]
 800b816:	9903      	ldr	r1, [sp, #12]
 800b818:	1a5b      	subs	r3, r3, r1
 800b81a:	42ab      	cmp	r3, r5
 800b81c:	dcf2      	bgt.n	800b804 <_printf_i+0x210>
 800b81e:	e7eb      	b.n	800b7f8 <_printf_i+0x204>
 800b820:	2500      	movs	r5, #0
 800b822:	f104 0619 	add.w	r6, r4, #25
 800b826:	e7f5      	b.n	800b814 <_printf_i+0x220>
 800b828:	0800f266 	.word	0x0800f266
 800b82c:	0800f277 	.word	0x0800f277

0800b830 <_scanf_float>:
 800b830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b834:	b087      	sub	sp, #28
 800b836:	4691      	mov	r9, r2
 800b838:	9303      	str	r3, [sp, #12]
 800b83a:	688b      	ldr	r3, [r1, #8]
 800b83c:	1e5a      	subs	r2, r3, #1
 800b83e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b842:	bf81      	itttt	hi
 800b844:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b848:	eb03 0b05 	addhi.w	fp, r3, r5
 800b84c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b850:	608b      	strhi	r3, [r1, #8]
 800b852:	680b      	ldr	r3, [r1, #0]
 800b854:	460a      	mov	r2, r1
 800b856:	f04f 0500 	mov.w	r5, #0
 800b85a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b85e:	f842 3b1c 	str.w	r3, [r2], #28
 800b862:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b866:	4680      	mov	r8, r0
 800b868:	460c      	mov	r4, r1
 800b86a:	bf98      	it	ls
 800b86c:	f04f 0b00 	movls.w	fp, #0
 800b870:	9201      	str	r2, [sp, #4]
 800b872:	4616      	mov	r6, r2
 800b874:	46aa      	mov	sl, r5
 800b876:	462f      	mov	r7, r5
 800b878:	9502      	str	r5, [sp, #8]
 800b87a:	68a2      	ldr	r2, [r4, #8]
 800b87c:	b15a      	cbz	r2, 800b896 <_scanf_float+0x66>
 800b87e:	f8d9 3000 	ldr.w	r3, [r9]
 800b882:	781b      	ldrb	r3, [r3, #0]
 800b884:	2b4e      	cmp	r3, #78	@ 0x4e
 800b886:	d863      	bhi.n	800b950 <_scanf_float+0x120>
 800b888:	2b40      	cmp	r3, #64	@ 0x40
 800b88a:	d83b      	bhi.n	800b904 <_scanf_float+0xd4>
 800b88c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b890:	b2c8      	uxtb	r0, r1
 800b892:	280e      	cmp	r0, #14
 800b894:	d939      	bls.n	800b90a <_scanf_float+0xda>
 800b896:	b11f      	cbz	r7, 800b8a0 <_scanf_float+0x70>
 800b898:	6823      	ldr	r3, [r4, #0]
 800b89a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b89e:	6023      	str	r3, [r4, #0]
 800b8a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b8a4:	f1ba 0f01 	cmp.w	sl, #1
 800b8a8:	f200 8114 	bhi.w	800bad4 <_scanf_float+0x2a4>
 800b8ac:	9b01      	ldr	r3, [sp, #4]
 800b8ae:	429e      	cmp	r6, r3
 800b8b0:	f200 8105 	bhi.w	800babe <_scanf_float+0x28e>
 800b8b4:	2001      	movs	r0, #1
 800b8b6:	b007      	add	sp, #28
 800b8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8bc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b8c0:	2a0d      	cmp	r2, #13
 800b8c2:	d8e8      	bhi.n	800b896 <_scanf_float+0x66>
 800b8c4:	a101      	add	r1, pc, #4	@ (adr r1, 800b8cc <_scanf_float+0x9c>)
 800b8c6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8ca:	bf00      	nop
 800b8cc:	0800ba15 	.word	0x0800ba15
 800b8d0:	0800b897 	.word	0x0800b897
 800b8d4:	0800b897 	.word	0x0800b897
 800b8d8:	0800b897 	.word	0x0800b897
 800b8dc:	0800ba71 	.word	0x0800ba71
 800b8e0:	0800ba4b 	.word	0x0800ba4b
 800b8e4:	0800b897 	.word	0x0800b897
 800b8e8:	0800b897 	.word	0x0800b897
 800b8ec:	0800ba23 	.word	0x0800ba23
 800b8f0:	0800b897 	.word	0x0800b897
 800b8f4:	0800b897 	.word	0x0800b897
 800b8f8:	0800b897 	.word	0x0800b897
 800b8fc:	0800b897 	.word	0x0800b897
 800b900:	0800b9df 	.word	0x0800b9df
 800b904:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b908:	e7da      	b.n	800b8c0 <_scanf_float+0x90>
 800b90a:	290e      	cmp	r1, #14
 800b90c:	d8c3      	bhi.n	800b896 <_scanf_float+0x66>
 800b90e:	a001      	add	r0, pc, #4	@ (adr r0, 800b914 <_scanf_float+0xe4>)
 800b910:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b914:	0800b9cf 	.word	0x0800b9cf
 800b918:	0800b897 	.word	0x0800b897
 800b91c:	0800b9cf 	.word	0x0800b9cf
 800b920:	0800ba5f 	.word	0x0800ba5f
 800b924:	0800b897 	.word	0x0800b897
 800b928:	0800b971 	.word	0x0800b971
 800b92c:	0800b9b5 	.word	0x0800b9b5
 800b930:	0800b9b5 	.word	0x0800b9b5
 800b934:	0800b9b5 	.word	0x0800b9b5
 800b938:	0800b9b5 	.word	0x0800b9b5
 800b93c:	0800b9b5 	.word	0x0800b9b5
 800b940:	0800b9b5 	.word	0x0800b9b5
 800b944:	0800b9b5 	.word	0x0800b9b5
 800b948:	0800b9b5 	.word	0x0800b9b5
 800b94c:	0800b9b5 	.word	0x0800b9b5
 800b950:	2b6e      	cmp	r3, #110	@ 0x6e
 800b952:	d809      	bhi.n	800b968 <_scanf_float+0x138>
 800b954:	2b60      	cmp	r3, #96	@ 0x60
 800b956:	d8b1      	bhi.n	800b8bc <_scanf_float+0x8c>
 800b958:	2b54      	cmp	r3, #84	@ 0x54
 800b95a:	d07b      	beq.n	800ba54 <_scanf_float+0x224>
 800b95c:	2b59      	cmp	r3, #89	@ 0x59
 800b95e:	d19a      	bne.n	800b896 <_scanf_float+0x66>
 800b960:	2d07      	cmp	r5, #7
 800b962:	d198      	bne.n	800b896 <_scanf_float+0x66>
 800b964:	2508      	movs	r5, #8
 800b966:	e02f      	b.n	800b9c8 <_scanf_float+0x198>
 800b968:	2b74      	cmp	r3, #116	@ 0x74
 800b96a:	d073      	beq.n	800ba54 <_scanf_float+0x224>
 800b96c:	2b79      	cmp	r3, #121	@ 0x79
 800b96e:	e7f6      	b.n	800b95e <_scanf_float+0x12e>
 800b970:	6821      	ldr	r1, [r4, #0]
 800b972:	05c8      	lsls	r0, r1, #23
 800b974:	d51e      	bpl.n	800b9b4 <_scanf_float+0x184>
 800b976:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b97a:	6021      	str	r1, [r4, #0]
 800b97c:	3701      	adds	r7, #1
 800b97e:	f1bb 0f00 	cmp.w	fp, #0
 800b982:	d003      	beq.n	800b98c <_scanf_float+0x15c>
 800b984:	3201      	adds	r2, #1
 800b986:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b98a:	60a2      	str	r2, [r4, #8]
 800b98c:	68a3      	ldr	r3, [r4, #8]
 800b98e:	3b01      	subs	r3, #1
 800b990:	60a3      	str	r3, [r4, #8]
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	3301      	adds	r3, #1
 800b996:	6123      	str	r3, [r4, #16]
 800b998:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b99c:	3b01      	subs	r3, #1
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	f8c9 3004 	str.w	r3, [r9, #4]
 800b9a4:	f340 8082 	ble.w	800baac <_scanf_float+0x27c>
 800b9a8:	f8d9 3000 	ldr.w	r3, [r9]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	f8c9 3000 	str.w	r3, [r9]
 800b9b2:	e762      	b.n	800b87a <_scanf_float+0x4a>
 800b9b4:	eb1a 0105 	adds.w	r1, sl, r5
 800b9b8:	f47f af6d 	bne.w	800b896 <_scanf_float+0x66>
 800b9bc:	6822      	ldr	r2, [r4, #0]
 800b9be:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b9c2:	6022      	str	r2, [r4, #0]
 800b9c4:	460d      	mov	r5, r1
 800b9c6:	468a      	mov	sl, r1
 800b9c8:	f806 3b01 	strb.w	r3, [r6], #1
 800b9cc:	e7de      	b.n	800b98c <_scanf_float+0x15c>
 800b9ce:	6822      	ldr	r2, [r4, #0]
 800b9d0:	0610      	lsls	r0, r2, #24
 800b9d2:	f57f af60 	bpl.w	800b896 <_scanf_float+0x66>
 800b9d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9da:	6022      	str	r2, [r4, #0]
 800b9dc:	e7f4      	b.n	800b9c8 <_scanf_float+0x198>
 800b9de:	f1ba 0f00 	cmp.w	sl, #0
 800b9e2:	d10c      	bne.n	800b9fe <_scanf_float+0x1ce>
 800b9e4:	b977      	cbnz	r7, 800ba04 <_scanf_float+0x1d4>
 800b9e6:	6822      	ldr	r2, [r4, #0]
 800b9e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b9ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b9f0:	d108      	bne.n	800ba04 <_scanf_float+0x1d4>
 800b9f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b9f6:	6022      	str	r2, [r4, #0]
 800b9f8:	f04f 0a01 	mov.w	sl, #1
 800b9fc:	e7e4      	b.n	800b9c8 <_scanf_float+0x198>
 800b9fe:	f1ba 0f02 	cmp.w	sl, #2
 800ba02:	d050      	beq.n	800baa6 <_scanf_float+0x276>
 800ba04:	2d01      	cmp	r5, #1
 800ba06:	d002      	beq.n	800ba0e <_scanf_float+0x1de>
 800ba08:	2d04      	cmp	r5, #4
 800ba0a:	f47f af44 	bne.w	800b896 <_scanf_float+0x66>
 800ba0e:	3501      	adds	r5, #1
 800ba10:	b2ed      	uxtb	r5, r5
 800ba12:	e7d9      	b.n	800b9c8 <_scanf_float+0x198>
 800ba14:	f1ba 0f01 	cmp.w	sl, #1
 800ba18:	f47f af3d 	bne.w	800b896 <_scanf_float+0x66>
 800ba1c:	f04f 0a02 	mov.w	sl, #2
 800ba20:	e7d2      	b.n	800b9c8 <_scanf_float+0x198>
 800ba22:	b975      	cbnz	r5, 800ba42 <_scanf_float+0x212>
 800ba24:	2f00      	cmp	r7, #0
 800ba26:	f47f af37 	bne.w	800b898 <_scanf_float+0x68>
 800ba2a:	6822      	ldr	r2, [r4, #0]
 800ba2c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ba30:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ba34:	f040 8103 	bne.w	800bc3e <_scanf_float+0x40e>
 800ba38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba3c:	6022      	str	r2, [r4, #0]
 800ba3e:	2501      	movs	r5, #1
 800ba40:	e7c2      	b.n	800b9c8 <_scanf_float+0x198>
 800ba42:	2d03      	cmp	r5, #3
 800ba44:	d0e3      	beq.n	800ba0e <_scanf_float+0x1de>
 800ba46:	2d05      	cmp	r5, #5
 800ba48:	e7df      	b.n	800ba0a <_scanf_float+0x1da>
 800ba4a:	2d02      	cmp	r5, #2
 800ba4c:	f47f af23 	bne.w	800b896 <_scanf_float+0x66>
 800ba50:	2503      	movs	r5, #3
 800ba52:	e7b9      	b.n	800b9c8 <_scanf_float+0x198>
 800ba54:	2d06      	cmp	r5, #6
 800ba56:	f47f af1e 	bne.w	800b896 <_scanf_float+0x66>
 800ba5a:	2507      	movs	r5, #7
 800ba5c:	e7b4      	b.n	800b9c8 <_scanf_float+0x198>
 800ba5e:	6822      	ldr	r2, [r4, #0]
 800ba60:	0591      	lsls	r1, r2, #22
 800ba62:	f57f af18 	bpl.w	800b896 <_scanf_float+0x66>
 800ba66:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ba6a:	6022      	str	r2, [r4, #0]
 800ba6c:	9702      	str	r7, [sp, #8]
 800ba6e:	e7ab      	b.n	800b9c8 <_scanf_float+0x198>
 800ba70:	6822      	ldr	r2, [r4, #0]
 800ba72:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ba76:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ba7a:	d005      	beq.n	800ba88 <_scanf_float+0x258>
 800ba7c:	0550      	lsls	r0, r2, #21
 800ba7e:	f57f af0a 	bpl.w	800b896 <_scanf_float+0x66>
 800ba82:	2f00      	cmp	r7, #0
 800ba84:	f000 80db 	beq.w	800bc3e <_scanf_float+0x40e>
 800ba88:	0591      	lsls	r1, r2, #22
 800ba8a:	bf58      	it	pl
 800ba8c:	9902      	ldrpl	r1, [sp, #8]
 800ba8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba92:	bf58      	it	pl
 800ba94:	1a79      	subpl	r1, r7, r1
 800ba96:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ba9a:	bf58      	it	pl
 800ba9c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800baa0:	6022      	str	r2, [r4, #0]
 800baa2:	2700      	movs	r7, #0
 800baa4:	e790      	b.n	800b9c8 <_scanf_float+0x198>
 800baa6:	f04f 0a03 	mov.w	sl, #3
 800baaa:	e78d      	b.n	800b9c8 <_scanf_float+0x198>
 800baac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bab0:	4649      	mov	r1, r9
 800bab2:	4640      	mov	r0, r8
 800bab4:	4798      	blx	r3
 800bab6:	2800      	cmp	r0, #0
 800bab8:	f43f aedf 	beq.w	800b87a <_scanf_float+0x4a>
 800babc:	e6eb      	b.n	800b896 <_scanf_float+0x66>
 800babe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bac2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bac6:	464a      	mov	r2, r9
 800bac8:	4640      	mov	r0, r8
 800baca:	4798      	blx	r3
 800bacc:	6923      	ldr	r3, [r4, #16]
 800bace:	3b01      	subs	r3, #1
 800bad0:	6123      	str	r3, [r4, #16]
 800bad2:	e6eb      	b.n	800b8ac <_scanf_float+0x7c>
 800bad4:	1e6b      	subs	r3, r5, #1
 800bad6:	2b06      	cmp	r3, #6
 800bad8:	d824      	bhi.n	800bb24 <_scanf_float+0x2f4>
 800bada:	2d02      	cmp	r5, #2
 800badc:	d836      	bhi.n	800bb4c <_scanf_float+0x31c>
 800bade:	9b01      	ldr	r3, [sp, #4]
 800bae0:	429e      	cmp	r6, r3
 800bae2:	f67f aee7 	bls.w	800b8b4 <_scanf_float+0x84>
 800bae6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800baee:	464a      	mov	r2, r9
 800baf0:	4640      	mov	r0, r8
 800baf2:	4798      	blx	r3
 800baf4:	6923      	ldr	r3, [r4, #16]
 800baf6:	3b01      	subs	r3, #1
 800baf8:	6123      	str	r3, [r4, #16]
 800bafa:	e7f0      	b.n	800bade <_scanf_float+0x2ae>
 800bafc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb00:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bb04:	464a      	mov	r2, r9
 800bb06:	4640      	mov	r0, r8
 800bb08:	4798      	blx	r3
 800bb0a:	6923      	ldr	r3, [r4, #16]
 800bb0c:	3b01      	subs	r3, #1
 800bb0e:	6123      	str	r3, [r4, #16]
 800bb10:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb14:	fa5f fa8a 	uxtb.w	sl, sl
 800bb18:	f1ba 0f02 	cmp.w	sl, #2
 800bb1c:	d1ee      	bne.n	800bafc <_scanf_float+0x2cc>
 800bb1e:	3d03      	subs	r5, #3
 800bb20:	b2ed      	uxtb	r5, r5
 800bb22:	1b76      	subs	r6, r6, r5
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	05da      	lsls	r2, r3, #23
 800bb28:	d530      	bpl.n	800bb8c <_scanf_float+0x35c>
 800bb2a:	055b      	lsls	r3, r3, #21
 800bb2c:	d511      	bpl.n	800bb52 <_scanf_float+0x322>
 800bb2e:	9b01      	ldr	r3, [sp, #4]
 800bb30:	429e      	cmp	r6, r3
 800bb32:	f67f aebf 	bls.w	800b8b4 <_scanf_float+0x84>
 800bb36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb3e:	464a      	mov	r2, r9
 800bb40:	4640      	mov	r0, r8
 800bb42:	4798      	blx	r3
 800bb44:	6923      	ldr	r3, [r4, #16]
 800bb46:	3b01      	subs	r3, #1
 800bb48:	6123      	str	r3, [r4, #16]
 800bb4a:	e7f0      	b.n	800bb2e <_scanf_float+0x2fe>
 800bb4c:	46aa      	mov	sl, r5
 800bb4e:	46b3      	mov	fp, r6
 800bb50:	e7de      	b.n	800bb10 <_scanf_float+0x2e0>
 800bb52:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bb56:	6923      	ldr	r3, [r4, #16]
 800bb58:	2965      	cmp	r1, #101	@ 0x65
 800bb5a:	f103 33ff 	add.w	r3, r3, #4294967295
 800bb5e:	f106 35ff 	add.w	r5, r6, #4294967295
 800bb62:	6123      	str	r3, [r4, #16]
 800bb64:	d00c      	beq.n	800bb80 <_scanf_float+0x350>
 800bb66:	2945      	cmp	r1, #69	@ 0x45
 800bb68:	d00a      	beq.n	800bb80 <_scanf_float+0x350>
 800bb6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb6e:	464a      	mov	r2, r9
 800bb70:	4640      	mov	r0, r8
 800bb72:	4798      	blx	r3
 800bb74:	6923      	ldr	r3, [r4, #16]
 800bb76:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bb7a:	3b01      	subs	r3, #1
 800bb7c:	1eb5      	subs	r5, r6, #2
 800bb7e:	6123      	str	r3, [r4, #16]
 800bb80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb84:	464a      	mov	r2, r9
 800bb86:	4640      	mov	r0, r8
 800bb88:	4798      	blx	r3
 800bb8a:	462e      	mov	r6, r5
 800bb8c:	6822      	ldr	r2, [r4, #0]
 800bb8e:	f012 0210 	ands.w	r2, r2, #16
 800bb92:	d001      	beq.n	800bb98 <_scanf_float+0x368>
 800bb94:	2000      	movs	r0, #0
 800bb96:	e68e      	b.n	800b8b6 <_scanf_float+0x86>
 800bb98:	7032      	strb	r2, [r6, #0]
 800bb9a:	6823      	ldr	r3, [r4, #0]
 800bb9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bba4:	d125      	bne.n	800bbf2 <_scanf_float+0x3c2>
 800bba6:	9b02      	ldr	r3, [sp, #8]
 800bba8:	429f      	cmp	r7, r3
 800bbaa:	d00a      	beq.n	800bbc2 <_scanf_float+0x392>
 800bbac:	1bda      	subs	r2, r3, r7
 800bbae:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bbb2:	429e      	cmp	r6, r3
 800bbb4:	bf28      	it	cs
 800bbb6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bbba:	4922      	ldr	r1, [pc, #136]	@ (800bc44 <_scanf_float+0x414>)
 800bbbc:	4630      	mov	r0, r6
 800bbbe:	f000 f907 	bl	800bdd0 <siprintf>
 800bbc2:	9901      	ldr	r1, [sp, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	4640      	mov	r0, r8
 800bbc8:	f7ff f9d6 	bl	800af78 <_strtod_r>
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	6821      	ldr	r1, [r4, #0]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f011 0f02 	tst.w	r1, #2
 800bbd6:	ec57 6b10 	vmov	r6, r7, d0
 800bbda:	f103 0204 	add.w	r2, r3, #4
 800bbde:	d015      	beq.n	800bc0c <_scanf_float+0x3dc>
 800bbe0:	9903      	ldr	r1, [sp, #12]
 800bbe2:	600a      	str	r2, [r1, #0]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	e9c3 6700 	strd	r6, r7, [r3]
 800bbea:	68e3      	ldr	r3, [r4, #12]
 800bbec:	3301      	adds	r3, #1
 800bbee:	60e3      	str	r3, [r4, #12]
 800bbf0:	e7d0      	b.n	800bb94 <_scanf_float+0x364>
 800bbf2:	9b04      	ldr	r3, [sp, #16]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d0e4      	beq.n	800bbc2 <_scanf_float+0x392>
 800bbf8:	9905      	ldr	r1, [sp, #20]
 800bbfa:	230a      	movs	r3, #10
 800bbfc:	3101      	adds	r1, #1
 800bbfe:	4640      	mov	r0, r8
 800bc00:	f002 f954 	bl	800deac <_strtol_r>
 800bc04:	9b04      	ldr	r3, [sp, #16]
 800bc06:	9e05      	ldr	r6, [sp, #20]
 800bc08:	1ac2      	subs	r2, r0, r3
 800bc0a:	e7d0      	b.n	800bbae <_scanf_float+0x37e>
 800bc0c:	f011 0f04 	tst.w	r1, #4
 800bc10:	9903      	ldr	r1, [sp, #12]
 800bc12:	600a      	str	r2, [r1, #0]
 800bc14:	d1e6      	bne.n	800bbe4 <_scanf_float+0x3b4>
 800bc16:	681d      	ldr	r5, [r3, #0]
 800bc18:	4632      	mov	r2, r6
 800bc1a:	463b      	mov	r3, r7
 800bc1c:	4630      	mov	r0, r6
 800bc1e:	4639      	mov	r1, r7
 800bc20:	f7f4 ff8c 	bl	8000b3c <__aeabi_dcmpun>
 800bc24:	b128      	cbz	r0, 800bc32 <_scanf_float+0x402>
 800bc26:	4808      	ldr	r0, [pc, #32]	@ (800bc48 <_scanf_float+0x418>)
 800bc28:	f000 fa1e 	bl	800c068 <nanf>
 800bc2c:	ed85 0a00 	vstr	s0, [r5]
 800bc30:	e7db      	b.n	800bbea <_scanf_float+0x3ba>
 800bc32:	4630      	mov	r0, r6
 800bc34:	4639      	mov	r1, r7
 800bc36:	f7f4 ffdf 	bl	8000bf8 <__aeabi_d2f>
 800bc3a:	6028      	str	r0, [r5, #0]
 800bc3c:	e7d5      	b.n	800bbea <_scanf_float+0x3ba>
 800bc3e:	2700      	movs	r7, #0
 800bc40:	e62e      	b.n	800b8a0 <_scanf_float+0x70>
 800bc42:	bf00      	nop
 800bc44:	0800f288 	.word	0x0800f288
 800bc48:	0800f442 	.word	0x0800f442

0800bc4c <std>:
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	b510      	push	{r4, lr}
 800bc50:	4604      	mov	r4, r0
 800bc52:	e9c0 3300 	strd	r3, r3, [r0]
 800bc56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc5a:	6083      	str	r3, [r0, #8]
 800bc5c:	8181      	strh	r1, [r0, #12]
 800bc5e:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc60:	81c2      	strh	r2, [r0, #14]
 800bc62:	6183      	str	r3, [r0, #24]
 800bc64:	4619      	mov	r1, r3
 800bc66:	2208      	movs	r2, #8
 800bc68:	305c      	adds	r0, #92	@ 0x5c
 800bc6a:	f000 f944 	bl	800bef6 <memset>
 800bc6e:	4b0d      	ldr	r3, [pc, #52]	@ (800bca4 <std+0x58>)
 800bc70:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc72:	4b0d      	ldr	r3, [pc, #52]	@ (800bca8 <std+0x5c>)
 800bc74:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc76:	4b0d      	ldr	r3, [pc, #52]	@ (800bcac <std+0x60>)
 800bc78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb0 <std+0x64>)
 800bc7c:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc7e:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb4 <std+0x68>)
 800bc80:	6224      	str	r4, [r4, #32]
 800bc82:	429c      	cmp	r4, r3
 800bc84:	d006      	beq.n	800bc94 <std+0x48>
 800bc86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc8a:	4294      	cmp	r4, r2
 800bc8c:	d002      	beq.n	800bc94 <std+0x48>
 800bc8e:	33d0      	adds	r3, #208	@ 0xd0
 800bc90:	429c      	cmp	r4, r3
 800bc92:	d105      	bne.n	800bca0 <std+0x54>
 800bc94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc9c:	f000 b9ca 	b.w	800c034 <__retarget_lock_init_recursive>
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	bf00      	nop
 800bca4:	0800be6d 	.word	0x0800be6d
 800bca8:	0800be93 	.word	0x0800be93
 800bcac:	0800becb 	.word	0x0800becb
 800bcb0:	0800beef 	.word	0x0800beef
 800bcb4:	20002304 	.word	0x20002304

0800bcb8 <stdio_exit_handler>:
 800bcb8:	4a02      	ldr	r2, [pc, #8]	@ (800bcc4 <stdio_exit_handler+0xc>)
 800bcba:	4903      	ldr	r1, [pc, #12]	@ (800bcc8 <stdio_exit_handler+0x10>)
 800bcbc:	4803      	ldr	r0, [pc, #12]	@ (800bccc <stdio_exit_handler+0x14>)
 800bcbe:	f000 b869 	b.w	800bd94 <_fwalk_sglue>
 800bcc2:	bf00      	nop
 800bcc4:	200000fc 	.word	0x200000fc
 800bcc8:	0800e8bd 	.word	0x0800e8bd
 800bccc:	20000278 	.word	0x20000278

0800bcd0 <cleanup_stdio>:
 800bcd0:	6841      	ldr	r1, [r0, #4]
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd04 <cleanup_stdio+0x34>)
 800bcd4:	4299      	cmp	r1, r3
 800bcd6:	b510      	push	{r4, lr}
 800bcd8:	4604      	mov	r4, r0
 800bcda:	d001      	beq.n	800bce0 <cleanup_stdio+0x10>
 800bcdc:	f002 fdee 	bl	800e8bc <_fflush_r>
 800bce0:	68a1      	ldr	r1, [r4, #8]
 800bce2:	4b09      	ldr	r3, [pc, #36]	@ (800bd08 <cleanup_stdio+0x38>)
 800bce4:	4299      	cmp	r1, r3
 800bce6:	d002      	beq.n	800bcee <cleanup_stdio+0x1e>
 800bce8:	4620      	mov	r0, r4
 800bcea:	f002 fde7 	bl	800e8bc <_fflush_r>
 800bcee:	68e1      	ldr	r1, [r4, #12]
 800bcf0:	4b06      	ldr	r3, [pc, #24]	@ (800bd0c <cleanup_stdio+0x3c>)
 800bcf2:	4299      	cmp	r1, r3
 800bcf4:	d004      	beq.n	800bd00 <cleanup_stdio+0x30>
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcfc:	f002 bdde 	b.w	800e8bc <_fflush_r>
 800bd00:	bd10      	pop	{r4, pc}
 800bd02:	bf00      	nop
 800bd04:	20002304 	.word	0x20002304
 800bd08:	2000236c 	.word	0x2000236c
 800bd0c:	200023d4 	.word	0x200023d4

0800bd10 <global_stdio_init.part.0>:
 800bd10:	b510      	push	{r4, lr}
 800bd12:	4b0b      	ldr	r3, [pc, #44]	@ (800bd40 <global_stdio_init.part.0+0x30>)
 800bd14:	4c0b      	ldr	r4, [pc, #44]	@ (800bd44 <global_stdio_init.part.0+0x34>)
 800bd16:	4a0c      	ldr	r2, [pc, #48]	@ (800bd48 <global_stdio_init.part.0+0x38>)
 800bd18:	601a      	str	r2, [r3, #0]
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	2104      	movs	r1, #4
 800bd20:	f7ff ff94 	bl	800bc4c <std>
 800bd24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd28:	2201      	movs	r2, #1
 800bd2a:	2109      	movs	r1, #9
 800bd2c:	f7ff ff8e 	bl	800bc4c <std>
 800bd30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd34:	2202      	movs	r2, #2
 800bd36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd3a:	2112      	movs	r1, #18
 800bd3c:	f7ff bf86 	b.w	800bc4c <std>
 800bd40:	2000243c 	.word	0x2000243c
 800bd44:	20002304 	.word	0x20002304
 800bd48:	0800bcb9 	.word	0x0800bcb9

0800bd4c <__sfp_lock_acquire>:
 800bd4c:	4801      	ldr	r0, [pc, #4]	@ (800bd54 <__sfp_lock_acquire+0x8>)
 800bd4e:	f000 b972 	b.w	800c036 <__retarget_lock_acquire_recursive>
 800bd52:	bf00      	nop
 800bd54:	20002445 	.word	0x20002445

0800bd58 <__sfp_lock_release>:
 800bd58:	4801      	ldr	r0, [pc, #4]	@ (800bd60 <__sfp_lock_release+0x8>)
 800bd5a:	f000 b96d 	b.w	800c038 <__retarget_lock_release_recursive>
 800bd5e:	bf00      	nop
 800bd60:	20002445 	.word	0x20002445

0800bd64 <__sinit>:
 800bd64:	b510      	push	{r4, lr}
 800bd66:	4604      	mov	r4, r0
 800bd68:	f7ff fff0 	bl	800bd4c <__sfp_lock_acquire>
 800bd6c:	6a23      	ldr	r3, [r4, #32]
 800bd6e:	b11b      	cbz	r3, 800bd78 <__sinit+0x14>
 800bd70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd74:	f7ff bff0 	b.w	800bd58 <__sfp_lock_release>
 800bd78:	4b04      	ldr	r3, [pc, #16]	@ (800bd8c <__sinit+0x28>)
 800bd7a:	6223      	str	r3, [r4, #32]
 800bd7c:	4b04      	ldr	r3, [pc, #16]	@ (800bd90 <__sinit+0x2c>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d1f5      	bne.n	800bd70 <__sinit+0xc>
 800bd84:	f7ff ffc4 	bl	800bd10 <global_stdio_init.part.0>
 800bd88:	e7f2      	b.n	800bd70 <__sinit+0xc>
 800bd8a:	bf00      	nop
 800bd8c:	0800bcd1 	.word	0x0800bcd1
 800bd90:	2000243c 	.word	0x2000243c

0800bd94 <_fwalk_sglue>:
 800bd94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd98:	4607      	mov	r7, r0
 800bd9a:	4688      	mov	r8, r1
 800bd9c:	4614      	mov	r4, r2
 800bd9e:	2600      	movs	r6, #0
 800bda0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bda4:	f1b9 0901 	subs.w	r9, r9, #1
 800bda8:	d505      	bpl.n	800bdb6 <_fwalk_sglue+0x22>
 800bdaa:	6824      	ldr	r4, [r4, #0]
 800bdac:	2c00      	cmp	r4, #0
 800bdae:	d1f7      	bne.n	800bda0 <_fwalk_sglue+0xc>
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdb6:	89ab      	ldrh	r3, [r5, #12]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d907      	bls.n	800bdcc <_fwalk_sglue+0x38>
 800bdbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	d003      	beq.n	800bdcc <_fwalk_sglue+0x38>
 800bdc4:	4629      	mov	r1, r5
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	47c0      	blx	r8
 800bdca:	4306      	orrs	r6, r0
 800bdcc:	3568      	adds	r5, #104	@ 0x68
 800bdce:	e7e9      	b.n	800bda4 <_fwalk_sglue+0x10>

0800bdd0 <siprintf>:
 800bdd0:	b40e      	push	{r1, r2, r3}
 800bdd2:	b510      	push	{r4, lr}
 800bdd4:	b09d      	sub	sp, #116	@ 0x74
 800bdd6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bdd8:	9002      	str	r0, [sp, #8]
 800bdda:	9006      	str	r0, [sp, #24]
 800bddc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bde0:	480a      	ldr	r0, [pc, #40]	@ (800be0c <siprintf+0x3c>)
 800bde2:	9107      	str	r1, [sp, #28]
 800bde4:	9104      	str	r1, [sp, #16]
 800bde6:	490a      	ldr	r1, [pc, #40]	@ (800be10 <siprintf+0x40>)
 800bde8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdec:	9105      	str	r1, [sp, #20]
 800bdee:	2400      	movs	r4, #0
 800bdf0:	a902      	add	r1, sp, #8
 800bdf2:	6800      	ldr	r0, [r0, #0]
 800bdf4:	9301      	str	r3, [sp, #4]
 800bdf6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bdf8:	f002 f8c2 	bl	800df80 <_svfiprintf_r>
 800bdfc:	9b02      	ldr	r3, [sp, #8]
 800bdfe:	701c      	strb	r4, [r3, #0]
 800be00:	b01d      	add	sp, #116	@ 0x74
 800be02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be06:	b003      	add	sp, #12
 800be08:	4770      	bx	lr
 800be0a:	bf00      	nop
 800be0c:	20000274 	.word	0x20000274
 800be10:	ffff0208 	.word	0xffff0208

0800be14 <siscanf>:
 800be14:	b40e      	push	{r1, r2, r3}
 800be16:	b570      	push	{r4, r5, r6, lr}
 800be18:	b09d      	sub	sp, #116	@ 0x74
 800be1a:	ac21      	add	r4, sp, #132	@ 0x84
 800be1c:	2500      	movs	r5, #0
 800be1e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800be22:	f854 6b04 	ldr.w	r6, [r4], #4
 800be26:	f8ad 2014 	strh.w	r2, [sp, #20]
 800be2a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800be2c:	9002      	str	r0, [sp, #8]
 800be2e:	9006      	str	r0, [sp, #24]
 800be30:	f7f4 fa26 	bl	8000280 <strlen>
 800be34:	4b0b      	ldr	r3, [pc, #44]	@ (800be64 <siscanf+0x50>)
 800be36:	9003      	str	r0, [sp, #12]
 800be38:	9007      	str	r0, [sp, #28]
 800be3a:	480b      	ldr	r0, [pc, #44]	@ (800be68 <siscanf+0x54>)
 800be3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800be42:	f8ad 3016 	strh.w	r3, [sp, #22]
 800be46:	4632      	mov	r2, r6
 800be48:	4623      	mov	r3, r4
 800be4a:	a902      	add	r1, sp, #8
 800be4c:	6800      	ldr	r0, [r0, #0]
 800be4e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800be50:	9514      	str	r5, [sp, #80]	@ 0x50
 800be52:	9401      	str	r4, [sp, #4]
 800be54:	f002 f9ea 	bl	800e22c <__ssvfiscanf_r>
 800be58:	b01d      	add	sp, #116	@ 0x74
 800be5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800be5e:	b003      	add	sp, #12
 800be60:	4770      	bx	lr
 800be62:	bf00      	nop
 800be64:	0800be8f 	.word	0x0800be8f
 800be68:	20000274 	.word	0x20000274

0800be6c <__sread>:
 800be6c:	b510      	push	{r4, lr}
 800be6e:	460c      	mov	r4, r1
 800be70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be74:	f000 f880 	bl	800bf78 <_read_r>
 800be78:	2800      	cmp	r0, #0
 800be7a:	bfab      	itete	ge
 800be7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800be7e:	89a3      	ldrhlt	r3, [r4, #12]
 800be80:	181b      	addge	r3, r3, r0
 800be82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800be86:	bfac      	ite	ge
 800be88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800be8a:	81a3      	strhlt	r3, [r4, #12]
 800be8c:	bd10      	pop	{r4, pc}

0800be8e <__seofread>:
 800be8e:	2000      	movs	r0, #0
 800be90:	4770      	bx	lr

0800be92 <__swrite>:
 800be92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be96:	461f      	mov	r7, r3
 800be98:	898b      	ldrh	r3, [r1, #12]
 800be9a:	05db      	lsls	r3, r3, #23
 800be9c:	4605      	mov	r5, r0
 800be9e:	460c      	mov	r4, r1
 800bea0:	4616      	mov	r6, r2
 800bea2:	d505      	bpl.n	800beb0 <__swrite+0x1e>
 800bea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea8:	2302      	movs	r3, #2
 800beaa:	2200      	movs	r2, #0
 800beac:	f000 f852 	bl	800bf54 <_lseek_r>
 800beb0:	89a3      	ldrh	r3, [r4, #12]
 800beb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800beb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800beba:	81a3      	strh	r3, [r4, #12]
 800bebc:	4632      	mov	r2, r6
 800bebe:	463b      	mov	r3, r7
 800bec0:	4628      	mov	r0, r5
 800bec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bec6:	f000 b879 	b.w	800bfbc <_write_r>

0800beca <__sseek>:
 800beca:	b510      	push	{r4, lr}
 800becc:	460c      	mov	r4, r1
 800bece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bed2:	f000 f83f 	bl	800bf54 <_lseek_r>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	89a3      	ldrh	r3, [r4, #12]
 800beda:	bf15      	itete	ne
 800bedc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bede:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bee2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bee6:	81a3      	strheq	r3, [r4, #12]
 800bee8:	bf18      	it	ne
 800beea:	81a3      	strhne	r3, [r4, #12]
 800beec:	bd10      	pop	{r4, pc}

0800beee <__sclose>:
 800beee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef2:	f000 b81f 	b.w	800bf34 <_close_r>

0800bef6 <memset>:
 800bef6:	4402      	add	r2, r0
 800bef8:	4603      	mov	r3, r0
 800befa:	4293      	cmp	r3, r2
 800befc:	d100      	bne.n	800bf00 <memset+0xa>
 800befe:	4770      	bx	lr
 800bf00:	f803 1b01 	strb.w	r1, [r3], #1
 800bf04:	e7f9      	b.n	800befa <memset+0x4>

0800bf06 <strncmp>:
 800bf06:	b510      	push	{r4, lr}
 800bf08:	b16a      	cbz	r2, 800bf26 <strncmp+0x20>
 800bf0a:	3901      	subs	r1, #1
 800bf0c:	1884      	adds	r4, r0, r2
 800bf0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf12:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d103      	bne.n	800bf22 <strncmp+0x1c>
 800bf1a:	42a0      	cmp	r0, r4
 800bf1c:	d001      	beq.n	800bf22 <strncmp+0x1c>
 800bf1e:	2a00      	cmp	r2, #0
 800bf20:	d1f5      	bne.n	800bf0e <strncmp+0x8>
 800bf22:	1ad0      	subs	r0, r2, r3
 800bf24:	bd10      	pop	{r4, pc}
 800bf26:	4610      	mov	r0, r2
 800bf28:	e7fc      	b.n	800bf24 <strncmp+0x1e>
	...

0800bf2c <_localeconv_r>:
 800bf2c:	4800      	ldr	r0, [pc, #0]	@ (800bf30 <_localeconv_r+0x4>)
 800bf2e:	4770      	bx	lr
 800bf30:	200001f8 	.word	0x200001f8

0800bf34 <_close_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	4d06      	ldr	r5, [pc, #24]	@ (800bf50 <_close_r+0x1c>)
 800bf38:	2300      	movs	r3, #0
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	4608      	mov	r0, r1
 800bf3e:	602b      	str	r3, [r5, #0]
 800bf40:	f7f6 fd2c 	bl	800299c <_close>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	d102      	bne.n	800bf4e <_close_r+0x1a>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	b103      	cbz	r3, 800bf4e <_close_r+0x1a>
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	bd38      	pop	{r3, r4, r5, pc}
 800bf50:	20002440 	.word	0x20002440

0800bf54 <_lseek_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	4d07      	ldr	r5, [pc, #28]	@ (800bf74 <_lseek_r+0x20>)
 800bf58:	4604      	mov	r4, r0
 800bf5a:	4608      	mov	r0, r1
 800bf5c:	4611      	mov	r1, r2
 800bf5e:	2200      	movs	r2, #0
 800bf60:	602a      	str	r2, [r5, #0]
 800bf62:	461a      	mov	r2, r3
 800bf64:	f7f6 fd41 	bl	80029ea <_lseek>
 800bf68:	1c43      	adds	r3, r0, #1
 800bf6a:	d102      	bne.n	800bf72 <_lseek_r+0x1e>
 800bf6c:	682b      	ldr	r3, [r5, #0]
 800bf6e:	b103      	cbz	r3, 800bf72 <_lseek_r+0x1e>
 800bf70:	6023      	str	r3, [r4, #0]
 800bf72:	bd38      	pop	{r3, r4, r5, pc}
 800bf74:	20002440 	.word	0x20002440

0800bf78 <_read_r>:
 800bf78:	b538      	push	{r3, r4, r5, lr}
 800bf7a:	4d07      	ldr	r5, [pc, #28]	@ (800bf98 <_read_r+0x20>)
 800bf7c:	4604      	mov	r4, r0
 800bf7e:	4608      	mov	r0, r1
 800bf80:	4611      	mov	r1, r2
 800bf82:	2200      	movs	r2, #0
 800bf84:	602a      	str	r2, [r5, #0]
 800bf86:	461a      	mov	r2, r3
 800bf88:	f7f6 fccf 	bl	800292a <_read>
 800bf8c:	1c43      	adds	r3, r0, #1
 800bf8e:	d102      	bne.n	800bf96 <_read_r+0x1e>
 800bf90:	682b      	ldr	r3, [r5, #0]
 800bf92:	b103      	cbz	r3, 800bf96 <_read_r+0x1e>
 800bf94:	6023      	str	r3, [r4, #0]
 800bf96:	bd38      	pop	{r3, r4, r5, pc}
 800bf98:	20002440 	.word	0x20002440

0800bf9c <_sbrk_r>:
 800bf9c:	b538      	push	{r3, r4, r5, lr}
 800bf9e:	4d06      	ldr	r5, [pc, #24]	@ (800bfb8 <_sbrk_r+0x1c>)
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	4608      	mov	r0, r1
 800bfa6:	602b      	str	r3, [r5, #0]
 800bfa8:	f7f6 fd2c 	bl	8002a04 <_sbrk>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d102      	bne.n	800bfb6 <_sbrk_r+0x1a>
 800bfb0:	682b      	ldr	r3, [r5, #0]
 800bfb2:	b103      	cbz	r3, 800bfb6 <_sbrk_r+0x1a>
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
 800bfb8:	20002440 	.word	0x20002440

0800bfbc <_write_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4d07      	ldr	r5, [pc, #28]	@ (800bfdc <_write_r+0x20>)
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	4608      	mov	r0, r1
 800bfc4:	4611      	mov	r1, r2
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	602a      	str	r2, [r5, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	f7f6 fcca 	bl	8002964 <_write>
 800bfd0:	1c43      	adds	r3, r0, #1
 800bfd2:	d102      	bne.n	800bfda <_write_r+0x1e>
 800bfd4:	682b      	ldr	r3, [r5, #0]
 800bfd6:	b103      	cbz	r3, 800bfda <_write_r+0x1e>
 800bfd8:	6023      	str	r3, [r4, #0]
 800bfda:	bd38      	pop	{r3, r4, r5, pc}
 800bfdc:	20002440 	.word	0x20002440

0800bfe0 <__errno>:
 800bfe0:	4b01      	ldr	r3, [pc, #4]	@ (800bfe8 <__errno+0x8>)
 800bfe2:	6818      	ldr	r0, [r3, #0]
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	20000274 	.word	0x20000274

0800bfec <__libc_init_array>:
 800bfec:	b570      	push	{r4, r5, r6, lr}
 800bfee:	4d0d      	ldr	r5, [pc, #52]	@ (800c024 <__libc_init_array+0x38>)
 800bff0:	4c0d      	ldr	r4, [pc, #52]	@ (800c028 <__libc_init_array+0x3c>)
 800bff2:	1b64      	subs	r4, r4, r5
 800bff4:	10a4      	asrs	r4, r4, #2
 800bff6:	2600      	movs	r6, #0
 800bff8:	42a6      	cmp	r6, r4
 800bffa:	d109      	bne.n	800c010 <__libc_init_array+0x24>
 800bffc:	4d0b      	ldr	r5, [pc, #44]	@ (800c02c <__libc_init_array+0x40>)
 800bffe:	4c0c      	ldr	r4, [pc, #48]	@ (800c030 <__libc_init_array+0x44>)
 800c000:	f003 f8c0 	bl	800f184 <_init>
 800c004:	1b64      	subs	r4, r4, r5
 800c006:	10a4      	asrs	r4, r4, #2
 800c008:	2600      	movs	r6, #0
 800c00a:	42a6      	cmp	r6, r4
 800c00c:	d105      	bne.n	800c01a <__libc_init_array+0x2e>
 800c00e:	bd70      	pop	{r4, r5, r6, pc}
 800c010:	f855 3b04 	ldr.w	r3, [r5], #4
 800c014:	4798      	blx	r3
 800c016:	3601      	adds	r6, #1
 800c018:	e7ee      	b.n	800bff8 <__libc_init_array+0xc>
 800c01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c01e:	4798      	blx	r3
 800c020:	3601      	adds	r6, #1
 800c022:	e7f2      	b.n	800c00a <__libc_init_array+0x1e>
 800c024:	0800f6a0 	.word	0x0800f6a0
 800c028:	0800f6a0 	.word	0x0800f6a0
 800c02c:	0800f6a0 	.word	0x0800f6a0
 800c030:	0800f6a4 	.word	0x0800f6a4

0800c034 <__retarget_lock_init_recursive>:
 800c034:	4770      	bx	lr

0800c036 <__retarget_lock_acquire_recursive>:
 800c036:	4770      	bx	lr

0800c038 <__retarget_lock_release_recursive>:
 800c038:	4770      	bx	lr

0800c03a <memcpy>:
 800c03a:	440a      	add	r2, r1
 800c03c:	4291      	cmp	r1, r2
 800c03e:	f100 33ff 	add.w	r3, r0, #4294967295
 800c042:	d100      	bne.n	800c046 <memcpy+0xc>
 800c044:	4770      	bx	lr
 800c046:	b510      	push	{r4, lr}
 800c048:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c04c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c050:	4291      	cmp	r1, r2
 800c052:	d1f9      	bne.n	800c048 <memcpy+0xe>
 800c054:	bd10      	pop	{r4, pc}
	...

0800c058 <nan>:
 800c058:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c060 <nan+0x8>
 800c05c:	4770      	bx	lr
 800c05e:	bf00      	nop
 800c060:	00000000 	.word	0x00000000
 800c064:	7ff80000 	.word	0x7ff80000

0800c068 <nanf>:
 800c068:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c070 <nanf+0x8>
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	7fc00000 	.word	0x7fc00000

0800c074 <quorem>:
 800c074:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c078:	6903      	ldr	r3, [r0, #16]
 800c07a:	690c      	ldr	r4, [r1, #16]
 800c07c:	42a3      	cmp	r3, r4
 800c07e:	4607      	mov	r7, r0
 800c080:	db7e      	blt.n	800c180 <quorem+0x10c>
 800c082:	3c01      	subs	r4, #1
 800c084:	f101 0814 	add.w	r8, r1, #20
 800c088:	00a3      	lsls	r3, r4, #2
 800c08a:	f100 0514 	add.w	r5, r0, #20
 800c08e:	9300      	str	r3, [sp, #0]
 800c090:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c094:	9301      	str	r3, [sp, #4]
 800c096:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c09a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c0a6:	fbb2 f6f3 	udiv	r6, r2, r3
 800c0aa:	d32e      	bcc.n	800c10a <quorem+0x96>
 800c0ac:	f04f 0a00 	mov.w	sl, #0
 800c0b0:	46c4      	mov	ip, r8
 800c0b2:	46ae      	mov	lr, r5
 800c0b4:	46d3      	mov	fp, sl
 800c0b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c0ba:	b298      	uxth	r0, r3
 800c0bc:	fb06 a000 	mla	r0, r6, r0, sl
 800c0c0:	0c02      	lsrs	r2, r0, #16
 800c0c2:	0c1b      	lsrs	r3, r3, #16
 800c0c4:	fb06 2303 	mla	r3, r6, r3, r2
 800c0c8:	f8de 2000 	ldr.w	r2, [lr]
 800c0cc:	b280      	uxth	r0, r0
 800c0ce:	b292      	uxth	r2, r2
 800c0d0:	1a12      	subs	r2, r2, r0
 800c0d2:	445a      	add	r2, fp
 800c0d4:	f8de 0000 	ldr.w	r0, [lr]
 800c0d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c0e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c0e6:	b292      	uxth	r2, r2
 800c0e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c0ec:	45e1      	cmp	r9, ip
 800c0ee:	f84e 2b04 	str.w	r2, [lr], #4
 800c0f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c0f6:	d2de      	bcs.n	800c0b6 <quorem+0x42>
 800c0f8:	9b00      	ldr	r3, [sp, #0]
 800c0fa:	58eb      	ldr	r3, [r5, r3]
 800c0fc:	b92b      	cbnz	r3, 800c10a <quorem+0x96>
 800c0fe:	9b01      	ldr	r3, [sp, #4]
 800c100:	3b04      	subs	r3, #4
 800c102:	429d      	cmp	r5, r3
 800c104:	461a      	mov	r2, r3
 800c106:	d32f      	bcc.n	800c168 <quorem+0xf4>
 800c108:	613c      	str	r4, [r7, #16]
 800c10a:	4638      	mov	r0, r7
 800c10c:	f001 fc5e 	bl	800d9cc <__mcmp>
 800c110:	2800      	cmp	r0, #0
 800c112:	db25      	blt.n	800c160 <quorem+0xec>
 800c114:	4629      	mov	r1, r5
 800c116:	2000      	movs	r0, #0
 800c118:	f858 2b04 	ldr.w	r2, [r8], #4
 800c11c:	f8d1 c000 	ldr.w	ip, [r1]
 800c120:	fa1f fe82 	uxth.w	lr, r2
 800c124:	fa1f f38c 	uxth.w	r3, ip
 800c128:	eba3 030e 	sub.w	r3, r3, lr
 800c12c:	4403      	add	r3, r0
 800c12e:	0c12      	lsrs	r2, r2, #16
 800c130:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c134:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c138:	b29b      	uxth	r3, r3
 800c13a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c13e:	45c1      	cmp	r9, r8
 800c140:	f841 3b04 	str.w	r3, [r1], #4
 800c144:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c148:	d2e6      	bcs.n	800c118 <quorem+0xa4>
 800c14a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c14e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c152:	b922      	cbnz	r2, 800c15e <quorem+0xea>
 800c154:	3b04      	subs	r3, #4
 800c156:	429d      	cmp	r5, r3
 800c158:	461a      	mov	r2, r3
 800c15a:	d30b      	bcc.n	800c174 <quorem+0x100>
 800c15c:	613c      	str	r4, [r7, #16]
 800c15e:	3601      	adds	r6, #1
 800c160:	4630      	mov	r0, r6
 800c162:	b003      	add	sp, #12
 800c164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c168:	6812      	ldr	r2, [r2, #0]
 800c16a:	3b04      	subs	r3, #4
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	d1cb      	bne.n	800c108 <quorem+0x94>
 800c170:	3c01      	subs	r4, #1
 800c172:	e7c6      	b.n	800c102 <quorem+0x8e>
 800c174:	6812      	ldr	r2, [r2, #0]
 800c176:	3b04      	subs	r3, #4
 800c178:	2a00      	cmp	r2, #0
 800c17a:	d1ef      	bne.n	800c15c <quorem+0xe8>
 800c17c:	3c01      	subs	r4, #1
 800c17e:	e7ea      	b.n	800c156 <quorem+0xe2>
 800c180:	2000      	movs	r0, #0
 800c182:	e7ee      	b.n	800c162 <quorem+0xee>
 800c184:	0000      	movs	r0, r0
	...

0800c188 <_dtoa_r>:
 800c188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c18c:	69c7      	ldr	r7, [r0, #28]
 800c18e:	b097      	sub	sp, #92	@ 0x5c
 800c190:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c194:	ec55 4b10 	vmov	r4, r5, d0
 800c198:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c19a:	9107      	str	r1, [sp, #28]
 800c19c:	4681      	mov	r9, r0
 800c19e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c1a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c1a2:	b97f      	cbnz	r7, 800c1c4 <_dtoa_r+0x3c>
 800c1a4:	2010      	movs	r0, #16
 800c1a6:	f7fd ffff 	bl	800a1a8 <malloc>
 800c1aa:	4602      	mov	r2, r0
 800c1ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800c1b0:	b920      	cbnz	r0, 800c1bc <_dtoa_r+0x34>
 800c1b2:	4ba9      	ldr	r3, [pc, #676]	@ (800c458 <_dtoa_r+0x2d0>)
 800c1b4:	21ef      	movs	r1, #239	@ 0xef
 800c1b6:	48a9      	ldr	r0, [pc, #676]	@ (800c45c <_dtoa_r+0x2d4>)
 800c1b8:	f002 fc36 	bl	800ea28 <__assert_func>
 800c1bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c1c0:	6007      	str	r7, [r0, #0]
 800c1c2:	60c7      	str	r7, [r0, #12]
 800c1c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1c8:	6819      	ldr	r1, [r3, #0]
 800c1ca:	b159      	cbz	r1, 800c1e4 <_dtoa_r+0x5c>
 800c1cc:	685a      	ldr	r2, [r3, #4]
 800c1ce:	604a      	str	r2, [r1, #4]
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	4093      	lsls	r3, r2
 800c1d4:	608b      	str	r3, [r1, #8]
 800c1d6:	4648      	mov	r0, r9
 800c1d8:	f001 f97c 	bl	800d4d4 <_Bfree>
 800c1dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	601a      	str	r2, [r3, #0]
 800c1e4:	1e2b      	subs	r3, r5, #0
 800c1e6:	bfb9      	ittee	lt
 800c1e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c1ec:	9305      	strlt	r3, [sp, #20]
 800c1ee:	2300      	movge	r3, #0
 800c1f0:	6033      	strge	r3, [r6, #0]
 800c1f2:	9f05      	ldr	r7, [sp, #20]
 800c1f4:	4b9a      	ldr	r3, [pc, #616]	@ (800c460 <_dtoa_r+0x2d8>)
 800c1f6:	bfbc      	itt	lt
 800c1f8:	2201      	movlt	r2, #1
 800c1fa:	6032      	strlt	r2, [r6, #0]
 800c1fc:	43bb      	bics	r3, r7
 800c1fe:	d112      	bne.n	800c226 <_dtoa_r+0x9e>
 800c200:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c202:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c206:	6013      	str	r3, [r2, #0]
 800c208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c20c:	4323      	orrs	r3, r4
 800c20e:	f000 855a 	beq.w	800ccc6 <_dtoa_r+0xb3e>
 800c212:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c214:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c474 <_dtoa_r+0x2ec>
 800c218:	2b00      	cmp	r3, #0
 800c21a:	f000 855c 	beq.w	800ccd6 <_dtoa_r+0xb4e>
 800c21e:	f10a 0303 	add.w	r3, sl, #3
 800c222:	f000 bd56 	b.w	800ccd2 <_dtoa_r+0xb4a>
 800c226:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c22a:	2200      	movs	r2, #0
 800c22c:	ec51 0b17 	vmov	r0, r1, d7
 800c230:	2300      	movs	r3, #0
 800c232:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c236:	f7f4 fc4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800c23a:	4680      	mov	r8, r0
 800c23c:	b158      	cbz	r0, 800c256 <_dtoa_r+0xce>
 800c23e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c240:	2301      	movs	r3, #1
 800c242:	6013      	str	r3, [r2, #0]
 800c244:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c246:	b113      	cbz	r3, 800c24e <_dtoa_r+0xc6>
 800c248:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c24a:	4b86      	ldr	r3, [pc, #536]	@ (800c464 <_dtoa_r+0x2dc>)
 800c24c:	6013      	str	r3, [r2, #0]
 800c24e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c478 <_dtoa_r+0x2f0>
 800c252:	f000 bd40 	b.w	800ccd6 <_dtoa_r+0xb4e>
 800c256:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c25a:	aa14      	add	r2, sp, #80	@ 0x50
 800c25c:	a915      	add	r1, sp, #84	@ 0x54
 800c25e:	4648      	mov	r0, r9
 800c260:	f001 fcd4 	bl	800dc0c <__d2b>
 800c264:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c268:	9002      	str	r0, [sp, #8]
 800c26a:	2e00      	cmp	r6, #0
 800c26c:	d078      	beq.n	800c360 <_dtoa_r+0x1d8>
 800c26e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c270:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c27c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c280:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c284:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c288:	4619      	mov	r1, r3
 800c28a:	2200      	movs	r2, #0
 800c28c:	4b76      	ldr	r3, [pc, #472]	@ (800c468 <_dtoa_r+0x2e0>)
 800c28e:	f7f4 f803 	bl	8000298 <__aeabi_dsub>
 800c292:	a36b      	add	r3, pc, #428	@ (adr r3, 800c440 <_dtoa_r+0x2b8>)
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	f7f4 f9b6 	bl	8000608 <__aeabi_dmul>
 800c29c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c448 <_dtoa_r+0x2c0>)
 800c29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a2:	f7f3 fffb 	bl	800029c <__adddf3>
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	4630      	mov	r0, r6
 800c2aa:	460d      	mov	r5, r1
 800c2ac:	f7f4 f942 	bl	8000534 <__aeabi_i2d>
 800c2b0:	a367      	add	r3, pc, #412	@ (adr r3, 800c450 <_dtoa_r+0x2c8>)
 800c2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b6:	f7f4 f9a7 	bl	8000608 <__aeabi_dmul>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4620      	mov	r0, r4
 800c2c0:	4629      	mov	r1, r5
 800c2c2:	f7f3 ffeb 	bl	800029c <__adddf3>
 800c2c6:	4604      	mov	r4, r0
 800c2c8:	460d      	mov	r5, r1
 800c2ca:	f7f4 fc4d 	bl	8000b68 <__aeabi_d2iz>
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	4607      	mov	r7, r0
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	4620      	mov	r0, r4
 800c2d6:	4629      	mov	r1, r5
 800c2d8:	f7f4 fc08 	bl	8000aec <__aeabi_dcmplt>
 800c2dc:	b140      	cbz	r0, 800c2f0 <_dtoa_r+0x168>
 800c2de:	4638      	mov	r0, r7
 800c2e0:	f7f4 f928 	bl	8000534 <__aeabi_i2d>
 800c2e4:	4622      	mov	r2, r4
 800c2e6:	462b      	mov	r3, r5
 800c2e8:	f7f4 fbf6 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2ec:	b900      	cbnz	r0, 800c2f0 <_dtoa_r+0x168>
 800c2ee:	3f01      	subs	r7, #1
 800c2f0:	2f16      	cmp	r7, #22
 800c2f2:	d852      	bhi.n	800c39a <_dtoa_r+0x212>
 800c2f4:	4b5d      	ldr	r3, [pc, #372]	@ (800c46c <_dtoa_r+0x2e4>)
 800c2f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c302:	f7f4 fbf3 	bl	8000aec <__aeabi_dcmplt>
 800c306:	2800      	cmp	r0, #0
 800c308:	d049      	beq.n	800c39e <_dtoa_r+0x216>
 800c30a:	3f01      	subs	r7, #1
 800c30c:	2300      	movs	r3, #0
 800c30e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c310:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c312:	1b9b      	subs	r3, r3, r6
 800c314:	1e5a      	subs	r2, r3, #1
 800c316:	bf45      	ittet	mi
 800c318:	f1c3 0301 	rsbmi	r3, r3, #1
 800c31c:	9300      	strmi	r3, [sp, #0]
 800c31e:	2300      	movpl	r3, #0
 800c320:	2300      	movmi	r3, #0
 800c322:	9206      	str	r2, [sp, #24]
 800c324:	bf54      	ite	pl
 800c326:	9300      	strpl	r3, [sp, #0]
 800c328:	9306      	strmi	r3, [sp, #24]
 800c32a:	2f00      	cmp	r7, #0
 800c32c:	db39      	blt.n	800c3a2 <_dtoa_r+0x21a>
 800c32e:	9b06      	ldr	r3, [sp, #24]
 800c330:	970d      	str	r7, [sp, #52]	@ 0x34
 800c332:	443b      	add	r3, r7
 800c334:	9306      	str	r3, [sp, #24]
 800c336:	2300      	movs	r3, #0
 800c338:	9308      	str	r3, [sp, #32]
 800c33a:	9b07      	ldr	r3, [sp, #28]
 800c33c:	2b09      	cmp	r3, #9
 800c33e:	d863      	bhi.n	800c408 <_dtoa_r+0x280>
 800c340:	2b05      	cmp	r3, #5
 800c342:	bfc4      	itt	gt
 800c344:	3b04      	subgt	r3, #4
 800c346:	9307      	strgt	r3, [sp, #28]
 800c348:	9b07      	ldr	r3, [sp, #28]
 800c34a:	f1a3 0302 	sub.w	r3, r3, #2
 800c34e:	bfcc      	ite	gt
 800c350:	2400      	movgt	r4, #0
 800c352:	2401      	movle	r4, #1
 800c354:	2b03      	cmp	r3, #3
 800c356:	d863      	bhi.n	800c420 <_dtoa_r+0x298>
 800c358:	e8df f003 	tbb	[pc, r3]
 800c35c:	2b375452 	.word	0x2b375452
 800c360:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c364:	441e      	add	r6, r3
 800c366:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c36a:	2b20      	cmp	r3, #32
 800c36c:	bfc1      	itttt	gt
 800c36e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c372:	409f      	lslgt	r7, r3
 800c374:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c378:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c37c:	bfd6      	itet	le
 800c37e:	f1c3 0320 	rsble	r3, r3, #32
 800c382:	ea47 0003 	orrgt.w	r0, r7, r3
 800c386:	fa04 f003 	lslle.w	r0, r4, r3
 800c38a:	f7f4 f8c3 	bl	8000514 <__aeabi_ui2d>
 800c38e:	2201      	movs	r2, #1
 800c390:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c394:	3e01      	subs	r6, #1
 800c396:	9212      	str	r2, [sp, #72]	@ 0x48
 800c398:	e776      	b.n	800c288 <_dtoa_r+0x100>
 800c39a:	2301      	movs	r3, #1
 800c39c:	e7b7      	b.n	800c30e <_dtoa_r+0x186>
 800c39e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c3a0:	e7b6      	b.n	800c310 <_dtoa_r+0x188>
 800c3a2:	9b00      	ldr	r3, [sp, #0]
 800c3a4:	1bdb      	subs	r3, r3, r7
 800c3a6:	9300      	str	r3, [sp, #0]
 800c3a8:	427b      	negs	r3, r7
 800c3aa:	9308      	str	r3, [sp, #32]
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800c3b0:	e7c3      	b.n	800c33a <_dtoa_r+0x1b2>
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c3b8:	eb07 0b03 	add.w	fp, r7, r3
 800c3bc:	f10b 0301 	add.w	r3, fp, #1
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	9303      	str	r3, [sp, #12]
 800c3c4:	bfb8      	it	lt
 800c3c6:	2301      	movlt	r3, #1
 800c3c8:	e006      	b.n	800c3d8 <_dtoa_r+0x250>
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	dd28      	ble.n	800c426 <_dtoa_r+0x29e>
 800c3d4:	469b      	mov	fp, r3
 800c3d6:	9303      	str	r3, [sp, #12]
 800c3d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c3dc:	2100      	movs	r1, #0
 800c3de:	2204      	movs	r2, #4
 800c3e0:	f102 0514 	add.w	r5, r2, #20
 800c3e4:	429d      	cmp	r5, r3
 800c3e6:	d926      	bls.n	800c436 <_dtoa_r+0x2ae>
 800c3e8:	6041      	str	r1, [r0, #4]
 800c3ea:	4648      	mov	r0, r9
 800c3ec:	f001 f832 	bl	800d454 <_Balloc>
 800c3f0:	4682      	mov	sl, r0
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	d142      	bne.n	800c47c <_dtoa_r+0x2f4>
 800c3f6:	4b1e      	ldr	r3, [pc, #120]	@ (800c470 <_dtoa_r+0x2e8>)
 800c3f8:	4602      	mov	r2, r0
 800c3fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800c3fe:	e6da      	b.n	800c1b6 <_dtoa_r+0x2e>
 800c400:	2300      	movs	r3, #0
 800c402:	e7e3      	b.n	800c3cc <_dtoa_r+0x244>
 800c404:	2300      	movs	r3, #0
 800c406:	e7d5      	b.n	800c3b4 <_dtoa_r+0x22c>
 800c408:	2401      	movs	r4, #1
 800c40a:	2300      	movs	r3, #0
 800c40c:	9307      	str	r3, [sp, #28]
 800c40e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c410:	f04f 3bff 	mov.w	fp, #4294967295
 800c414:	2200      	movs	r2, #0
 800c416:	f8cd b00c 	str.w	fp, [sp, #12]
 800c41a:	2312      	movs	r3, #18
 800c41c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c41e:	e7db      	b.n	800c3d8 <_dtoa_r+0x250>
 800c420:	2301      	movs	r3, #1
 800c422:	9309      	str	r3, [sp, #36]	@ 0x24
 800c424:	e7f4      	b.n	800c410 <_dtoa_r+0x288>
 800c426:	f04f 0b01 	mov.w	fp, #1
 800c42a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c42e:	465b      	mov	r3, fp
 800c430:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c434:	e7d0      	b.n	800c3d8 <_dtoa_r+0x250>
 800c436:	3101      	adds	r1, #1
 800c438:	0052      	lsls	r2, r2, #1
 800c43a:	e7d1      	b.n	800c3e0 <_dtoa_r+0x258>
 800c43c:	f3af 8000 	nop.w
 800c440:	636f4361 	.word	0x636f4361
 800c444:	3fd287a7 	.word	0x3fd287a7
 800c448:	8b60c8b3 	.word	0x8b60c8b3
 800c44c:	3fc68a28 	.word	0x3fc68a28
 800c450:	509f79fb 	.word	0x509f79fb
 800c454:	3fd34413 	.word	0x3fd34413
 800c458:	0800f2a2 	.word	0x0800f2a2
 800c45c:	0800f2b9 	.word	0x0800f2b9
 800c460:	7ff00000 	.word	0x7ff00000
 800c464:	0800f403 	.word	0x0800f403
 800c468:	3ff80000 	.word	0x3ff80000
 800c46c:	0800f5d0 	.word	0x0800f5d0
 800c470:	0800f311 	.word	0x0800f311
 800c474:	0800f29e 	.word	0x0800f29e
 800c478:	0800f402 	.word	0x0800f402
 800c47c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c480:	6018      	str	r0, [r3, #0]
 800c482:	9b03      	ldr	r3, [sp, #12]
 800c484:	2b0e      	cmp	r3, #14
 800c486:	f200 80a1 	bhi.w	800c5cc <_dtoa_r+0x444>
 800c48a:	2c00      	cmp	r4, #0
 800c48c:	f000 809e 	beq.w	800c5cc <_dtoa_r+0x444>
 800c490:	2f00      	cmp	r7, #0
 800c492:	dd33      	ble.n	800c4fc <_dtoa_r+0x374>
 800c494:	4b9c      	ldr	r3, [pc, #624]	@ (800c708 <_dtoa_r+0x580>)
 800c496:	f007 020f 	and.w	r2, r7, #15
 800c49a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c49e:	ed93 7b00 	vldr	d7, [r3]
 800c4a2:	05f8      	lsls	r0, r7, #23
 800c4a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c4a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c4ac:	d516      	bpl.n	800c4dc <_dtoa_r+0x354>
 800c4ae:	4b97      	ldr	r3, [pc, #604]	@ (800c70c <_dtoa_r+0x584>)
 800c4b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c4b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4b8:	f7f4 f9d0 	bl	800085c <__aeabi_ddiv>
 800c4bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4c0:	f004 040f 	and.w	r4, r4, #15
 800c4c4:	2603      	movs	r6, #3
 800c4c6:	4d91      	ldr	r5, [pc, #580]	@ (800c70c <_dtoa_r+0x584>)
 800c4c8:	b954      	cbnz	r4, 800c4e0 <_dtoa_r+0x358>
 800c4ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c4ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4d2:	f7f4 f9c3 	bl	800085c <__aeabi_ddiv>
 800c4d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4da:	e028      	b.n	800c52e <_dtoa_r+0x3a6>
 800c4dc:	2602      	movs	r6, #2
 800c4de:	e7f2      	b.n	800c4c6 <_dtoa_r+0x33e>
 800c4e0:	07e1      	lsls	r1, r4, #31
 800c4e2:	d508      	bpl.n	800c4f6 <_dtoa_r+0x36e>
 800c4e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c4e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4ec:	f7f4 f88c 	bl	8000608 <__aeabi_dmul>
 800c4f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c4f4:	3601      	adds	r6, #1
 800c4f6:	1064      	asrs	r4, r4, #1
 800c4f8:	3508      	adds	r5, #8
 800c4fa:	e7e5      	b.n	800c4c8 <_dtoa_r+0x340>
 800c4fc:	f000 80af 	beq.w	800c65e <_dtoa_r+0x4d6>
 800c500:	427c      	negs	r4, r7
 800c502:	4b81      	ldr	r3, [pc, #516]	@ (800c708 <_dtoa_r+0x580>)
 800c504:	4d81      	ldr	r5, [pc, #516]	@ (800c70c <_dtoa_r+0x584>)
 800c506:	f004 020f 	and.w	r2, r4, #15
 800c50a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c512:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c516:	f7f4 f877 	bl	8000608 <__aeabi_dmul>
 800c51a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c51e:	1124      	asrs	r4, r4, #4
 800c520:	2300      	movs	r3, #0
 800c522:	2602      	movs	r6, #2
 800c524:	2c00      	cmp	r4, #0
 800c526:	f040 808f 	bne.w	800c648 <_dtoa_r+0x4c0>
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d1d3      	bne.n	800c4d6 <_dtoa_r+0x34e>
 800c52e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c530:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c534:	2b00      	cmp	r3, #0
 800c536:	f000 8094 	beq.w	800c662 <_dtoa_r+0x4da>
 800c53a:	4b75      	ldr	r3, [pc, #468]	@ (800c710 <_dtoa_r+0x588>)
 800c53c:	2200      	movs	r2, #0
 800c53e:	4620      	mov	r0, r4
 800c540:	4629      	mov	r1, r5
 800c542:	f7f4 fad3 	bl	8000aec <__aeabi_dcmplt>
 800c546:	2800      	cmp	r0, #0
 800c548:	f000 808b 	beq.w	800c662 <_dtoa_r+0x4da>
 800c54c:	9b03      	ldr	r3, [sp, #12]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	f000 8087 	beq.w	800c662 <_dtoa_r+0x4da>
 800c554:	f1bb 0f00 	cmp.w	fp, #0
 800c558:	dd34      	ble.n	800c5c4 <_dtoa_r+0x43c>
 800c55a:	4620      	mov	r0, r4
 800c55c:	4b6d      	ldr	r3, [pc, #436]	@ (800c714 <_dtoa_r+0x58c>)
 800c55e:	2200      	movs	r2, #0
 800c560:	4629      	mov	r1, r5
 800c562:	f7f4 f851 	bl	8000608 <__aeabi_dmul>
 800c566:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c56a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c56e:	3601      	adds	r6, #1
 800c570:	465c      	mov	r4, fp
 800c572:	4630      	mov	r0, r6
 800c574:	f7f3 ffde 	bl	8000534 <__aeabi_i2d>
 800c578:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c57c:	f7f4 f844 	bl	8000608 <__aeabi_dmul>
 800c580:	4b65      	ldr	r3, [pc, #404]	@ (800c718 <_dtoa_r+0x590>)
 800c582:	2200      	movs	r2, #0
 800c584:	f7f3 fe8a 	bl	800029c <__adddf3>
 800c588:	4605      	mov	r5, r0
 800c58a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c58e:	2c00      	cmp	r4, #0
 800c590:	d16a      	bne.n	800c668 <_dtoa_r+0x4e0>
 800c592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c596:	4b61      	ldr	r3, [pc, #388]	@ (800c71c <_dtoa_r+0x594>)
 800c598:	2200      	movs	r2, #0
 800c59a:	f7f3 fe7d 	bl	8000298 <__aeabi_dsub>
 800c59e:	4602      	mov	r2, r0
 800c5a0:	460b      	mov	r3, r1
 800c5a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5a6:	462a      	mov	r2, r5
 800c5a8:	4633      	mov	r3, r6
 800c5aa:	f7f4 fabd 	bl	8000b28 <__aeabi_dcmpgt>
 800c5ae:	2800      	cmp	r0, #0
 800c5b0:	f040 8298 	bne.w	800cae4 <_dtoa_r+0x95c>
 800c5b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5b8:	462a      	mov	r2, r5
 800c5ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c5be:	f7f4 fa95 	bl	8000aec <__aeabi_dcmplt>
 800c5c2:	bb38      	cbnz	r0, 800c614 <_dtoa_r+0x48c>
 800c5c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c5c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c5cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f2c0 8157 	blt.w	800c882 <_dtoa_r+0x6fa>
 800c5d4:	2f0e      	cmp	r7, #14
 800c5d6:	f300 8154 	bgt.w	800c882 <_dtoa_r+0x6fa>
 800c5da:	4b4b      	ldr	r3, [pc, #300]	@ (800c708 <_dtoa_r+0x580>)
 800c5dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c5e0:	ed93 7b00 	vldr	d7, [r3]
 800c5e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	ed8d 7b00 	vstr	d7, [sp]
 800c5ec:	f280 80e5 	bge.w	800c7ba <_dtoa_r+0x632>
 800c5f0:	9b03      	ldr	r3, [sp, #12]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	f300 80e1 	bgt.w	800c7ba <_dtoa_r+0x632>
 800c5f8:	d10c      	bne.n	800c614 <_dtoa_r+0x48c>
 800c5fa:	4b48      	ldr	r3, [pc, #288]	@ (800c71c <_dtoa_r+0x594>)
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	ec51 0b17 	vmov	r0, r1, d7
 800c602:	f7f4 f801 	bl	8000608 <__aeabi_dmul>
 800c606:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c60a:	f7f4 fa83 	bl	8000b14 <__aeabi_dcmpge>
 800c60e:	2800      	cmp	r0, #0
 800c610:	f000 8266 	beq.w	800cae0 <_dtoa_r+0x958>
 800c614:	2400      	movs	r4, #0
 800c616:	4625      	mov	r5, r4
 800c618:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c61a:	4656      	mov	r6, sl
 800c61c:	ea6f 0803 	mvn.w	r8, r3
 800c620:	2700      	movs	r7, #0
 800c622:	4621      	mov	r1, r4
 800c624:	4648      	mov	r0, r9
 800c626:	f000 ff55 	bl	800d4d4 <_Bfree>
 800c62a:	2d00      	cmp	r5, #0
 800c62c:	f000 80bd 	beq.w	800c7aa <_dtoa_r+0x622>
 800c630:	b12f      	cbz	r7, 800c63e <_dtoa_r+0x4b6>
 800c632:	42af      	cmp	r7, r5
 800c634:	d003      	beq.n	800c63e <_dtoa_r+0x4b6>
 800c636:	4639      	mov	r1, r7
 800c638:	4648      	mov	r0, r9
 800c63a:	f000 ff4b 	bl	800d4d4 <_Bfree>
 800c63e:	4629      	mov	r1, r5
 800c640:	4648      	mov	r0, r9
 800c642:	f000 ff47 	bl	800d4d4 <_Bfree>
 800c646:	e0b0      	b.n	800c7aa <_dtoa_r+0x622>
 800c648:	07e2      	lsls	r2, r4, #31
 800c64a:	d505      	bpl.n	800c658 <_dtoa_r+0x4d0>
 800c64c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c650:	f7f3 ffda 	bl	8000608 <__aeabi_dmul>
 800c654:	3601      	adds	r6, #1
 800c656:	2301      	movs	r3, #1
 800c658:	1064      	asrs	r4, r4, #1
 800c65a:	3508      	adds	r5, #8
 800c65c:	e762      	b.n	800c524 <_dtoa_r+0x39c>
 800c65e:	2602      	movs	r6, #2
 800c660:	e765      	b.n	800c52e <_dtoa_r+0x3a6>
 800c662:	9c03      	ldr	r4, [sp, #12]
 800c664:	46b8      	mov	r8, r7
 800c666:	e784      	b.n	800c572 <_dtoa_r+0x3ea>
 800c668:	4b27      	ldr	r3, [pc, #156]	@ (800c708 <_dtoa_r+0x580>)
 800c66a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c66c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c670:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c674:	4454      	add	r4, sl
 800c676:	2900      	cmp	r1, #0
 800c678:	d054      	beq.n	800c724 <_dtoa_r+0x59c>
 800c67a:	4929      	ldr	r1, [pc, #164]	@ (800c720 <_dtoa_r+0x598>)
 800c67c:	2000      	movs	r0, #0
 800c67e:	f7f4 f8ed 	bl	800085c <__aeabi_ddiv>
 800c682:	4633      	mov	r3, r6
 800c684:	462a      	mov	r2, r5
 800c686:	f7f3 fe07 	bl	8000298 <__aeabi_dsub>
 800c68a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c68e:	4656      	mov	r6, sl
 800c690:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c694:	f7f4 fa68 	bl	8000b68 <__aeabi_d2iz>
 800c698:	4605      	mov	r5, r0
 800c69a:	f7f3 ff4b 	bl	8000534 <__aeabi_i2d>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6a6:	f7f3 fdf7 	bl	8000298 <__aeabi_dsub>
 800c6aa:	3530      	adds	r5, #48	@ 0x30
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6b4:	f806 5b01 	strb.w	r5, [r6], #1
 800c6b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6bc:	f7f4 fa16 	bl	8000aec <__aeabi_dcmplt>
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	d172      	bne.n	800c7aa <_dtoa_r+0x622>
 800c6c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6c8:	4911      	ldr	r1, [pc, #68]	@ (800c710 <_dtoa_r+0x588>)
 800c6ca:	2000      	movs	r0, #0
 800c6cc:	f7f3 fde4 	bl	8000298 <__aeabi_dsub>
 800c6d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6d4:	f7f4 fa0a 	bl	8000aec <__aeabi_dcmplt>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	f040 80b4 	bne.w	800c846 <_dtoa_r+0x6be>
 800c6de:	42a6      	cmp	r6, r4
 800c6e0:	f43f af70 	beq.w	800c5c4 <_dtoa_r+0x43c>
 800c6e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c6e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c714 <_dtoa_r+0x58c>)
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f7f3 ff8c 	bl	8000608 <__aeabi_dmul>
 800c6f0:	4b08      	ldr	r3, [pc, #32]	@ (800c714 <_dtoa_r+0x58c>)
 800c6f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6fc:	f7f3 ff84 	bl	8000608 <__aeabi_dmul>
 800c700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c704:	e7c4      	b.n	800c690 <_dtoa_r+0x508>
 800c706:	bf00      	nop
 800c708:	0800f5d0 	.word	0x0800f5d0
 800c70c:	0800f5a8 	.word	0x0800f5a8
 800c710:	3ff00000 	.word	0x3ff00000
 800c714:	40240000 	.word	0x40240000
 800c718:	401c0000 	.word	0x401c0000
 800c71c:	40140000 	.word	0x40140000
 800c720:	3fe00000 	.word	0x3fe00000
 800c724:	4631      	mov	r1, r6
 800c726:	4628      	mov	r0, r5
 800c728:	f7f3 ff6e 	bl	8000608 <__aeabi_dmul>
 800c72c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c730:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c732:	4656      	mov	r6, sl
 800c734:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c738:	f7f4 fa16 	bl	8000b68 <__aeabi_d2iz>
 800c73c:	4605      	mov	r5, r0
 800c73e:	f7f3 fef9 	bl	8000534 <__aeabi_i2d>
 800c742:	4602      	mov	r2, r0
 800c744:	460b      	mov	r3, r1
 800c746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c74a:	f7f3 fda5 	bl	8000298 <__aeabi_dsub>
 800c74e:	3530      	adds	r5, #48	@ 0x30
 800c750:	f806 5b01 	strb.w	r5, [r6], #1
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	42a6      	cmp	r6, r4
 800c75a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c75e:	f04f 0200 	mov.w	r2, #0
 800c762:	d124      	bne.n	800c7ae <_dtoa_r+0x626>
 800c764:	4baf      	ldr	r3, [pc, #700]	@ (800ca24 <_dtoa_r+0x89c>)
 800c766:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c76a:	f7f3 fd97 	bl	800029c <__adddf3>
 800c76e:	4602      	mov	r2, r0
 800c770:	460b      	mov	r3, r1
 800c772:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c776:	f7f4 f9d7 	bl	8000b28 <__aeabi_dcmpgt>
 800c77a:	2800      	cmp	r0, #0
 800c77c:	d163      	bne.n	800c846 <_dtoa_r+0x6be>
 800c77e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c782:	49a8      	ldr	r1, [pc, #672]	@ (800ca24 <_dtoa_r+0x89c>)
 800c784:	2000      	movs	r0, #0
 800c786:	f7f3 fd87 	bl	8000298 <__aeabi_dsub>
 800c78a:	4602      	mov	r2, r0
 800c78c:	460b      	mov	r3, r1
 800c78e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c792:	f7f4 f9ab 	bl	8000aec <__aeabi_dcmplt>
 800c796:	2800      	cmp	r0, #0
 800c798:	f43f af14 	beq.w	800c5c4 <_dtoa_r+0x43c>
 800c79c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c79e:	1e73      	subs	r3, r6, #1
 800c7a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c7a6:	2b30      	cmp	r3, #48	@ 0x30
 800c7a8:	d0f8      	beq.n	800c79c <_dtoa_r+0x614>
 800c7aa:	4647      	mov	r7, r8
 800c7ac:	e03b      	b.n	800c826 <_dtoa_r+0x69e>
 800c7ae:	4b9e      	ldr	r3, [pc, #632]	@ (800ca28 <_dtoa_r+0x8a0>)
 800c7b0:	f7f3 ff2a 	bl	8000608 <__aeabi_dmul>
 800c7b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7b8:	e7bc      	b.n	800c734 <_dtoa_r+0x5ac>
 800c7ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c7be:	4656      	mov	r6, sl
 800c7c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	4629      	mov	r1, r5
 800c7c8:	f7f4 f848 	bl	800085c <__aeabi_ddiv>
 800c7cc:	f7f4 f9cc 	bl	8000b68 <__aeabi_d2iz>
 800c7d0:	4680      	mov	r8, r0
 800c7d2:	f7f3 feaf 	bl	8000534 <__aeabi_i2d>
 800c7d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7da:	f7f3 ff15 	bl	8000608 <__aeabi_dmul>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	4629      	mov	r1, r5
 800c7e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c7ea:	f7f3 fd55 	bl	8000298 <__aeabi_dsub>
 800c7ee:	f806 4b01 	strb.w	r4, [r6], #1
 800c7f2:	9d03      	ldr	r5, [sp, #12]
 800c7f4:	eba6 040a 	sub.w	r4, r6, sl
 800c7f8:	42a5      	cmp	r5, r4
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	d133      	bne.n	800c868 <_dtoa_r+0x6e0>
 800c800:	f7f3 fd4c 	bl	800029c <__adddf3>
 800c804:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c808:	4604      	mov	r4, r0
 800c80a:	460d      	mov	r5, r1
 800c80c:	f7f4 f98c 	bl	8000b28 <__aeabi_dcmpgt>
 800c810:	b9c0      	cbnz	r0, 800c844 <_dtoa_r+0x6bc>
 800c812:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c816:	4620      	mov	r0, r4
 800c818:	4629      	mov	r1, r5
 800c81a:	f7f4 f95d 	bl	8000ad8 <__aeabi_dcmpeq>
 800c81e:	b110      	cbz	r0, 800c826 <_dtoa_r+0x69e>
 800c820:	f018 0f01 	tst.w	r8, #1
 800c824:	d10e      	bne.n	800c844 <_dtoa_r+0x6bc>
 800c826:	9902      	ldr	r1, [sp, #8]
 800c828:	4648      	mov	r0, r9
 800c82a:	f000 fe53 	bl	800d4d4 <_Bfree>
 800c82e:	2300      	movs	r3, #0
 800c830:	7033      	strb	r3, [r6, #0]
 800c832:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c834:	3701      	adds	r7, #1
 800c836:	601f      	str	r7, [r3, #0]
 800c838:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	f000 824b 	beq.w	800ccd6 <_dtoa_r+0xb4e>
 800c840:	601e      	str	r6, [r3, #0]
 800c842:	e248      	b.n	800ccd6 <_dtoa_r+0xb4e>
 800c844:	46b8      	mov	r8, r7
 800c846:	4633      	mov	r3, r6
 800c848:	461e      	mov	r6, r3
 800c84a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c84e:	2a39      	cmp	r2, #57	@ 0x39
 800c850:	d106      	bne.n	800c860 <_dtoa_r+0x6d8>
 800c852:	459a      	cmp	sl, r3
 800c854:	d1f8      	bne.n	800c848 <_dtoa_r+0x6c0>
 800c856:	2230      	movs	r2, #48	@ 0x30
 800c858:	f108 0801 	add.w	r8, r8, #1
 800c85c:	f88a 2000 	strb.w	r2, [sl]
 800c860:	781a      	ldrb	r2, [r3, #0]
 800c862:	3201      	adds	r2, #1
 800c864:	701a      	strb	r2, [r3, #0]
 800c866:	e7a0      	b.n	800c7aa <_dtoa_r+0x622>
 800c868:	4b6f      	ldr	r3, [pc, #444]	@ (800ca28 <_dtoa_r+0x8a0>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	f7f3 fecc 	bl	8000608 <__aeabi_dmul>
 800c870:	2200      	movs	r2, #0
 800c872:	2300      	movs	r3, #0
 800c874:	4604      	mov	r4, r0
 800c876:	460d      	mov	r5, r1
 800c878:	f7f4 f92e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c87c:	2800      	cmp	r0, #0
 800c87e:	d09f      	beq.n	800c7c0 <_dtoa_r+0x638>
 800c880:	e7d1      	b.n	800c826 <_dtoa_r+0x69e>
 800c882:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c884:	2a00      	cmp	r2, #0
 800c886:	f000 80ea 	beq.w	800ca5e <_dtoa_r+0x8d6>
 800c88a:	9a07      	ldr	r2, [sp, #28]
 800c88c:	2a01      	cmp	r2, #1
 800c88e:	f300 80cd 	bgt.w	800ca2c <_dtoa_r+0x8a4>
 800c892:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c894:	2a00      	cmp	r2, #0
 800c896:	f000 80c1 	beq.w	800ca1c <_dtoa_r+0x894>
 800c89a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c89e:	9c08      	ldr	r4, [sp, #32]
 800c8a0:	9e00      	ldr	r6, [sp, #0]
 800c8a2:	9a00      	ldr	r2, [sp, #0]
 800c8a4:	441a      	add	r2, r3
 800c8a6:	9200      	str	r2, [sp, #0]
 800c8a8:	9a06      	ldr	r2, [sp, #24]
 800c8aa:	2101      	movs	r1, #1
 800c8ac:	441a      	add	r2, r3
 800c8ae:	4648      	mov	r0, r9
 800c8b0:	9206      	str	r2, [sp, #24]
 800c8b2:	f000 ff0d 	bl	800d6d0 <__i2b>
 800c8b6:	4605      	mov	r5, r0
 800c8b8:	b166      	cbz	r6, 800c8d4 <_dtoa_r+0x74c>
 800c8ba:	9b06      	ldr	r3, [sp, #24]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	dd09      	ble.n	800c8d4 <_dtoa_r+0x74c>
 800c8c0:	42b3      	cmp	r3, r6
 800c8c2:	9a00      	ldr	r2, [sp, #0]
 800c8c4:	bfa8      	it	ge
 800c8c6:	4633      	movge	r3, r6
 800c8c8:	1ad2      	subs	r2, r2, r3
 800c8ca:	9200      	str	r2, [sp, #0]
 800c8cc:	9a06      	ldr	r2, [sp, #24]
 800c8ce:	1af6      	subs	r6, r6, r3
 800c8d0:	1ad3      	subs	r3, r2, r3
 800c8d2:	9306      	str	r3, [sp, #24]
 800c8d4:	9b08      	ldr	r3, [sp, #32]
 800c8d6:	b30b      	cbz	r3, 800c91c <_dtoa_r+0x794>
 800c8d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f000 80c6 	beq.w	800ca6c <_dtoa_r+0x8e4>
 800c8e0:	2c00      	cmp	r4, #0
 800c8e2:	f000 80c0 	beq.w	800ca66 <_dtoa_r+0x8de>
 800c8e6:	4629      	mov	r1, r5
 800c8e8:	4622      	mov	r2, r4
 800c8ea:	4648      	mov	r0, r9
 800c8ec:	f000 ffa8 	bl	800d840 <__pow5mult>
 800c8f0:	9a02      	ldr	r2, [sp, #8]
 800c8f2:	4601      	mov	r1, r0
 800c8f4:	4605      	mov	r5, r0
 800c8f6:	4648      	mov	r0, r9
 800c8f8:	f000 ff00 	bl	800d6fc <__multiply>
 800c8fc:	9902      	ldr	r1, [sp, #8]
 800c8fe:	4680      	mov	r8, r0
 800c900:	4648      	mov	r0, r9
 800c902:	f000 fde7 	bl	800d4d4 <_Bfree>
 800c906:	9b08      	ldr	r3, [sp, #32]
 800c908:	1b1b      	subs	r3, r3, r4
 800c90a:	9308      	str	r3, [sp, #32]
 800c90c:	f000 80b1 	beq.w	800ca72 <_dtoa_r+0x8ea>
 800c910:	9a08      	ldr	r2, [sp, #32]
 800c912:	4641      	mov	r1, r8
 800c914:	4648      	mov	r0, r9
 800c916:	f000 ff93 	bl	800d840 <__pow5mult>
 800c91a:	9002      	str	r0, [sp, #8]
 800c91c:	2101      	movs	r1, #1
 800c91e:	4648      	mov	r0, r9
 800c920:	f000 fed6 	bl	800d6d0 <__i2b>
 800c924:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c926:	4604      	mov	r4, r0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 81d8 	beq.w	800ccde <_dtoa_r+0xb56>
 800c92e:	461a      	mov	r2, r3
 800c930:	4601      	mov	r1, r0
 800c932:	4648      	mov	r0, r9
 800c934:	f000 ff84 	bl	800d840 <__pow5mult>
 800c938:	9b07      	ldr	r3, [sp, #28]
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	4604      	mov	r4, r0
 800c93e:	f300 809f 	bgt.w	800ca80 <_dtoa_r+0x8f8>
 800c942:	9b04      	ldr	r3, [sp, #16]
 800c944:	2b00      	cmp	r3, #0
 800c946:	f040 8097 	bne.w	800ca78 <_dtoa_r+0x8f0>
 800c94a:	9b05      	ldr	r3, [sp, #20]
 800c94c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c950:	2b00      	cmp	r3, #0
 800c952:	f040 8093 	bne.w	800ca7c <_dtoa_r+0x8f4>
 800c956:	9b05      	ldr	r3, [sp, #20]
 800c958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c95c:	0d1b      	lsrs	r3, r3, #20
 800c95e:	051b      	lsls	r3, r3, #20
 800c960:	b133      	cbz	r3, 800c970 <_dtoa_r+0x7e8>
 800c962:	9b00      	ldr	r3, [sp, #0]
 800c964:	3301      	adds	r3, #1
 800c966:	9300      	str	r3, [sp, #0]
 800c968:	9b06      	ldr	r3, [sp, #24]
 800c96a:	3301      	adds	r3, #1
 800c96c:	9306      	str	r3, [sp, #24]
 800c96e:	2301      	movs	r3, #1
 800c970:	9308      	str	r3, [sp, #32]
 800c972:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c974:	2b00      	cmp	r3, #0
 800c976:	f000 81b8 	beq.w	800ccea <_dtoa_r+0xb62>
 800c97a:	6923      	ldr	r3, [r4, #16]
 800c97c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c980:	6918      	ldr	r0, [r3, #16]
 800c982:	f000 fe59 	bl	800d638 <__hi0bits>
 800c986:	f1c0 0020 	rsb	r0, r0, #32
 800c98a:	9b06      	ldr	r3, [sp, #24]
 800c98c:	4418      	add	r0, r3
 800c98e:	f010 001f 	ands.w	r0, r0, #31
 800c992:	f000 8082 	beq.w	800ca9a <_dtoa_r+0x912>
 800c996:	f1c0 0320 	rsb	r3, r0, #32
 800c99a:	2b04      	cmp	r3, #4
 800c99c:	dd73      	ble.n	800ca86 <_dtoa_r+0x8fe>
 800c99e:	9b00      	ldr	r3, [sp, #0]
 800c9a0:	f1c0 001c 	rsb	r0, r0, #28
 800c9a4:	4403      	add	r3, r0
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	9b06      	ldr	r3, [sp, #24]
 800c9aa:	4403      	add	r3, r0
 800c9ac:	4406      	add	r6, r0
 800c9ae:	9306      	str	r3, [sp, #24]
 800c9b0:	9b00      	ldr	r3, [sp, #0]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	dd05      	ble.n	800c9c2 <_dtoa_r+0x83a>
 800c9b6:	9902      	ldr	r1, [sp, #8]
 800c9b8:	461a      	mov	r2, r3
 800c9ba:	4648      	mov	r0, r9
 800c9bc:	f000 ff9a 	bl	800d8f4 <__lshift>
 800c9c0:	9002      	str	r0, [sp, #8]
 800c9c2:	9b06      	ldr	r3, [sp, #24]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	dd05      	ble.n	800c9d4 <_dtoa_r+0x84c>
 800c9c8:	4621      	mov	r1, r4
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	4648      	mov	r0, r9
 800c9ce:	f000 ff91 	bl	800d8f4 <__lshift>
 800c9d2:	4604      	mov	r4, r0
 800c9d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d061      	beq.n	800ca9e <_dtoa_r+0x916>
 800c9da:	9802      	ldr	r0, [sp, #8]
 800c9dc:	4621      	mov	r1, r4
 800c9de:	f000 fff5 	bl	800d9cc <__mcmp>
 800c9e2:	2800      	cmp	r0, #0
 800c9e4:	da5b      	bge.n	800ca9e <_dtoa_r+0x916>
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	9902      	ldr	r1, [sp, #8]
 800c9ea:	220a      	movs	r2, #10
 800c9ec:	4648      	mov	r0, r9
 800c9ee:	f000 fd93 	bl	800d518 <__multadd>
 800c9f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9f4:	9002      	str	r0, [sp, #8]
 800c9f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f000 8177 	beq.w	800ccee <_dtoa_r+0xb66>
 800ca00:	4629      	mov	r1, r5
 800ca02:	2300      	movs	r3, #0
 800ca04:	220a      	movs	r2, #10
 800ca06:	4648      	mov	r0, r9
 800ca08:	f000 fd86 	bl	800d518 <__multadd>
 800ca0c:	f1bb 0f00 	cmp.w	fp, #0
 800ca10:	4605      	mov	r5, r0
 800ca12:	dc6f      	bgt.n	800caf4 <_dtoa_r+0x96c>
 800ca14:	9b07      	ldr	r3, [sp, #28]
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	dc49      	bgt.n	800caae <_dtoa_r+0x926>
 800ca1a:	e06b      	b.n	800caf4 <_dtoa_r+0x96c>
 800ca1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ca22:	e73c      	b.n	800c89e <_dtoa_r+0x716>
 800ca24:	3fe00000 	.word	0x3fe00000
 800ca28:	40240000 	.word	0x40240000
 800ca2c:	9b03      	ldr	r3, [sp, #12]
 800ca2e:	1e5c      	subs	r4, r3, #1
 800ca30:	9b08      	ldr	r3, [sp, #32]
 800ca32:	42a3      	cmp	r3, r4
 800ca34:	db09      	blt.n	800ca4a <_dtoa_r+0x8c2>
 800ca36:	1b1c      	subs	r4, r3, r4
 800ca38:	9b03      	ldr	r3, [sp, #12]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	f6bf af30 	bge.w	800c8a0 <_dtoa_r+0x718>
 800ca40:	9b00      	ldr	r3, [sp, #0]
 800ca42:	9a03      	ldr	r2, [sp, #12]
 800ca44:	1a9e      	subs	r6, r3, r2
 800ca46:	2300      	movs	r3, #0
 800ca48:	e72b      	b.n	800c8a2 <_dtoa_r+0x71a>
 800ca4a:	9b08      	ldr	r3, [sp, #32]
 800ca4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca4e:	9408      	str	r4, [sp, #32]
 800ca50:	1ae3      	subs	r3, r4, r3
 800ca52:	441a      	add	r2, r3
 800ca54:	9e00      	ldr	r6, [sp, #0]
 800ca56:	9b03      	ldr	r3, [sp, #12]
 800ca58:	920d      	str	r2, [sp, #52]	@ 0x34
 800ca5a:	2400      	movs	r4, #0
 800ca5c:	e721      	b.n	800c8a2 <_dtoa_r+0x71a>
 800ca5e:	9c08      	ldr	r4, [sp, #32]
 800ca60:	9e00      	ldr	r6, [sp, #0]
 800ca62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ca64:	e728      	b.n	800c8b8 <_dtoa_r+0x730>
 800ca66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ca6a:	e751      	b.n	800c910 <_dtoa_r+0x788>
 800ca6c:	9a08      	ldr	r2, [sp, #32]
 800ca6e:	9902      	ldr	r1, [sp, #8]
 800ca70:	e750      	b.n	800c914 <_dtoa_r+0x78c>
 800ca72:	f8cd 8008 	str.w	r8, [sp, #8]
 800ca76:	e751      	b.n	800c91c <_dtoa_r+0x794>
 800ca78:	2300      	movs	r3, #0
 800ca7a:	e779      	b.n	800c970 <_dtoa_r+0x7e8>
 800ca7c:	9b04      	ldr	r3, [sp, #16]
 800ca7e:	e777      	b.n	800c970 <_dtoa_r+0x7e8>
 800ca80:	2300      	movs	r3, #0
 800ca82:	9308      	str	r3, [sp, #32]
 800ca84:	e779      	b.n	800c97a <_dtoa_r+0x7f2>
 800ca86:	d093      	beq.n	800c9b0 <_dtoa_r+0x828>
 800ca88:	9a00      	ldr	r2, [sp, #0]
 800ca8a:	331c      	adds	r3, #28
 800ca8c:	441a      	add	r2, r3
 800ca8e:	9200      	str	r2, [sp, #0]
 800ca90:	9a06      	ldr	r2, [sp, #24]
 800ca92:	441a      	add	r2, r3
 800ca94:	441e      	add	r6, r3
 800ca96:	9206      	str	r2, [sp, #24]
 800ca98:	e78a      	b.n	800c9b0 <_dtoa_r+0x828>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	e7f4      	b.n	800ca88 <_dtoa_r+0x900>
 800ca9e:	9b03      	ldr	r3, [sp, #12]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	46b8      	mov	r8, r7
 800caa4:	dc20      	bgt.n	800cae8 <_dtoa_r+0x960>
 800caa6:	469b      	mov	fp, r3
 800caa8:	9b07      	ldr	r3, [sp, #28]
 800caaa:	2b02      	cmp	r3, #2
 800caac:	dd1e      	ble.n	800caec <_dtoa_r+0x964>
 800caae:	f1bb 0f00 	cmp.w	fp, #0
 800cab2:	f47f adb1 	bne.w	800c618 <_dtoa_r+0x490>
 800cab6:	4621      	mov	r1, r4
 800cab8:	465b      	mov	r3, fp
 800caba:	2205      	movs	r2, #5
 800cabc:	4648      	mov	r0, r9
 800cabe:	f000 fd2b 	bl	800d518 <__multadd>
 800cac2:	4601      	mov	r1, r0
 800cac4:	4604      	mov	r4, r0
 800cac6:	9802      	ldr	r0, [sp, #8]
 800cac8:	f000 ff80 	bl	800d9cc <__mcmp>
 800cacc:	2800      	cmp	r0, #0
 800cace:	f77f ada3 	ble.w	800c618 <_dtoa_r+0x490>
 800cad2:	4656      	mov	r6, sl
 800cad4:	2331      	movs	r3, #49	@ 0x31
 800cad6:	f806 3b01 	strb.w	r3, [r6], #1
 800cada:	f108 0801 	add.w	r8, r8, #1
 800cade:	e59f      	b.n	800c620 <_dtoa_r+0x498>
 800cae0:	9c03      	ldr	r4, [sp, #12]
 800cae2:	46b8      	mov	r8, r7
 800cae4:	4625      	mov	r5, r4
 800cae6:	e7f4      	b.n	800cad2 <_dtoa_r+0x94a>
 800cae8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800caec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f000 8101 	beq.w	800ccf6 <_dtoa_r+0xb6e>
 800caf4:	2e00      	cmp	r6, #0
 800caf6:	dd05      	ble.n	800cb04 <_dtoa_r+0x97c>
 800caf8:	4629      	mov	r1, r5
 800cafa:	4632      	mov	r2, r6
 800cafc:	4648      	mov	r0, r9
 800cafe:	f000 fef9 	bl	800d8f4 <__lshift>
 800cb02:	4605      	mov	r5, r0
 800cb04:	9b08      	ldr	r3, [sp, #32]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d05c      	beq.n	800cbc4 <_dtoa_r+0xa3c>
 800cb0a:	6869      	ldr	r1, [r5, #4]
 800cb0c:	4648      	mov	r0, r9
 800cb0e:	f000 fca1 	bl	800d454 <_Balloc>
 800cb12:	4606      	mov	r6, r0
 800cb14:	b928      	cbnz	r0, 800cb22 <_dtoa_r+0x99a>
 800cb16:	4b82      	ldr	r3, [pc, #520]	@ (800cd20 <_dtoa_r+0xb98>)
 800cb18:	4602      	mov	r2, r0
 800cb1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cb1e:	f7ff bb4a 	b.w	800c1b6 <_dtoa_r+0x2e>
 800cb22:	692a      	ldr	r2, [r5, #16]
 800cb24:	3202      	adds	r2, #2
 800cb26:	0092      	lsls	r2, r2, #2
 800cb28:	f105 010c 	add.w	r1, r5, #12
 800cb2c:	300c      	adds	r0, #12
 800cb2e:	f7ff fa84 	bl	800c03a <memcpy>
 800cb32:	2201      	movs	r2, #1
 800cb34:	4631      	mov	r1, r6
 800cb36:	4648      	mov	r0, r9
 800cb38:	f000 fedc 	bl	800d8f4 <__lshift>
 800cb3c:	f10a 0301 	add.w	r3, sl, #1
 800cb40:	9300      	str	r3, [sp, #0]
 800cb42:	eb0a 030b 	add.w	r3, sl, fp
 800cb46:	9308      	str	r3, [sp, #32]
 800cb48:	9b04      	ldr	r3, [sp, #16]
 800cb4a:	f003 0301 	and.w	r3, r3, #1
 800cb4e:	462f      	mov	r7, r5
 800cb50:	9306      	str	r3, [sp, #24]
 800cb52:	4605      	mov	r5, r0
 800cb54:	9b00      	ldr	r3, [sp, #0]
 800cb56:	9802      	ldr	r0, [sp, #8]
 800cb58:	4621      	mov	r1, r4
 800cb5a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cb5e:	f7ff fa89 	bl	800c074 <quorem>
 800cb62:	4603      	mov	r3, r0
 800cb64:	3330      	adds	r3, #48	@ 0x30
 800cb66:	9003      	str	r0, [sp, #12]
 800cb68:	4639      	mov	r1, r7
 800cb6a:	9802      	ldr	r0, [sp, #8]
 800cb6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb6e:	f000 ff2d 	bl	800d9cc <__mcmp>
 800cb72:	462a      	mov	r2, r5
 800cb74:	9004      	str	r0, [sp, #16]
 800cb76:	4621      	mov	r1, r4
 800cb78:	4648      	mov	r0, r9
 800cb7a:	f000 ff43 	bl	800da04 <__mdiff>
 800cb7e:	68c2      	ldr	r2, [r0, #12]
 800cb80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb82:	4606      	mov	r6, r0
 800cb84:	bb02      	cbnz	r2, 800cbc8 <_dtoa_r+0xa40>
 800cb86:	4601      	mov	r1, r0
 800cb88:	9802      	ldr	r0, [sp, #8]
 800cb8a:	f000 ff1f 	bl	800d9cc <__mcmp>
 800cb8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb90:	4602      	mov	r2, r0
 800cb92:	4631      	mov	r1, r6
 800cb94:	4648      	mov	r0, r9
 800cb96:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb98:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb9a:	f000 fc9b 	bl	800d4d4 <_Bfree>
 800cb9e:	9b07      	ldr	r3, [sp, #28]
 800cba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cba2:	9e00      	ldr	r6, [sp, #0]
 800cba4:	ea42 0103 	orr.w	r1, r2, r3
 800cba8:	9b06      	ldr	r3, [sp, #24]
 800cbaa:	4319      	orrs	r1, r3
 800cbac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbae:	d10d      	bne.n	800cbcc <_dtoa_r+0xa44>
 800cbb0:	2b39      	cmp	r3, #57	@ 0x39
 800cbb2:	d027      	beq.n	800cc04 <_dtoa_r+0xa7c>
 800cbb4:	9a04      	ldr	r2, [sp, #16]
 800cbb6:	2a00      	cmp	r2, #0
 800cbb8:	dd01      	ble.n	800cbbe <_dtoa_r+0xa36>
 800cbba:	9b03      	ldr	r3, [sp, #12]
 800cbbc:	3331      	adds	r3, #49	@ 0x31
 800cbbe:	f88b 3000 	strb.w	r3, [fp]
 800cbc2:	e52e      	b.n	800c622 <_dtoa_r+0x49a>
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	e7b9      	b.n	800cb3c <_dtoa_r+0x9b4>
 800cbc8:	2201      	movs	r2, #1
 800cbca:	e7e2      	b.n	800cb92 <_dtoa_r+0xa0a>
 800cbcc:	9904      	ldr	r1, [sp, #16]
 800cbce:	2900      	cmp	r1, #0
 800cbd0:	db04      	blt.n	800cbdc <_dtoa_r+0xa54>
 800cbd2:	9807      	ldr	r0, [sp, #28]
 800cbd4:	4301      	orrs	r1, r0
 800cbd6:	9806      	ldr	r0, [sp, #24]
 800cbd8:	4301      	orrs	r1, r0
 800cbda:	d120      	bne.n	800cc1e <_dtoa_r+0xa96>
 800cbdc:	2a00      	cmp	r2, #0
 800cbde:	ddee      	ble.n	800cbbe <_dtoa_r+0xa36>
 800cbe0:	9902      	ldr	r1, [sp, #8]
 800cbe2:	9300      	str	r3, [sp, #0]
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	4648      	mov	r0, r9
 800cbe8:	f000 fe84 	bl	800d8f4 <__lshift>
 800cbec:	4621      	mov	r1, r4
 800cbee:	9002      	str	r0, [sp, #8]
 800cbf0:	f000 feec 	bl	800d9cc <__mcmp>
 800cbf4:	2800      	cmp	r0, #0
 800cbf6:	9b00      	ldr	r3, [sp, #0]
 800cbf8:	dc02      	bgt.n	800cc00 <_dtoa_r+0xa78>
 800cbfa:	d1e0      	bne.n	800cbbe <_dtoa_r+0xa36>
 800cbfc:	07da      	lsls	r2, r3, #31
 800cbfe:	d5de      	bpl.n	800cbbe <_dtoa_r+0xa36>
 800cc00:	2b39      	cmp	r3, #57	@ 0x39
 800cc02:	d1da      	bne.n	800cbba <_dtoa_r+0xa32>
 800cc04:	2339      	movs	r3, #57	@ 0x39
 800cc06:	f88b 3000 	strb.w	r3, [fp]
 800cc0a:	4633      	mov	r3, r6
 800cc0c:	461e      	mov	r6, r3
 800cc0e:	3b01      	subs	r3, #1
 800cc10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cc14:	2a39      	cmp	r2, #57	@ 0x39
 800cc16:	d04e      	beq.n	800ccb6 <_dtoa_r+0xb2e>
 800cc18:	3201      	adds	r2, #1
 800cc1a:	701a      	strb	r2, [r3, #0]
 800cc1c:	e501      	b.n	800c622 <_dtoa_r+0x49a>
 800cc1e:	2a00      	cmp	r2, #0
 800cc20:	dd03      	ble.n	800cc2a <_dtoa_r+0xaa2>
 800cc22:	2b39      	cmp	r3, #57	@ 0x39
 800cc24:	d0ee      	beq.n	800cc04 <_dtoa_r+0xa7c>
 800cc26:	3301      	adds	r3, #1
 800cc28:	e7c9      	b.n	800cbbe <_dtoa_r+0xa36>
 800cc2a:	9a00      	ldr	r2, [sp, #0]
 800cc2c:	9908      	ldr	r1, [sp, #32]
 800cc2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cc32:	428a      	cmp	r2, r1
 800cc34:	d028      	beq.n	800cc88 <_dtoa_r+0xb00>
 800cc36:	9902      	ldr	r1, [sp, #8]
 800cc38:	2300      	movs	r3, #0
 800cc3a:	220a      	movs	r2, #10
 800cc3c:	4648      	mov	r0, r9
 800cc3e:	f000 fc6b 	bl	800d518 <__multadd>
 800cc42:	42af      	cmp	r7, r5
 800cc44:	9002      	str	r0, [sp, #8]
 800cc46:	f04f 0300 	mov.w	r3, #0
 800cc4a:	f04f 020a 	mov.w	r2, #10
 800cc4e:	4639      	mov	r1, r7
 800cc50:	4648      	mov	r0, r9
 800cc52:	d107      	bne.n	800cc64 <_dtoa_r+0xadc>
 800cc54:	f000 fc60 	bl	800d518 <__multadd>
 800cc58:	4607      	mov	r7, r0
 800cc5a:	4605      	mov	r5, r0
 800cc5c:	9b00      	ldr	r3, [sp, #0]
 800cc5e:	3301      	adds	r3, #1
 800cc60:	9300      	str	r3, [sp, #0]
 800cc62:	e777      	b.n	800cb54 <_dtoa_r+0x9cc>
 800cc64:	f000 fc58 	bl	800d518 <__multadd>
 800cc68:	4629      	mov	r1, r5
 800cc6a:	4607      	mov	r7, r0
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	220a      	movs	r2, #10
 800cc70:	4648      	mov	r0, r9
 800cc72:	f000 fc51 	bl	800d518 <__multadd>
 800cc76:	4605      	mov	r5, r0
 800cc78:	e7f0      	b.n	800cc5c <_dtoa_r+0xad4>
 800cc7a:	f1bb 0f00 	cmp.w	fp, #0
 800cc7e:	bfcc      	ite	gt
 800cc80:	465e      	movgt	r6, fp
 800cc82:	2601      	movle	r6, #1
 800cc84:	4456      	add	r6, sl
 800cc86:	2700      	movs	r7, #0
 800cc88:	9902      	ldr	r1, [sp, #8]
 800cc8a:	9300      	str	r3, [sp, #0]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	4648      	mov	r0, r9
 800cc90:	f000 fe30 	bl	800d8f4 <__lshift>
 800cc94:	4621      	mov	r1, r4
 800cc96:	9002      	str	r0, [sp, #8]
 800cc98:	f000 fe98 	bl	800d9cc <__mcmp>
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	dcb4      	bgt.n	800cc0a <_dtoa_r+0xa82>
 800cca0:	d102      	bne.n	800cca8 <_dtoa_r+0xb20>
 800cca2:	9b00      	ldr	r3, [sp, #0]
 800cca4:	07db      	lsls	r3, r3, #31
 800cca6:	d4b0      	bmi.n	800cc0a <_dtoa_r+0xa82>
 800cca8:	4633      	mov	r3, r6
 800ccaa:	461e      	mov	r6, r3
 800ccac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccb0:	2a30      	cmp	r2, #48	@ 0x30
 800ccb2:	d0fa      	beq.n	800ccaa <_dtoa_r+0xb22>
 800ccb4:	e4b5      	b.n	800c622 <_dtoa_r+0x49a>
 800ccb6:	459a      	cmp	sl, r3
 800ccb8:	d1a8      	bne.n	800cc0c <_dtoa_r+0xa84>
 800ccba:	2331      	movs	r3, #49	@ 0x31
 800ccbc:	f108 0801 	add.w	r8, r8, #1
 800ccc0:	f88a 3000 	strb.w	r3, [sl]
 800ccc4:	e4ad      	b.n	800c622 <_dtoa_r+0x49a>
 800ccc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ccc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cd24 <_dtoa_r+0xb9c>
 800cccc:	b11b      	cbz	r3, 800ccd6 <_dtoa_r+0xb4e>
 800ccce:	f10a 0308 	add.w	r3, sl, #8
 800ccd2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ccd4:	6013      	str	r3, [r2, #0]
 800ccd6:	4650      	mov	r0, sl
 800ccd8:	b017      	add	sp, #92	@ 0x5c
 800ccda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccde:	9b07      	ldr	r3, [sp, #28]
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	f77f ae2e 	ble.w	800c942 <_dtoa_r+0x7ba>
 800cce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cce8:	9308      	str	r3, [sp, #32]
 800ccea:	2001      	movs	r0, #1
 800ccec:	e64d      	b.n	800c98a <_dtoa_r+0x802>
 800ccee:	f1bb 0f00 	cmp.w	fp, #0
 800ccf2:	f77f aed9 	ble.w	800caa8 <_dtoa_r+0x920>
 800ccf6:	4656      	mov	r6, sl
 800ccf8:	9802      	ldr	r0, [sp, #8]
 800ccfa:	4621      	mov	r1, r4
 800ccfc:	f7ff f9ba 	bl	800c074 <quorem>
 800cd00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cd04:	f806 3b01 	strb.w	r3, [r6], #1
 800cd08:	eba6 020a 	sub.w	r2, r6, sl
 800cd0c:	4593      	cmp	fp, r2
 800cd0e:	ddb4      	ble.n	800cc7a <_dtoa_r+0xaf2>
 800cd10:	9902      	ldr	r1, [sp, #8]
 800cd12:	2300      	movs	r3, #0
 800cd14:	220a      	movs	r2, #10
 800cd16:	4648      	mov	r0, r9
 800cd18:	f000 fbfe 	bl	800d518 <__multadd>
 800cd1c:	9002      	str	r0, [sp, #8]
 800cd1e:	e7eb      	b.n	800ccf8 <_dtoa_r+0xb70>
 800cd20:	0800f311 	.word	0x0800f311
 800cd24:	0800f295 	.word	0x0800f295

0800cd28 <_free_r>:
 800cd28:	b538      	push	{r3, r4, r5, lr}
 800cd2a:	4605      	mov	r5, r0
 800cd2c:	2900      	cmp	r1, #0
 800cd2e:	d041      	beq.n	800cdb4 <_free_r+0x8c>
 800cd30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd34:	1f0c      	subs	r4, r1, #4
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	bfb8      	it	lt
 800cd3a:	18e4      	addlt	r4, r4, r3
 800cd3c:	f7fd fade 	bl	800a2fc <__malloc_lock>
 800cd40:	4a1d      	ldr	r2, [pc, #116]	@ (800cdb8 <_free_r+0x90>)
 800cd42:	6813      	ldr	r3, [r2, #0]
 800cd44:	b933      	cbnz	r3, 800cd54 <_free_r+0x2c>
 800cd46:	6063      	str	r3, [r4, #4]
 800cd48:	6014      	str	r4, [r2, #0]
 800cd4a:	4628      	mov	r0, r5
 800cd4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd50:	f7fd bada 	b.w	800a308 <__malloc_unlock>
 800cd54:	42a3      	cmp	r3, r4
 800cd56:	d908      	bls.n	800cd6a <_free_r+0x42>
 800cd58:	6820      	ldr	r0, [r4, #0]
 800cd5a:	1821      	adds	r1, r4, r0
 800cd5c:	428b      	cmp	r3, r1
 800cd5e:	bf01      	itttt	eq
 800cd60:	6819      	ldreq	r1, [r3, #0]
 800cd62:	685b      	ldreq	r3, [r3, #4]
 800cd64:	1809      	addeq	r1, r1, r0
 800cd66:	6021      	streq	r1, [r4, #0]
 800cd68:	e7ed      	b.n	800cd46 <_free_r+0x1e>
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	685b      	ldr	r3, [r3, #4]
 800cd6e:	b10b      	cbz	r3, 800cd74 <_free_r+0x4c>
 800cd70:	42a3      	cmp	r3, r4
 800cd72:	d9fa      	bls.n	800cd6a <_free_r+0x42>
 800cd74:	6811      	ldr	r1, [r2, #0]
 800cd76:	1850      	adds	r0, r2, r1
 800cd78:	42a0      	cmp	r0, r4
 800cd7a:	d10b      	bne.n	800cd94 <_free_r+0x6c>
 800cd7c:	6820      	ldr	r0, [r4, #0]
 800cd7e:	4401      	add	r1, r0
 800cd80:	1850      	adds	r0, r2, r1
 800cd82:	4283      	cmp	r3, r0
 800cd84:	6011      	str	r1, [r2, #0]
 800cd86:	d1e0      	bne.n	800cd4a <_free_r+0x22>
 800cd88:	6818      	ldr	r0, [r3, #0]
 800cd8a:	685b      	ldr	r3, [r3, #4]
 800cd8c:	6053      	str	r3, [r2, #4]
 800cd8e:	4408      	add	r0, r1
 800cd90:	6010      	str	r0, [r2, #0]
 800cd92:	e7da      	b.n	800cd4a <_free_r+0x22>
 800cd94:	d902      	bls.n	800cd9c <_free_r+0x74>
 800cd96:	230c      	movs	r3, #12
 800cd98:	602b      	str	r3, [r5, #0]
 800cd9a:	e7d6      	b.n	800cd4a <_free_r+0x22>
 800cd9c:	6820      	ldr	r0, [r4, #0]
 800cd9e:	1821      	adds	r1, r4, r0
 800cda0:	428b      	cmp	r3, r1
 800cda2:	bf04      	itt	eq
 800cda4:	6819      	ldreq	r1, [r3, #0]
 800cda6:	685b      	ldreq	r3, [r3, #4]
 800cda8:	6063      	str	r3, [r4, #4]
 800cdaa:	bf04      	itt	eq
 800cdac:	1809      	addeq	r1, r1, r0
 800cdae:	6021      	streq	r1, [r4, #0]
 800cdb0:	6054      	str	r4, [r2, #4]
 800cdb2:	e7ca      	b.n	800cd4a <_free_r+0x22>
 800cdb4:	bd38      	pop	{r3, r4, r5, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20002300 	.word	0x20002300

0800cdbc <rshift>:
 800cdbc:	6903      	ldr	r3, [r0, #16]
 800cdbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cdc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cdca:	f100 0414 	add.w	r4, r0, #20
 800cdce:	dd45      	ble.n	800ce5c <rshift+0xa0>
 800cdd0:	f011 011f 	ands.w	r1, r1, #31
 800cdd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cdd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cddc:	d10c      	bne.n	800cdf8 <rshift+0x3c>
 800cdde:	f100 0710 	add.w	r7, r0, #16
 800cde2:	4629      	mov	r1, r5
 800cde4:	42b1      	cmp	r1, r6
 800cde6:	d334      	bcc.n	800ce52 <rshift+0x96>
 800cde8:	1a9b      	subs	r3, r3, r2
 800cdea:	009b      	lsls	r3, r3, #2
 800cdec:	1eea      	subs	r2, r5, #3
 800cdee:	4296      	cmp	r6, r2
 800cdf0:	bf38      	it	cc
 800cdf2:	2300      	movcc	r3, #0
 800cdf4:	4423      	add	r3, r4
 800cdf6:	e015      	b.n	800ce24 <rshift+0x68>
 800cdf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cdfc:	f1c1 0820 	rsb	r8, r1, #32
 800ce00:	40cf      	lsrs	r7, r1
 800ce02:	f105 0e04 	add.w	lr, r5, #4
 800ce06:	46a1      	mov	r9, r4
 800ce08:	4576      	cmp	r6, lr
 800ce0a:	46f4      	mov	ip, lr
 800ce0c:	d815      	bhi.n	800ce3a <rshift+0x7e>
 800ce0e:	1a9a      	subs	r2, r3, r2
 800ce10:	0092      	lsls	r2, r2, #2
 800ce12:	3a04      	subs	r2, #4
 800ce14:	3501      	adds	r5, #1
 800ce16:	42ae      	cmp	r6, r5
 800ce18:	bf38      	it	cc
 800ce1a:	2200      	movcc	r2, #0
 800ce1c:	18a3      	adds	r3, r4, r2
 800ce1e:	50a7      	str	r7, [r4, r2]
 800ce20:	b107      	cbz	r7, 800ce24 <rshift+0x68>
 800ce22:	3304      	adds	r3, #4
 800ce24:	1b1a      	subs	r2, r3, r4
 800ce26:	42a3      	cmp	r3, r4
 800ce28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ce2c:	bf08      	it	eq
 800ce2e:	2300      	moveq	r3, #0
 800ce30:	6102      	str	r2, [r0, #16]
 800ce32:	bf08      	it	eq
 800ce34:	6143      	streq	r3, [r0, #20]
 800ce36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce3a:	f8dc c000 	ldr.w	ip, [ip]
 800ce3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ce42:	ea4c 0707 	orr.w	r7, ip, r7
 800ce46:	f849 7b04 	str.w	r7, [r9], #4
 800ce4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce4e:	40cf      	lsrs	r7, r1
 800ce50:	e7da      	b.n	800ce08 <rshift+0x4c>
 800ce52:	f851 cb04 	ldr.w	ip, [r1], #4
 800ce56:	f847 cf04 	str.w	ip, [r7, #4]!
 800ce5a:	e7c3      	b.n	800cde4 <rshift+0x28>
 800ce5c:	4623      	mov	r3, r4
 800ce5e:	e7e1      	b.n	800ce24 <rshift+0x68>

0800ce60 <__hexdig_fun>:
 800ce60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ce64:	2b09      	cmp	r3, #9
 800ce66:	d802      	bhi.n	800ce6e <__hexdig_fun+0xe>
 800ce68:	3820      	subs	r0, #32
 800ce6a:	b2c0      	uxtb	r0, r0
 800ce6c:	4770      	bx	lr
 800ce6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ce72:	2b05      	cmp	r3, #5
 800ce74:	d801      	bhi.n	800ce7a <__hexdig_fun+0x1a>
 800ce76:	3847      	subs	r0, #71	@ 0x47
 800ce78:	e7f7      	b.n	800ce6a <__hexdig_fun+0xa>
 800ce7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ce7e:	2b05      	cmp	r3, #5
 800ce80:	d801      	bhi.n	800ce86 <__hexdig_fun+0x26>
 800ce82:	3827      	subs	r0, #39	@ 0x27
 800ce84:	e7f1      	b.n	800ce6a <__hexdig_fun+0xa>
 800ce86:	2000      	movs	r0, #0
 800ce88:	4770      	bx	lr
	...

0800ce8c <__gethex>:
 800ce8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce90:	b085      	sub	sp, #20
 800ce92:	468a      	mov	sl, r1
 800ce94:	9302      	str	r3, [sp, #8]
 800ce96:	680b      	ldr	r3, [r1, #0]
 800ce98:	9001      	str	r0, [sp, #4]
 800ce9a:	4690      	mov	r8, r2
 800ce9c:	1c9c      	adds	r4, r3, #2
 800ce9e:	46a1      	mov	r9, r4
 800cea0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cea4:	2830      	cmp	r0, #48	@ 0x30
 800cea6:	d0fa      	beq.n	800ce9e <__gethex+0x12>
 800cea8:	eba9 0303 	sub.w	r3, r9, r3
 800ceac:	f1a3 0b02 	sub.w	fp, r3, #2
 800ceb0:	f7ff ffd6 	bl	800ce60 <__hexdig_fun>
 800ceb4:	4605      	mov	r5, r0
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d168      	bne.n	800cf8c <__gethex+0x100>
 800ceba:	49a0      	ldr	r1, [pc, #640]	@ (800d13c <__gethex+0x2b0>)
 800cebc:	2201      	movs	r2, #1
 800cebe:	4648      	mov	r0, r9
 800cec0:	f7ff f821 	bl	800bf06 <strncmp>
 800cec4:	4607      	mov	r7, r0
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d167      	bne.n	800cf9a <__gethex+0x10e>
 800ceca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cece:	4626      	mov	r6, r4
 800ced0:	f7ff ffc6 	bl	800ce60 <__hexdig_fun>
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d062      	beq.n	800cf9e <__gethex+0x112>
 800ced8:	4623      	mov	r3, r4
 800ceda:	7818      	ldrb	r0, [r3, #0]
 800cedc:	2830      	cmp	r0, #48	@ 0x30
 800cede:	4699      	mov	r9, r3
 800cee0:	f103 0301 	add.w	r3, r3, #1
 800cee4:	d0f9      	beq.n	800ceda <__gethex+0x4e>
 800cee6:	f7ff ffbb 	bl	800ce60 <__hexdig_fun>
 800ceea:	fab0 f580 	clz	r5, r0
 800ceee:	096d      	lsrs	r5, r5, #5
 800cef0:	f04f 0b01 	mov.w	fp, #1
 800cef4:	464a      	mov	r2, r9
 800cef6:	4616      	mov	r6, r2
 800cef8:	3201      	adds	r2, #1
 800cefa:	7830      	ldrb	r0, [r6, #0]
 800cefc:	f7ff ffb0 	bl	800ce60 <__hexdig_fun>
 800cf00:	2800      	cmp	r0, #0
 800cf02:	d1f8      	bne.n	800cef6 <__gethex+0x6a>
 800cf04:	498d      	ldr	r1, [pc, #564]	@ (800d13c <__gethex+0x2b0>)
 800cf06:	2201      	movs	r2, #1
 800cf08:	4630      	mov	r0, r6
 800cf0a:	f7fe fffc 	bl	800bf06 <strncmp>
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	d13f      	bne.n	800cf92 <__gethex+0x106>
 800cf12:	b944      	cbnz	r4, 800cf26 <__gethex+0x9a>
 800cf14:	1c74      	adds	r4, r6, #1
 800cf16:	4622      	mov	r2, r4
 800cf18:	4616      	mov	r6, r2
 800cf1a:	3201      	adds	r2, #1
 800cf1c:	7830      	ldrb	r0, [r6, #0]
 800cf1e:	f7ff ff9f 	bl	800ce60 <__hexdig_fun>
 800cf22:	2800      	cmp	r0, #0
 800cf24:	d1f8      	bne.n	800cf18 <__gethex+0x8c>
 800cf26:	1ba4      	subs	r4, r4, r6
 800cf28:	00a7      	lsls	r7, r4, #2
 800cf2a:	7833      	ldrb	r3, [r6, #0]
 800cf2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cf30:	2b50      	cmp	r3, #80	@ 0x50
 800cf32:	d13e      	bne.n	800cfb2 <__gethex+0x126>
 800cf34:	7873      	ldrb	r3, [r6, #1]
 800cf36:	2b2b      	cmp	r3, #43	@ 0x2b
 800cf38:	d033      	beq.n	800cfa2 <__gethex+0x116>
 800cf3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800cf3c:	d034      	beq.n	800cfa8 <__gethex+0x11c>
 800cf3e:	1c71      	adds	r1, r6, #1
 800cf40:	2400      	movs	r4, #0
 800cf42:	7808      	ldrb	r0, [r1, #0]
 800cf44:	f7ff ff8c 	bl	800ce60 <__hexdig_fun>
 800cf48:	1e43      	subs	r3, r0, #1
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	2b18      	cmp	r3, #24
 800cf4e:	d830      	bhi.n	800cfb2 <__gethex+0x126>
 800cf50:	f1a0 0210 	sub.w	r2, r0, #16
 800cf54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cf58:	f7ff ff82 	bl	800ce60 <__hexdig_fun>
 800cf5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800cf60:	fa5f fc8c 	uxtb.w	ip, ip
 800cf64:	f1bc 0f18 	cmp.w	ip, #24
 800cf68:	f04f 030a 	mov.w	r3, #10
 800cf6c:	d91e      	bls.n	800cfac <__gethex+0x120>
 800cf6e:	b104      	cbz	r4, 800cf72 <__gethex+0xe6>
 800cf70:	4252      	negs	r2, r2
 800cf72:	4417      	add	r7, r2
 800cf74:	f8ca 1000 	str.w	r1, [sl]
 800cf78:	b1ed      	cbz	r5, 800cfb6 <__gethex+0x12a>
 800cf7a:	f1bb 0f00 	cmp.w	fp, #0
 800cf7e:	bf0c      	ite	eq
 800cf80:	2506      	moveq	r5, #6
 800cf82:	2500      	movne	r5, #0
 800cf84:	4628      	mov	r0, r5
 800cf86:	b005      	add	sp, #20
 800cf88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8c:	2500      	movs	r5, #0
 800cf8e:	462c      	mov	r4, r5
 800cf90:	e7b0      	b.n	800cef4 <__gethex+0x68>
 800cf92:	2c00      	cmp	r4, #0
 800cf94:	d1c7      	bne.n	800cf26 <__gethex+0x9a>
 800cf96:	4627      	mov	r7, r4
 800cf98:	e7c7      	b.n	800cf2a <__gethex+0x9e>
 800cf9a:	464e      	mov	r6, r9
 800cf9c:	462f      	mov	r7, r5
 800cf9e:	2501      	movs	r5, #1
 800cfa0:	e7c3      	b.n	800cf2a <__gethex+0x9e>
 800cfa2:	2400      	movs	r4, #0
 800cfa4:	1cb1      	adds	r1, r6, #2
 800cfa6:	e7cc      	b.n	800cf42 <__gethex+0xb6>
 800cfa8:	2401      	movs	r4, #1
 800cfaa:	e7fb      	b.n	800cfa4 <__gethex+0x118>
 800cfac:	fb03 0002 	mla	r0, r3, r2, r0
 800cfb0:	e7ce      	b.n	800cf50 <__gethex+0xc4>
 800cfb2:	4631      	mov	r1, r6
 800cfb4:	e7de      	b.n	800cf74 <__gethex+0xe8>
 800cfb6:	eba6 0309 	sub.w	r3, r6, r9
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	4629      	mov	r1, r5
 800cfbe:	2b07      	cmp	r3, #7
 800cfc0:	dc0a      	bgt.n	800cfd8 <__gethex+0x14c>
 800cfc2:	9801      	ldr	r0, [sp, #4]
 800cfc4:	f000 fa46 	bl	800d454 <_Balloc>
 800cfc8:	4604      	mov	r4, r0
 800cfca:	b940      	cbnz	r0, 800cfde <__gethex+0x152>
 800cfcc:	4b5c      	ldr	r3, [pc, #368]	@ (800d140 <__gethex+0x2b4>)
 800cfce:	4602      	mov	r2, r0
 800cfd0:	21e4      	movs	r1, #228	@ 0xe4
 800cfd2:	485c      	ldr	r0, [pc, #368]	@ (800d144 <__gethex+0x2b8>)
 800cfd4:	f001 fd28 	bl	800ea28 <__assert_func>
 800cfd8:	3101      	adds	r1, #1
 800cfda:	105b      	asrs	r3, r3, #1
 800cfdc:	e7ef      	b.n	800cfbe <__gethex+0x132>
 800cfde:	f100 0a14 	add.w	sl, r0, #20
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	4655      	mov	r5, sl
 800cfe6:	469b      	mov	fp, r3
 800cfe8:	45b1      	cmp	r9, r6
 800cfea:	d337      	bcc.n	800d05c <__gethex+0x1d0>
 800cfec:	f845 bb04 	str.w	fp, [r5], #4
 800cff0:	eba5 050a 	sub.w	r5, r5, sl
 800cff4:	10ad      	asrs	r5, r5, #2
 800cff6:	6125      	str	r5, [r4, #16]
 800cff8:	4658      	mov	r0, fp
 800cffa:	f000 fb1d 	bl	800d638 <__hi0bits>
 800cffe:	016d      	lsls	r5, r5, #5
 800d000:	f8d8 6000 	ldr.w	r6, [r8]
 800d004:	1a2d      	subs	r5, r5, r0
 800d006:	42b5      	cmp	r5, r6
 800d008:	dd54      	ble.n	800d0b4 <__gethex+0x228>
 800d00a:	1bad      	subs	r5, r5, r6
 800d00c:	4629      	mov	r1, r5
 800d00e:	4620      	mov	r0, r4
 800d010:	f000 fea9 	bl	800dd66 <__any_on>
 800d014:	4681      	mov	r9, r0
 800d016:	b178      	cbz	r0, 800d038 <__gethex+0x1ac>
 800d018:	1e6b      	subs	r3, r5, #1
 800d01a:	1159      	asrs	r1, r3, #5
 800d01c:	f003 021f 	and.w	r2, r3, #31
 800d020:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d024:	f04f 0901 	mov.w	r9, #1
 800d028:	fa09 f202 	lsl.w	r2, r9, r2
 800d02c:	420a      	tst	r2, r1
 800d02e:	d003      	beq.n	800d038 <__gethex+0x1ac>
 800d030:	454b      	cmp	r3, r9
 800d032:	dc36      	bgt.n	800d0a2 <__gethex+0x216>
 800d034:	f04f 0902 	mov.w	r9, #2
 800d038:	4629      	mov	r1, r5
 800d03a:	4620      	mov	r0, r4
 800d03c:	f7ff febe 	bl	800cdbc <rshift>
 800d040:	442f      	add	r7, r5
 800d042:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d046:	42bb      	cmp	r3, r7
 800d048:	da42      	bge.n	800d0d0 <__gethex+0x244>
 800d04a:	9801      	ldr	r0, [sp, #4]
 800d04c:	4621      	mov	r1, r4
 800d04e:	f000 fa41 	bl	800d4d4 <_Bfree>
 800d052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d054:	2300      	movs	r3, #0
 800d056:	6013      	str	r3, [r2, #0]
 800d058:	25a3      	movs	r5, #163	@ 0xa3
 800d05a:	e793      	b.n	800cf84 <__gethex+0xf8>
 800d05c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d060:	2a2e      	cmp	r2, #46	@ 0x2e
 800d062:	d012      	beq.n	800d08a <__gethex+0x1fe>
 800d064:	2b20      	cmp	r3, #32
 800d066:	d104      	bne.n	800d072 <__gethex+0x1e6>
 800d068:	f845 bb04 	str.w	fp, [r5], #4
 800d06c:	f04f 0b00 	mov.w	fp, #0
 800d070:	465b      	mov	r3, fp
 800d072:	7830      	ldrb	r0, [r6, #0]
 800d074:	9303      	str	r3, [sp, #12]
 800d076:	f7ff fef3 	bl	800ce60 <__hexdig_fun>
 800d07a:	9b03      	ldr	r3, [sp, #12]
 800d07c:	f000 000f 	and.w	r0, r0, #15
 800d080:	4098      	lsls	r0, r3
 800d082:	ea4b 0b00 	orr.w	fp, fp, r0
 800d086:	3304      	adds	r3, #4
 800d088:	e7ae      	b.n	800cfe8 <__gethex+0x15c>
 800d08a:	45b1      	cmp	r9, r6
 800d08c:	d8ea      	bhi.n	800d064 <__gethex+0x1d8>
 800d08e:	492b      	ldr	r1, [pc, #172]	@ (800d13c <__gethex+0x2b0>)
 800d090:	9303      	str	r3, [sp, #12]
 800d092:	2201      	movs	r2, #1
 800d094:	4630      	mov	r0, r6
 800d096:	f7fe ff36 	bl	800bf06 <strncmp>
 800d09a:	9b03      	ldr	r3, [sp, #12]
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d1e1      	bne.n	800d064 <__gethex+0x1d8>
 800d0a0:	e7a2      	b.n	800cfe8 <__gethex+0x15c>
 800d0a2:	1ea9      	subs	r1, r5, #2
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	f000 fe5e 	bl	800dd66 <__any_on>
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	d0c2      	beq.n	800d034 <__gethex+0x1a8>
 800d0ae:	f04f 0903 	mov.w	r9, #3
 800d0b2:	e7c1      	b.n	800d038 <__gethex+0x1ac>
 800d0b4:	da09      	bge.n	800d0ca <__gethex+0x23e>
 800d0b6:	1b75      	subs	r5, r6, r5
 800d0b8:	4621      	mov	r1, r4
 800d0ba:	9801      	ldr	r0, [sp, #4]
 800d0bc:	462a      	mov	r2, r5
 800d0be:	f000 fc19 	bl	800d8f4 <__lshift>
 800d0c2:	1b7f      	subs	r7, r7, r5
 800d0c4:	4604      	mov	r4, r0
 800d0c6:	f100 0a14 	add.w	sl, r0, #20
 800d0ca:	f04f 0900 	mov.w	r9, #0
 800d0ce:	e7b8      	b.n	800d042 <__gethex+0x1b6>
 800d0d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d0d4:	42bd      	cmp	r5, r7
 800d0d6:	dd6f      	ble.n	800d1b8 <__gethex+0x32c>
 800d0d8:	1bed      	subs	r5, r5, r7
 800d0da:	42ae      	cmp	r6, r5
 800d0dc:	dc34      	bgt.n	800d148 <__gethex+0x2bc>
 800d0de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	d022      	beq.n	800d12c <__gethex+0x2a0>
 800d0e6:	2b03      	cmp	r3, #3
 800d0e8:	d024      	beq.n	800d134 <__gethex+0x2a8>
 800d0ea:	2b01      	cmp	r3, #1
 800d0ec:	d115      	bne.n	800d11a <__gethex+0x28e>
 800d0ee:	42ae      	cmp	r6, r5
 800d0f0:	d113      	bne.n	800d11a <__gethex+0x28e>
 800d0f2:	2e01      	cmp	r6, #1
 800d0f4:	d10b      	bne.n	800d10e <__gethex+0x282>
 800d0f6:	9a02      	ldr	r2, [sp, #8]
 800d0f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d0fc:	6013      	str	r3, [r2, #0]
 800d0fe:	2301      	movs	r3, #1
 800d100:	6123      	str	r3, [r4, #16]
 800d102:	f8ca 3000 	str.w	r3, [sl]
 800d106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d108:	2562      	movs	r5, #98	@ 0x62
 800d10a:	601c      	str	r4, [r3, #0]
 800d10c:	e73a      	b.n	800cf84 <__gethex+0xf8>
 800d10e:	1e71      	subs	r1, r6, #1
 800d110:	4620      	mov	r0, r4
 800d112:	f000 fe28 	bl	800dd66 <__any_on>
 800d116:	2800      	cmp	r0, #0
 800d118:	d1ed      	bne.n	800d0f6 <__gethex+0x26a>
 800d11a:	9801      	ldr	r0, [sp, #4]
 800d11c:	4621      	mov	r1, r4
 800d11e:	f000 f9d9 	bl	800d4d4 <_Bfree>
 800d122:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d124:	2300      	movs	r3, #0
 800d126:	6013      	str	r3, [r2, #0]
 800d128:	2550      	movs	r5, #80	@ 0x50
 800d12a:	e72b      	b.n	800cf84 <__gethex+0xf8>
 800d12c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d1f3      	bne.n	800d11a <__gethex+0x28e>
 800d132:	e7e0      	b.n	800d0f6 <__gethex+0x26a>
 800d134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d136:	2b00      	cmp	r3, #0
 800d138:	d1dd      	bne.n	800d0f6 <__gethex+0x26a>
 800d13a:	e7ee      	b.n	800d11a <__gethex+0x28e>
 800d13c:	0800f254 	.word	0x0800f254
 800d140:	0800f311 	.word	0x0800f311
 800d144:	0800f322 	.word	0x0800f322
 800d148:	1e6f      	subs	r7, r5, #1
 800d14a:	f1b9 0f00 	cmp.w	r9, #0
 800d14e:	d130      	bne.n	800d1b2 <__gethex+0x326>
 800d150:	b127      	cbz	r7, 800d15c <__gethex+0x2d0>
 800d152:	4639      	mov	r1, r7
 800d154:	4620      	mov	r0, r4
 800d156:	f000 fe06 	bl	800dd66 <__any_on>
 800d15a:	4681      	mov	r9, r0
 800d15c:	117a      	asrs	r2, r7, #5
 800d15e:	2301      	movs	r3, #1
 800d160:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d164:	f007 071f 	and.w	r7, r7, #31
 800d168:	40bb      	lsls	r3, r7
 800d16a:	4213      	tst	r3, r2
 800d16c:	4629      	mov	r1, r5
 800d16e:	4620      	mov	r0, r4
 800d170:	bf18      	it	ne
 800d172:	f049 0902 	orrne.w	r9, r9, #2
 800d176:	f7ff fe21 	bl	800cdbc <rshift>
 800d17a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d17e:	1b76      	subs	r6, r6, r5
 800d180:	2502      	movs	r5, #2
 800d182:	f1b9 0f00 	cmp.w	r9, #0
 800d186:	d047      	beq.n	800d218 <__gethex+0x38c>
 800d188:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d18c:	2b02      	cmp	r3, #2
 800d18e:	d015      	beq.n	800d1bc <__gethex+0x330>
 800d190:	2b03      	cmp	r3, #3
 800d192:	d017      	beq.n	800d1c4 <__gethex+0x338>
 800d194:	2b01      	cmp	r3, #1
 800d196:	d109      	bne.n	800d1ac <__gethex+0x320>
 800d198:	f019 0f02 	tst.w	r9, #2
 800d19c:	d006      	beq.n	800d1ac <__gethex+0x320>
 800d19e:	f8da 3000 	ldr.w	r3, [sl]
 800d1a2:	ea49 0903 	orr.w	r9, r9, r3
 800d1a6:	f019 0f01 	tst.w	r9, #1
 800d1aa:	d10e      	bne.n	800d1ca <__gethex+0x33e>
 800d1ac:	f045 0510 	orr.w	r5, r5, #16
 800d1b0:	e032      	b.n	800d218 <__gethex+0x38c>
 800d1b2:	f04f 0901 	mov.w	r9, #1
 800d1b6:	e7d1      	b.n	800d15c <__gethex+0x2d0>
 800d1b8:	2501      	movs	r5, #1
 800d1ba:	e7e2      	b.n	800d182 <__gethex+0x2f6>
 800d1bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1be:	f1c3 0301 	rsb	r3, r3, #1
 800d1c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d1c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d0f0      	beq.n	800d1ac <__gethex+0x320>
 800d1ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d1ce:	f104 0314 	add.w	r3, r4, #20
 800d1d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d1d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d1da:	f04f 0c00 	mov.w	ip, #0
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d1e8:	d01b      	beq.n	800d222 <__gethex+0x396>
 800d1ea:	3201      	adds	r2, #1
 800d1ec:	6002      	str	r2, [r0, #0]
 800d1ee:	2d02      	cmp	r5, #2
 800d1f0:	f104 0314 	add.w	r3, r4, #20
 800d1f4:	d13c      	bne.n	800d270 <__gethex+0x3e4>
 800d1f6:	f8d8 2000 	ldr.w	r2, [r8]
 800d1fa:	3a01      	subs	r2, #1
 800d1fc:	42b2      	cmp	r2, r6
 800d1fe:	d109      	bne.n	800d214 <__gethex+0x388>
 800d200:	1171      	asrs	r1, r6, #5
 800d202:	2201      	movs	r2, #1
 800d204:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d208:	f006 061f 	and.w	r6, r6, #31
 800d20c:	fa02 f606 	lsl.w	r6, r2, r6
 800d210:	421e      	tst	r6, r3
 800d212:	d13a      	bne.n	800d28a <__gethex+0x3fe>
 800d214:	f045 0520 	orr.w	r5, r5, #32
 800d218:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d21a:	601c      	str	r4, [r3, #0]
 800d21c:	9b02      	ldr	r3, [sp, #8]
 800d21e:	601f      	str	r7, [r3, #0]
 800d220:	e6b0      	b.n	800cf84 <__gethex+0xf8>
 800d222:	4299      	cmp	r1, r3
 800d224:	f843 cc04 	str.w	ip, [r3, #-4]
 800d228:	d8d9      	bhi.n	800d1de <__gethex+0x352>
 800d22a:	68a3      	ldr	r3, [r4, #8]
 800d22c:	459b      	cmp	fp, r3
 800d22e:	db17      	blt.n	800d260 <__gethex+0x3d4>
 800d230:	6861      	ldr	r1, [r4, #4]
 800d232:	9801      	ldr	r0, [sp, #4]
 800d234:	3101      	adds	r1, #1
 800d236:	f000 f90d 	bl	800d454 <_Balloc>
 800d23a:	4681      	mov	r9, r0
 800d23c:	b918      	cbnz	r0, 800d246 <__gethex+0x3ba>
 800d23e:	4b1a      	ldr	r3, [pc, #104]	@ (800d2a8 <__gethex+0x41c>)
 800d240:	4602      	mov	r2, r0
 800d242:	2184      	movs	r1, #132	@ 0x84
 800d244:	e6c5      	b.n	800cfd2 <__gethex+0x146>
 800d246:	6922      	ldr	r2, [r4, #16]
 800d248:	3202      	adds	r2, #2
 800d24a:	f104 010c 	add.w	r1, r4, #12
 800d24e:	0092      	lsls	r2, r2, #2
 800d250:	300c      	adds	r0, #12
 800d252:	f7fe fef2 	bl	800c03a <memcpy>
 800d256:	4621      	mov	r1, r4
 800d258:	9801      	ldr	r0, [sp, #4]
 800d25a:	f000 f93b 	bl	800d4d4 <_Bfree>
 800d25e:	464c      	mov	r4, r9
 800d260:	6923      	ldr	r3, [r4, #16]
 800d262:	1c5a      	adds	r2, r3, #1
 800d264:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d268:	6122      	str	r2, [r4, #16]
 800d26a:	2201      	movs	r2, #1
 800d26c:	615a      	str	r2, [r3, #20]
 800d26e:	e7be      	b.n	800d1ee <__gethex+0x362>
 800d270:	6922      	ldr	r2, [r4, #16]
 800d272:	455a      	cmp	r2, fp
 800d274:	dd0b      	ble.n	800d28e <__gethex+0x402>
 800d276:	2101      	movs	r1, #1
 800d278:	4620      	mov	r0, r4
 800d27a:	f7ff fd9f 	bl	800cdbc <rshift>
 800d27e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d282:	3701      	adds	r7, #1
 800d284:	42bb      	cmp	r3, r7
 800d286:	f6ff aee0 	blt.w	800d04a <__gethex+0x1be>
 800d28a:	2501      	movs	r5, #1
 800d28c:	e7c2      	b.n	800d214 <__gethex+0x388>
 800d28e:	f016 061f 	ands.w	r6, r6, #31
 800d292:	d0fa      	beq.n	800d28a <__gethex+0x3fe>
 800d294:	4453      	add	r3, sl
 800d296:	f1c6 0620 	rsb	r6, r6, #32
 800d29a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d29e:	f000 f9cb 	bl	800d638 <__hi0bits>
 800d2a2:	42b0      	cmp	r0, r6
 800d2a4:	dbe7      	blt.n	800d276 <__gethex+0x3ea>
 800d2a6:	e7f0      	b.n	800d28a <__gethex+0x3fe>
 800d2a8:	0800f311 	.word	0x0800f311

0800d2ac <L_shift>:
 800d2ac:	f1c2 0208 	rsb	r2, r2, #8
 800d2b0:	0092      	lsls	r2, r2, #2
 800d2b2:	b570      	push	{r4, r5, r6, lr}
 800d2b4:	f1c2 0620 	rsb	r6, r2, #32
 800d2b8:	6843      	ldr	r3, [r0, #4]
 800d2ba:	6804      	ldr	r4, [r0, #0]
 800d2bc:	fa03 f506 	lsl.w	r5, r3, r6
 800d2c0:	432c      	orrs	r4, r5
 800d2c2:	40d3      	lsrs	r3, r2
 800d2c4:	6004      	str	r4, [r0, #0]
 800d2c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800d2ca:	4288      	cmp	r0, r1
 800d2cc:	d3f4      	bcc.n	800d2b8 <L_shift+0xc>
 800d2ce:	bd70      	pop	{r4, r5, r6, pc}

0800d2d0 <__match>:
 800d2d0:	b530      	push	{r4, r5, lr}
 800d2d2:	6803      	ldr	r3, [r0, #0]
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2da:	b914      	cbnz	r4, 800d2e2 <__match+0x12>
 800d2dc:	6003      	str	r3, [r0, #0]
 800d2de:	2001      	movs	r0, #1
 800d2e0:	bd30      	pop	{r4, r5, pc}
 800d2e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d2ea:	2d19      	cmp	r5, #25
 800d2ec:	bf98      	it	ls
 800d2ee:	3220      	addls	r2, #32
 800d2f0:	42a2      	cmp	r2, r4
 800d2f2:	d0f0      	beq.n	800d2d6 <__match+0x6>
 800d2f4:	2000      	movs	r0, #0
 800d2f6:	e7f3      	b.n	800d2e0 <__match+0x10>

0800d2f8 <__hexnan>:
 800d2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2fc:	680b      	ldr	r3, [r1, #0]
 800d2fe:	6801      	ldr	r1, [r0, #0]
 800d300:	115e      	asrs	r6, r3, #5
 800d302:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d306:	f013 031f 	ands.w	r3, r3, #31
 800d30a:	b087      	sub	sp, #28
 800d30c:	bf18      	it	ne
 800d30e:	3604      	addne	r6, #4
 800d310:	2500      	movs	r5, #0
 800d312:	1f37      	subs	r7, r6, #4
 800d314:	4682      	mov	sl, r0
 800d316:	4690      	mov	r8, r2
 800d318:	9301      	str	r3, [sp, #4]
 800d31a:	f846 5c04 	str.w	r5, [r6, #-4]
 800d31e:	46b9      	mov	r9, r7
 800d320:	463c      	mov	r4, r7
 800d322:	9502      	str	r5, [sp, #8]
 800d324:	46ab      	mov	fp, r5
 800d326:	784a      	ldrb	r2, [r1, #1]
 800d328:	1c4b      	adds	r3, r1, #1
 800d32a:	9303      	str	r3, [sp, #12]
 800d32c:	b342      	cbz	r2, 800d380 <__hexnan+0x88>
 800d32e:	4610      	mov	r0, r2
 800d330:	9105      	str	r1, [sp, #20]
 800d332:	9204      	str	r2, [sp, #16]
 800d334:	f7ff fd94 	bl	800ce60 <__hexdig_fun>
 800d338:	2800      	cmp	r0, #0
 800d33a:	d151      	bne.n	800d3e0 <__hexnan+0xe8>
 800d33c:	9a04      	ldr	r2, [sp, #16]
 800d33e:	9905      	ldr	r1, [sp, #20]
 800d340:	2a20      	cmp	r2, #32
 800d342:	d818      	bhi.n	800d376 <__hexnan+0x7e>
 800d344:	9b02      	ldr	r3, [sp, #8]
 800d346:	459b      	cmp	fp, r3
 800d348:	dd13      	ble.n	800d372 <__hexnan+0x7a>
 800d34a:	454c      	cmp	r4, r9
 800d34c:	d206      	bcs.n	800d35c <__hexnan+0x64>
 800d34e:	2d07      	cmp	r5, #7
 800d350:	dc04      	bgt.n	800d35c <__hexnan+0x64>
 800d352:	462a      	mov	r2, r5
 800d354:	4649      	mov	r1, r9
 800d356:	4620      	mov	r0, r4
 800d358:	f7ff ffa8 	bl	800d2ac <L_shift>
 800d35c:	4544      	cmp	r4, r8
 800d35e:	d952      	bls.n	800d406 <__hexnan+0x10e>
 800d360:	2300      	movs	r3, #0
 800d362:	f1a4 0904 	sub.w	r9, r4, #4
 800d366:	f844 3c04 	str.w	r3, [r4, #-4]
 800d36a:	f8cd b008 	str.w	fp, [sp, #8]
 800d36e:	464c      	mov	r4, r9
 800d370:	461d      	mov	r5, r3
 800d372:	9903      	ldr	r1, [sp, #12]
 800d374:	e7d7      	b.n	800d326 <__hexnan+0x2e>
 800d376:	2a29      	cmp	r2, #41	@ 0x29
 800d378:	d157      	bne.n	800d42a <__hexnan+0x132>
 800d37a:	3102      	adds	r1, #2
 800d37c:	f8ca 1000 	str.w	r1, [sl]
 800d380:	f1bb 0f00 	cmp.w	fp, #0
 800d384:	d051      	beq.n	800d42a <__hexnan+0x132>
 800d386:	454c      	cmp	r4, r9
 800d388:	d206      	bcs.n	800d398 <__hexnan+0xa0>
 800d38a:	2d07      	cmp	r5, #7
 800d38c:	dc04      	bgt.n	800d398 <__hexnan+0xa0>
 800d38e:	462a      	mov	r2, r5
 800d390:	4649      	mov	r1, r9
 800d392:	4620      	mov	r0, r4
 800d394:	f7ff ff8a 	bl	800d2ac <L_shift>
 800d398:	4544      	cmp	r4, r8
 800d39a:	d936      	bls.n	800d40a <__hexnan+0x112>
 800d39c:	f1a8 0204 	sub.w	r2, r8, #4
 800d3a0:	4623      	mov	r3, r4
 800d3a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800d3a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800d3aa:	429f      	cmp	r7, r3
 800d3ac:	d2f9      	bcs.n	800d3a2 <__hexnan+0xaa>
 800d3ae:	1b3b      	subs	r3, r7, r4
 800d3b0:	f023 0303 	bic.w	r3, r3, #3
 800d3b4:	3304      	adds	r3, #4
 800d3b6:	3401      	adds	r4, #1
 800d3b8:	3e03      	subs	r6, #3
 800d3ba:	42b4      	cmp	r4, r6
 800d3bc:	bf88      	it	hi
 800d3be:	2304      	movhi	r3, #4
 800d3c0:	4443      	add	r3, r8
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	f843 2b04 	str.w	r2, [r3], #4
 800d3c8:	429f      	cmp	r7, r3
 800d3ca:	d2fb      	bcs.n	800d3c4 <__hexnan+0xcc>
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	b91b      	cbnz	r3, 800d3d8 <__hexnan+0xe0>
 800d3d0:	4547      	cmp	r7, r8
 800d3d2:	d128      	bne.n	800d426 <__hexnan+0x12e>
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	603b      	str	r3, [r7, #0]
 800d3d8:	2005      	movs	r0, #5
 800d3da:	b007      	add	sp, #28
 800d3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e0:	3501      	adds	r5, #1
 800d3e2:	2d08      	cmp	r5, #8
 800d3e4:	f10b 0b01 	add.w	fp, fp, #1
 800d3e8:	dd06      	ble.n	800d3f8 <__hexnan+0x100>
 800d3ea:	4544      	cmp	r4, r8
 800d3ec:	d9c1      	bls.n	800d372 <__hexnan+0x7a>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d3f4:	2501      	movs	r5, #1
 800d3f6:	3c04      	subs	r4, #4
 800d3f8:	6822      	ldr	r2, [r4, #0]
 800d3fa:	f000 000f 	and.w	r0, r0, #15
 800d3fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d402:	6020      	str	r0, [r4, #0]
 800d404:	e7b5      	b.n	800d372 <__hexnan+0x7a>
 800d406:	2508      	movs	r5, #8
 800d408:	e7b3      	b.n	800d372 <__hexnan+0x7a>
 800d40a:	9b01      	ldr	r3, [sp, #4]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d0dd      	beq.n	800d3cc <__hexnan+0xd4>
 800d410:	f1c3 0320 	rsb	r3, r3, #32
 800d414:	f04f 32ff 	mov.w	r2, #4294967295
 800d418:	40da      	lsrs	r2, r3
 800d41a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d41e:	4013      	ands	r3, r2
 800d420:	f846 3c04 	str.w	r3, [r6, #-4]
 800d424:	e7d2      	b.n	800d3cc <__hexnan+0xd4>
 800d426:	3f04      	subs	r7, #4
 800d428:	e7d0      	b.n	800d3cc <__hexnan+0xd4>
 800d42a:	2004      	movs	r0, #4
 800d42c:	e7d5      	b.n	800d3da <__hexnan+0xe2>

0800d42e <__ascii_mbtowc>:
 800d42e:	b082      	sub	sp, #8
 800d430:	b901      	cbnz	r1, 800d434 <__ascii_mbtowc+0x6>
 800d432:	a901      	add	r1, sp, #4
 800d434:	b142      	cbz	r2, 800d448 <__ascii_mbtowc+0x1a>
 800d436:	b14b      	cbz	r3, 800d44c <__ascii_mbtowc+0x1e>
 800d438:	7813      	ldrb	r3, [r2, #0]
 800d43a:	600b      	str	r3, [r1, #0]
 800d43c:	7812      	ldrb	r2, [r2, #0]
 800d43e:	1e10      	subs	r0, r2, #0
 800d440:	bf18      	it	ne
 800d442:	2001      	movne	r0, #1
 800d444:	b002      	add	sp, #8
 800d446:	4770      	bx	lr
 800d448:	4610      	mov	r0, r2
 800d44a:	e7fb      	b.n	800d444 <__ascii_mbtowc+0x16>
 800d44c:	f06f 0001 	mvn.w	r0, #1
 800d450:	e7f8      	b.n	800d444 <__ascii_mbtowc+0x16>
	...

0800d454 <_Balloc>:
 800d454:	b570      	push	{r4, r5, r6, lr}
 800d456:	69c6      	ldr	r6, [r0, #28]
 800d458:	4604      	mov	r4, r0
 800d45a:	460d      	mov	r5, r1
 800d45c:	b976      	cbnz	r6, 800d47c <_Balloc+0x28>
 800d45e:	2010      	movs	r0, #16
 800d460:	f7fc fea2 	bl	800a1a8 <malloc>
 800d464:	4602      	mov	r2, r0
 800d466:	61e0      	str	r0, [r4, #28]
 800d468:	b920      	cbnz	r0, 800d474 <_Balloc+0x20>
 800d46a:	4b18      	ldr	r3, [pc, #96]	@ (800d4cc <_Balloc+0x78>)
 800d46c:	4818      	ldr	r0, [pc, #96]	@ (800d4d0 <_Balloc+0x7c>)
 800d46e:	216b      	movs	r1, #107	@ 0x6b
 800d470:	f001 fada 	bl	800ea28 <__assert_func>
 800d474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d478:	6006      	str	r6, [r0, #0]
 800d47a:	60c6      	str	r6, [r0, #12]
 800d47c:	69e6      	ldr	r6, [r4, #28]
 800d47e:	68f3      	ldr	r3, [r6, #12]
 800d480:	b183      	cbz	r3, 800d4a4 <_Balloc+0x50>
 800d482:	69e3      	ldr	r3, [r4, #28]
 800d484:	68db      	ldr	r3, [r3, #12]
 800d486:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d48a:	b9b8      	cbnz	r0, 800d4bc <_Balloc+0x68>
 800d48c:	2101      	movs	r1, #1
 800d48e:	fa01 f605 	lsl.w	r6, r1, r5
 800d492:	1d72      	adds	r2, r6, #5
 800d494:	0092      	lsls	r2, r2, #2
 800d496:	4620      	mov	r0, r4
 800d498:	f001 fae4 	bl	800ea64 <_calloc_r>
 800d49c:	b160      	cbz	r0, 800d4b8 <_Balloc+0x64>
 800d49e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d4a2:	e00e      	b.n	800d4c2 <_Balloc+0x6e>
 800d4a4:	2221      	movs	r2, #33	@ 0x21
 800d4a6:	2104      	movs	r1, #4
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f001 fadb 	bl	800ea64 <_calloc_r>
 800d4ae:	69e3      	ldr	r3, [r4, #28]
 800d4b0:	60f0      	str	r0, [r6, #12]
 800d4b2:	68db      	ldr	r3, [r3, #12]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d1e4      	bne.n	800d482 <_Balloc+0x2e>
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	bd70      	pop	{r4, r5, r6, pc}
 800d4bc:	6802      	ldr	r2, [r0, #0]
 800d4be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4c8:	e7f7      	b.n	800d4ba <_Balloc+0x66>
 800d4ca:	bf00      	nop
 800d4cc:	0800f2a2 	.word	0x0800f2a2
 800d4d0:	0800f382 	.word	0x0800f382

0800d4d4 <_Bfree>:
 800d4d4:	b570      	push	{r4, r5, r6, lr}
 800d4d6:	69c6      	ldr	r6, [r0, #28]
 800d4d8:	4605      	mov	r5, r0
 800d4da:	460c      	mov	r4, r1
 800d4dc:	b976      	cbnz	r6, 800d4fc <_Bfree+0x28>
 800d4de:	2010      	movs	r0, #16
 800d4e0:	f7fc fe62 	bl	800a1a8 <malloc>
 800d4e4:	4602      	mov	r2, r0
 800d4e6:	61e8      	str	r0, [r5, #28]
 800d4e8:	b920      	cbnz	r0, 800d4f4 <_Bfree+0x20>
 800d4ea:	4b09      	ldr	r3, [pc, #36]	@ (800d510 <_Bfree+0x3c>)
 800d4ec:	4809      	ldr	r0, [pc, #36]	@ (800d514 <_Bfree+0x40>)
 800d4ee:	218f      	movs	r1, #143	@ 0x8f
 800d4f0:	f001 fa9a 	bl	800ea28 <__assert_func>
 800d4f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4f8:	6006      	str	r6, [r0, #0]
 800d4fa:	60c6      	str	r6, [r0, #12]
 800d4fc:	b13c      	cbz	r4, 800d50e <_Bfree+0x3a>
 800d4fe:	69eb      	ldr	r3, [r5, #28]
 800d500:	6862      	ldr	r2, [r4, #4]
 800d502:	68db      	ldr	r3, [r3, #12]
 800d504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d508:	6021      	str	r1, [r4, #0]
 800d50a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d50e:	bd70      	pop	{r4, r5, r6, pc}
 800d510:	0800f2a2 	.word	0x0800f2a2
 800d514:	0800f382 	.word	0x0800f382

0800d518 <__multadd>:
 800d518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d51c:	690d      	ldr	r5, [r1, #16]
 800d51e:	4607      	mov	r7, r0
 800d520:	460c      	mov	r4, r1
 800d522:	461e      	mov	r6, r3
 800d524:	f101 0c14 	add.w	ip, r1, #20
 800d528:	2000      	movs	r0, #0
 800d52a:	f8dc 3000 	ldr.w	r3, [ip]
 800d52e:	b299      	uxth	r1, r3
 800d530:	fb02 6101 	mla	r1, r2, r1, r6
 800d534:	0c1e      	lsrs	r6, r3, #16
 800d536:	0c0b      	lsrs	r3, r1, #16
 800d538:	fb02 3306 	mla	r3, r2, r6, r3
 800d53c:	b289      	uxth	r1, r1
 800d53e:	3001      	adds	r0, #1
 800d540:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d544:	4285      	cmp	r5, r0
 800d546:	f84c 1b04 	str.w	r1, [ip], #4
 800d54a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d54e:	dcec      	bgt.n	800d52a <__multadd+0x12>
 800d550:	b30e      	cbz	r6, 800d596 <__multadd+0x7e>
 800d552:	68a3      	ldr	r3, [r4, #8]
 800d554:	42ab      	cmp	r3, r5
 800d556:	dc19      	bgt.n	800d58c <__multadd+0x74>
 800d558:	6861      	ldr	r1, [r4, #4]
 800d55a:	4638      	mov	r0, r7
 800d55c:	3101      	adds	r1, #1
 800d55e:	f7ff ff79 	bl	800d454 <_Balloc>
 800d562:	4680      	mov	r8, r0
 800d564:	b928      	cbnz	r0, 800d572 <__multadd+0x5a>
 800d566:	4602      	mov	r2, r0
 800d568:	4b0c      	ldr	r3, [pc, #48]	@ (800d59c <__multadd+0x84>)
 800d56a:	480d      	ldr	r0, [pc, #52]	@ (800d5a0 <__multadd+0x88>)
 800d56c:	21ba      	movs	r1, #186	@ 0xba
 800d56e:	f001 fa5b 	bl	800ea28 <__assert_func>
 800d572:	6922      	ldr	r2, [r4, #16]
 800d574:	3202      	adds	r2, #2
 800d576:	f104 010c 	add.w	r1, r4, #12
 800d57a:	0092      	lsls	r2, r2, #2
 800d57c:	300c      	adds	r0, #12
 800d57e:	f7fe fd5c 	bl	800c03a <memcpy>
 800d582:	4621      	mov	r1, r4
 800d584:	4638      	mov	r0, r7
 800d586:	f7ff ffa5 	bl	800d4d4 <_Bfree>
 800d58a:	4644      	mov	r4, r8
 800d58c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d590:	3501      	adds	r5, #1
 800d592:	615e      	str	r6, [r3, #20]
 800d594:	6125      	str	r5, [r4, #16]
 800d596:	4620      	mov	r0, r4
 800d598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d59c:	0800f311 	.word	0x0800f311
 800d5a0:	0800f382 	.word	0x0800f382

0800d5a4 <__s2b>:
 800d5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5a8:	460c      	mov	r4, r1
 800d5aa:	4615      	mov	r5, r2
 800d5ac:	461f      	mov	r7, r3
 800d5ae:	2209      	movs	r2, #9
 800d5b0:	3308      	adds	r3, #8
 800d5b2:	4606      	mov	r6, r0
 800d5b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d5b8:	2100      	movs	r1, #0
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	db09      	blt.n	800d5d4 <__s2b+0x30>
 800d5c0:	4630      	mov	r0, r6
 800d5c2:	f7ff ff47 	bl	800d454 <_Balloc>
 800d5c6:	b940      	cbnz	r0, 800d5da <__s2b+0x36>
 800d5c8:	4602      	mov	r2, r0
 800d5ca:	4b19      	ldr	r3, [pc, #100]	@ (800d630 <__s2b+0x8c>)
 800d5cc:	4819      	ldr	r0, [pc, #100]	@ (800d634 <__s2b+0x90>)
 800d5ce:	21d3      	movs	r1, #211	@ 0xd3
 800d5d0:	f001 fa2a 	bl	800ea28 <__assert_func>
 800d5d4:	0052      	lsls	r2, r2, #1
 800d5d6:	3101      	adds	r1, #1
 800d5d8:	e7f0      	b.n	800d5bc <__s2b+0x18>
 800d5da:	9b08      	ldr	r3, [sp, #32]
 800d5dc:	6143      	str	r3, [r0, #20]
 800d5de:	2d09      	cmp	r5, #9
 800d5e0:	f04f 0301 	mov.w	r3, #1
 800d5e4:	6103      	str	r3, [r0, #16]
 800d5e6:	dd16      	ble.n	800d616 <__s2b+0x72>
 800d5e8:	f104 0909 	add.w	r9, r4, #9
 800d5ec:	46c8      	mov	r8, r9
 800d5ee:	442c      	add	r4, r5
 800d5f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d5f4:	4601      	mov	r1, r0
 800d5f6:	3b30      	subs	r3, #48	@ 0x30
 800d5f8:	220a      	movs	r2, #10
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	f7ff ff8c 	bl	800d518 <__multadd>
 800d600:	45a0      	cmp	r8, r4
 800d602:	d1f5      	bne.n	800d5f0 <__s2b+0x4c>
 800d604:	f1a5 0408 	sub.w	r4, r5, #8
 800d608:	444c      	add	r4, r9
 800d60a:	1b2d      	subs	r5, r5, r4
 800d60c:	1963      	adds	r3, r4, r5
 800d60e:	42bb      	cmp	r3, r7
 800d610:	db04      	blt.n	800d61c <__s2b+0x78>
 800d612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d616:	340a      	adds	r4, #10
 800d618:	2509      	movs	r5, #9
 800d61a:	e7f6      	b.n	800d60a <__s2b+0x66>
 800d61c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d620:	4601      	mov	r1, r0
 800d622:	3b30      	subs	r3, #48	@ 0x30
 800d624:	220a      	movs	r2, #10
 800d626:	4630      	mov	r0, r6
 800d628:	f7ff ff76 	bl	800d518 <__multadd>
 800d62c:	e7ee      	b.n	800d60c <__s2b+0x68>
 800d62e:	bf00      	nop
 800d630:	0800f311 	.word	0x0800f311
 800d634:	0800f382 	.word	0x0800f382

0800d638 <__hi0bits>:
 800d638:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d63c:	4603      	mov	r3, r0
 800d63e:	bf36      	itet	cc
 800d640:	0403      	lslcc	r3, r0, #16
 800d642:	2000      	movcs	r0, #0
 800d644:	2010      	movcc	r0, #16
 800d646:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d64a:	bf3c      	itt	cc
 800d64c:	021b      	lslcc	r3, r3, #8
 800d64e:	3008      	addcc	r0, #8
 800d650:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d654:	bf3c      	itt	cc
 800d656:	011b      	lslcc	r3, r3, #4
 800d658:	3004      	addcc	r0, #4
 800d65a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d65e:	bf3c      	itt	cc
 800d660:	009b      	lslcc	r3, r3, #2
 800d662:	3002      	addcc	r0, #2
 800d664:	2b00      	cmp	r3, #0
 800d666:	db05      	blt.n	800d674 <__hi0bits+0x3c>
 800d668:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d66c:	f100 0001 	add.w	r0, r0, #1
 800d670:	bf08      	it	eq
 800d672:	2020      	moveq	r0, #32
 800d674:	4770      	bx	lr

0800d676 <__lo0bits>:
 800d676:	6803      	ldr	r3, [r0, #0]
 800d678:	4602      	mov	r2, r0
 800d67a:	f013 0007 	ands.w	r0, r3, #7
 800d67e:	d00b      	beq.n	800d698 <__lo0bits+0x22>
 800d680:	07d9      	lsls	r1, r3, #31
 800d682:	d421      	bmi.n	800d6c8 <__lo0bits+0x52>
 800d684:	0798      	lsls	r0, r3, #30
 800d686:	bf49      	itett	mi
 800d688:	085b      	lsrmi	r3, r3, #1
 800d68a:	089b      	lsrpl	r3, r3, #2
 800d68c:	2001      	movmi	r0, #1
 800d68e:	6013      	strmi	r3, [r2, #0]
 800d690:	bf5c      	itt	pl
 800d692:	6013      	strpl	r3, [r2, #0]
 800d694:	2002      	movpl	r0, #2
 800d696:	4770      	bx	lr
 800d698:	b299      	uxth	r1, r3
 800d69a:	b909      	cbnz	r1, 800d6a0 <__lo0bits+0x2a>
 800d69c:	0c1b      	lsrs	r3, r3, #16
 800d69e:	2010      	movs	r0, #16
 800d6a0:	b2d9      	uxtb	r1, r3
 800d6a2:	b909      	cbnz	r1, 800d6a8 <__lo0bits+0x32>
 800d6a4:	3008      	adds	r0, #8
 800d6a6:	0a1b      	lsrs	r3, r3, #8
 800d6a8:	0719      	lsls	r1, r3, #28
 800d6aa:	bf04      	itt	eq
 800d6ac:	091b      	lsreq	r3, r3, #4
 800d6ae:	3004      	addeq	r0, #4
 800d6b0:	0799      	lsls	r1, r3, #30
 800d6b2:	bf04      	itt	eq
 800d6b4:	089b      	lsreq	r3, r3, #2
 800d6b6:	3002      	addeq	r0, #2
 800d6b8:	07d9      	lsls	r1, r3, #31
 800d6ba:	d403      	bmi.n	800d6c4 <__lo0bits+0x4e>
 800d6bc:	085b      	lsrs	r3, r3, #1
 800d6be:	f100 0001 	add.w	r0, r0, #1
 800d6c2:	d003      	beq.n	800d6cc <__lo0bits+0x56>
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	4770      	bx	lr
 800d6c8:	2000      	movs	r0, #0
 800d6ca:	4770      	bx	lr
 800d6cc:	2020      	movs	r0, #32
 800d6ce:	4770      	bx	lr

0800d6d0 <__i2b>:
 800d6d0:	b510      	push	{r4, lr}
 800d6d2:	460c      	mov	r4, r1
 800d6d4:	2101      	movs	r1, #1
 800d6d6:	f7ff febd 	bl	800d454 <_Balloc>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	b928      	cbnz	r0, 800d6ea <__i2b+0x1a>
 800d6de:	4b05      	ldr	r3, [pc, #20]	@ (800d6f4 <__i2b+0x24>)
 800d6e0:	4805      	ldr	r0, [pc, #20]	@ (800d6f8 <__i2b+0x28>)
 800d6e2:	f240 1145 	movw	r1, #325	@ 0x145
 800d6e6:	f001 f99f 	bl	800ea28 <__assert_func>
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	6144      	str	r4, [r0, #20]
 800d6ee:	6103      	str	r3, [r0, #16]
 800d6f0:	bd10      	pop	{r4, pc}
 800d6f2:	bf00      	nop
 800d6f4:	0800f311 	.word	0x0800f311
 800d6f8:	0800f382 	.word	0x0800f382

0800d6fc <__multiply>:
 800d6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d700:	4617      	mov	r7, r2
 800d702:	690a      	ldr	r2, [r1, #16]
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	429a      	cmp	r2, r3
 800d708:	bfa8      	it	ge
 800d70a:	463b      	movge	r3, r7
 800d70c:	4689      	mov	r9, r1
 800d70e:	bfa4      	itt	ge
 800d710:	460f      	movge	r7, r1
 800d712:	4699      	movge	r9, r3
 800d714:	693d      	ldr	r5, [r7, #16]
 800d716:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	6879      	ldr	r1, [r7, #4]
 800d71e:	eb05 060a 	add.w	r6, r5, sl
 800d722:	42b3      	cmp	r3, r6
 800d724:	b085      	sub	sp, #20
 800d726:	bfb8      	it	lt
 800d728:	3101      	addlt	r1, #1
 800d72a:	f7ff fe93 	bl	800d454 <_Balloc>
 800d72e:	b930      	cbnz	r0, 800d73e <__multiply+0x42>
 800d730:	4602      	mov	r2, r0
 800d732:	4b41      	ldr	r3, [pc, #260]	@ (800d838 <__multiply+0x13c>)
 800d734:	4841      	ldr	r0, [pc, #260]	@ (800d83c <__multiply+0x140>)
 800d736:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d73a:	f001 f975 	bl	800ea28 <__assert_func>
 800d73e:	f100 0414 	add.w	r4, r0, #20
 800d742:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d746:	4623      	mov	r3, r4
 800d748:	2200      	movs	r2, #0
 800d74a:	4573      	cmp	r3, lr
 800d74c:	d320      	bcc.n	800d790 <__multiply+0x94>
 800d74e:	f107 0814 	add.w	r8, r7, #20
 800d752:	f109 0114 	add.w	r1, r9, #20
 800d756:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d75a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d75e:	9302      	str	r3, [sp, #8]
 800d760:	1beb      	subs	r3, r5, r7
 800d762:	3b15      	subs	r3, #21
 800d764:	f023 0303 	bic.w	r3, r3, #3
 800d768:	3304      	adds	r3, #4
 800d76a:	3715      	adds	r7, #21
 800d76c:	42bd      	cmp	r5, r7
 800d76e:	bf38      	it	cc
 800d770:	2304      	movcc	r3, #4
 800d772:	9301      	str	r3, [sp, #4]
 800d774:	9b02      	ldr	r3, [sp, #8]
 800d776:	9103      	str	r1, [sp, #12]
 800d778:	428b      	cmp	r3, r1
 800d77a:	d80c      	bhi.n	800d796 <__multiply+0x9a>
 800d77c:	2e00      	cmp	r6, #0
 800d77e:	dd03      	ble.n	800d788 <__multiply+0x8c>
 800d780:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d784:	2b00      	cmp	r3, #0
 800d786:	d055      	beq.n	800d834 <__multiply+0x138>
 800d788:	6106      	str	r6, [r0, #16]
 800d78a:	b005      	add	sp, #20
 800d78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d790:	f843 2b04 	str.w	r2, [r3], #4
 800d794:	e7d9      	b.n	800d74a <__multiply+0x4e>
 800d796:	f8b1 a000 	ldrh.w	sl, [r1]
 800d79a:	f1ba 0f00 	cmp.w	sl, #0
 800d79e:	d01f      	beq.n	800d7e0 <__multiply+0xe4>
 800d7a0:	46c4      	mov	ip, r8
 800d7a2:	46a1      	mov	r9, r4
 800d7a4:	2700      	movs	r7, #0
 800d7a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d7aa:	f8d9 3000 	ldr.w	r3, [r9]
 800d7ae:	fa1f fb82 	uxth.w	fp, r2
 800d7b2:	b29b      	uxth	r3, r3
 800d7b4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d7b8:	443b      	add	r3, r7
 800d7ba:	f8d9 7000 	ldr.w	r7, [r9]
 800d7be:	0c12      	lsrs	r2, r2, #16
 800d7c0:	0c3f      	lsrs	r7, r7, #16
 800d7c2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d7c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d7ca:	b29b      	uxth	r3, r3
 800d7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7d0:	4565      	cmp	r5, ip
 800d7d2:	f849 3b04 	str.w	r3, [r9], #4
 800d7d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d7da:	d8e4      	bhi.n	800d7a6 <__multiply+0xaa>
 800d7dc:	9b01      	ldr	r3, [sp, #4]
 800d7de:	50e7      	str	r7, [r4, r3]
 800d7e0:	9b03      	ldr	r3, [sp, #12]
 800d7e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d7e6:	3104      	adds	r1, #4
 800d7e8:	f1b9 0f00 	cmp.w	r9, #0
 800d7ec:	d020      	beq.n	800d830 <__multiply+0x134>
 800d7ee:	6823      	ldr	r3, [r4, #0]
 800d7f0:	4647      	mov	r7, r8
 800d7f2:	46a4      	mov	ip, r4
 800d7f4:	f04f 0a00 	mov.w	sl, #0
 800d7f8:	f8b7 b000 	ldrh.w	fp, [r7]
 800d7fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d800:	fb09 220b 	mla	r2, r9, fp, r2
 800d804:	4452      	add	r2, sl
 800d806:	b29b      	uxth	r3, r3
 800d808:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d80c:	f84c 3b04 	str.w	r3, [ip], #4
 800d810:	f857 3b04 	ldr.w	r3, [r7], #4
 800d814:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d818:	f8bc 3000 	ldrh.w	r3, [ip]
 800d81c:	fb09 330a 	mla	r3, r9, sl, r3
 800d820:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d824:	42bd      	cmp	r5, r7
 800d826:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d82a:	d8e5      	bhi.n	800d7f8 <__multiply+0xfc>
 800d82c:	9a01      	ldr	r2, [sp, #4]
 800d82e:	50a3      	str	r3, [r4, r2]
 800d830:	3404      	adds	r4, #4
 800d832:	e79f      	b.n	800d774 <__multiply+0x78>
 800d834:	3e01      	subs	r6, #1
 800d836:	e7a1      	b.n	800d77c <__multiply+0x80>
 800d838:	0800f311 	.word	0x0800f311
 800d83c:	0800f382 	.word	0x0800f382

0800d840 <__pow5mult>:
 800d840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d844:	4615      	mov	r5, r2
 800d846:	f012 0203 	ands.w	r2, r2, #3
 800d84a:	4607      	mov	r7, r0
 800d84c:	460e      	mov	r6, r1
 800d84e:	d007      	beq.n	800d860 <__pow5mult+0x20>
 800d850:	4c25      	ldr	r4, [pc, #148]	@ (800d8e8 <__pow5mult+0xa8>)
 800d852:	3a01      	subs	r2, #1
 800d854:	2300      	movs	r3, #0
 800d856:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d85a:	f7ff fe5d 	bl	800d518 <__multadd>
 800d85e:	4606      	mov	r6, r0
 800d860:	10ad      	asrs	r5, r5, #2
 800d862:	d03d      	beq.n	800d8e0 <__pow5mult+0xa0>
 800d864:	69fc      	ldr	r4, [r7, #28]
 800d866:	b97c      	cbnz	r4, 800d888 <__pow5mult+0x48>
 800d868:	2010      	movs	r0, #16
 800d86a:	f7fc fc9d 	bl	800a1a8 <malloc>
 800d86e:	4602      	mov	r2, r0
 800d870:	61f8      	str	r0, [r7, #28]
 800d872:	b928      	cbnz	r0, 800d880 <__pow5mult+0x40>
 800d874:	4b1d      	ldr	r3, [pc, #116]	@ (800d8ec <__pow5mult+0xac>)
 800d876:	481e      	ldr	r0, [pc, #120]	@ (800d8f0 <__pow5mult+0xb0>)
 800d878:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d87c:	f001 f8d4 	bl	800ea28 <__assert_func>
 800d880:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d884:	6004      	str	r4, [r0, #0]
 800d886:	60c4      	str	r4, [r0, #12]
 800d888:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d88c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d890:	b94c      	cbnz	r4, 800d8a6 <__pow5mult+0x66>
 800d892:	f240 2171 	movw	r1, #625	@ 0x271
 800d896:	4638      	mov	r0, r7
 800d898:	f7ff ff1a 	bl	800d6d0 <__i2b>
 800d89c:	2300      	movs	r3, #0
 800d89e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d8a2:	4604      	mov	r4, r0
 800d8a4:	6003      	str	r3, [r0, #0]
 800d8a6:	f04f 0900 	mov.w	r9, #0
 800d8aa:	07eb      	lsls	r3, r5, #31
 800d8ac:	d50a      	bpl.n	800d8c4 <__pow5mult+0x84>
 800d8ae:	4631      	mov	r1, r6
 800d8b0:	4622      	mov	r2, r4
 800d8b2:	4638      	mov	r0, r7
 800d8b4:	f7ff ff22 	bl	800d6fc <__multiply>
 800d8b8:	4631      	mov	r1, r6
 800d8ba:	4680      	mov	r8, r0
 800d8bc:	4638      	mov	r0, r7
 800d8be:	f7ff fe09 	bl	800d4d4 <_Bfree>
 800d8c2:	4646      	mov	r6, r8
 800d8c4:	106d      	asrs	r5, r5, #1
 800d8c6:	d00b      	beq.n	800d8e0 <__pow5mult+0xa0>
 800d8c8:	6820      	ldr	r0, [r4, #0]
 800d8ca:	b938      	cbnz	r0, 800d8dc <__pow5mult+0x9c>
 800d8cc:	4622      	mov	r2, r4
 800d8ce:	4621      	mov	r1, r4
 800d8d0:	4638      	mov	r0, r7
 800d8d2:	f7ff ff13 	bl	800d6fc <__multiply>
 800d8d6:	6020      	str	r0, [r4, #0]
 800d8d8:	f8c0 9000 	str.w	r9, [r0]
 800d8dc:	4604      	mov	r4, r0
 800d8de:	e7e4      	b.n	800d8aa <__pow5mult+0x6a>
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8e6:	bf00      	nop
 800d8e8:	0800f59c 	.word	0x0800f59c
 800d8ec:	0800f2a2 	.word	0x0800f2a2
 800d8f0:	0800f382 	.word	0x0800f382

0800d8f4 <__lshift>:
 800d8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8f8:	460c      	mov	r4, r1
 800d8fa:	6849      	ldr	r1, [r1, #4]
 800d8fc:	6923      	ldr	r3, [r4, #16]
 800d8fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d902:	68a3      	ldr	r3, [r4, #8]
 800d904:	4607      	mov	r7, r0
 800d906:	4691      	mov	r9, r2
 800d908:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d90c:	f108 0601 	add.w	r6, r8, #1
 800d910:	42b3      	cmp	r3, r6
 800d912:	db0b      	blt.n	800d92c <__lshift+0x38>
 800d914:	4638      	mov	r0, r7
 800d916:	f7ff fd9d 	bl	800d454 <_Balloc>
 800d91a:	4605      	mov	r5, r0
 800d91c:	b948      	cbnz	r0, 800d932 <__lshift+0x3e>
 800d91e:	4602      	mov	r2, r0
 800d920:	4b28      	ldr	r3, [pc, #160]	@ (800d9c4 <__lshift+0xd0>)
 800d922:	4829      	ldr	r0, [pc, #164]	@ (800d9c8 <__lshift+0xd4>)
 800d924:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d928:	f001 f87e 	bl	800ea28 <__assert_func>
 800d92c:	3101      	adds	r1, #1
 800d92e:	005b      	lsls	r3, r3, #1
 800d930:	e7ee      	b.n	800d910 <__lshift+0x1c>
 800d932:	2300      	movs	r3, #0
 800d934:	f100 0114 	add.w	r1, r0, #20
 800d938:	f100 0210 	add.w	r2, r0, #16
 800d93c:	4618      	mov	r0, r3
 800d93e:	4553      	cmp	r3, sl
 800d940:	db33      	blt.n	800d9aa <__lshift+0xb6>
 800d942:	6920      	ldr	r0, [r4, #16]
 800d944:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d948:	f104 0314 	add.w	r3, r4, #20
 800d94c:	f019 091f 	ands.w	r9, r9, #31
 800d950:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d954:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d958:	d02b      	beq.n	800d9b2 <__lshift+0xbe>
 800d95a:	f1c9 0e20 	rsb	lr, r9, #32
 800d95e:	468a      	mov	sl, r1
 800d960:	2200      	movs	r2, #0
 800d962:	6818      	ldr	r0, [r3, #0]
 800d964:	fa00 f009 	lsl.w	r0, r0, r9
 800d968:	4310      	orrs	r0, r2
 800d96a:	f84a 0b04 	str.w	r0, [sl], #4
 800d96e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d972:	459c      	cmp	ip, r3
 800d974:	fa22 f20e 	lsr.w	r2, r2, lr
 800d978:	d8f3      	bhi.n	800d962 <__lshift+0x6e>
 800d97a:	ebac 0304 	sub.w	r3, ip, r4
 800d97e:	3b15      	subs	r3, #21
 800d980:	f023 0303 	bic.w	r3, r3, #3
 800d984:	3304      	adds	r3, #4
 800d986:	f104 0015 	add.w	r0, r4, #21
 800d98a:	4560      	cmp	r0, ip
 800d98c:	bf88      	it	hi
 800d98e:	2304      	movhi	r3, #4
 800d990:	50ca      	str	r2, [r1, r3]
 800d992:	b10a      	cbz	r2, 800d998 <__lshift+0xa4>
 800d994:	f108 0602 	add.w	r6, r8, #2
 800d998:	3e01      	subs	r6, #1
 800d99a:	4638      	mov	r0, r7
 800d99c:	612e      	str	r6, [r5, #16]
 800d99e:	4621      	mov	r1, r4
 800d9a0:	f7ff fd98 	bl	800d4d4 <_Bfree>
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800d9ae:	3301      	adds	r3, #1
 800d9b0:	e7c5      	b.n	800d93e <__lshift+0x4a>
 800d9b2:	3904      	subs	r1, #4
 800d9b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d9bc:	459c      	cmp	ip, r3
 800d9be:	d8f9      	bhi.n	800d9b4 <__lshift+0xc0>
 800d9c0:	e7ea      	b.n	800d998 <__lshift+0xa4>
 800d9c2:	bf00      	nop
 800d9c4:	0800f311 	.word	0x0800f311
 800d9c8:	0800f382 	.word	0x0800f382

0800d9cc <__mcmp>:
 800d9cc:	690a      	ldr	r2, [r1, #16]
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	6900      	ldr	r0, [r0, #16]
 800d9d2:	1a80      	subs	r0, r0, r2
 800d9d4:	b530      	push	{r4, r5, lr}
 800d9d6:	d10e      	bne.n	800d9f6 <__mcmp+0x2a>
 800d9d8:	3314      	adds	r3, #20
 800d9da:	3114      	adds	r1, #20
 800d9dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d9e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d9e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d9e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d9ec:	4295      	cmp	r5, r2
 800d9ee:	d003      	beq.n	800d9f8 <__mcmp+0x2c>
 800d9f0:	d205      	bcs.n	800d9fe <__mcmp+0x32>
 800d9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f6:	bd30      	pop	{r4, r5, pc}
 800d9f8:	42a3      	cmp	r3, r4
 800d9fa:	d3f3      	bcc.n	800d9e4 <__mcmp+0x18>
 800d9fc:	e7fb      	b.n	800d9f6 <__mcmp+0x2a>
 800d9fe:	2001      	movs	r0, #1
 800da00:	e7f9      	b.n	800d9f6 <__mcmp+0x2a>
	...

0800da04 <__mdiff>:
 800da04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da08:	4689      	mov	r9, r1
 800da0a:	4606      	mov	r6, r0
 800da0c:	4611      	mov	r1, r2
 800da0e:	4648      	mov	r0, r9
 800da10:	4614      	mov	r4, r2
 800da12:	f7ff ffdb 	bl	800d9cc <__mcmp>
 800da16:	1e05      	subs	r5, r0, #0
 800da18:	d112      	bne.n	800da40 <__mdiff+0x3c>
 800da1a:	4629      	mov	r1, r5
 800da1c:	4630      	mov	r0, r6
 800da1e:	f7ff fd19 	bl	800d454 <_Balloc>
 800da22:	4602      	mov	r2, r0
 800da24:	b928      	cbnz	r0, 800da32 <__mdiff+0x2e>
 800da26:	4b3f      	ldr	r3, [pc, #252]	@ (800db24 <__mdiff+0x120>)
 800da28:	f240 2137 	movw	r1, #567	@ 0x237
 800da2c:	483e      	ldr	r0, [pc, #248]	@ (800db28 <__mdiff+0x124>)
 800da2e:	f000 fffb 	bl	800ea28 <__assert_func>
 800da32:	2301      	movs	r3, #1
 800da34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800da38:	4610      	mov	r0, r2
 800da3a:	b003      	add	sp, #12
 800da3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da40:	bfbc      	itt	lt
 800da42:	464b      	movlt	r3, r9
 800da44:	46a1      	movlt	r9, r4
 800da46:	4630      	mov	r0, r6
 800da48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800da4c:	bfba      	itte	lt
 800da4e:	461c      	movlt	r4, r3
 800da50:	2501      	movlt	r5, #1
 800da52:	2500      	movge	r5, #0
 800da54:	f7ff fcfe 	bl	800d454 <_Balloc>
 800da58:	4602      	mov	r2, r0
 800da5a:	b918      	cbnz	r0, 800da64 <__mdiff+0x60>
 800da5c:	4b31      	ldr	r3, [pc, #196]	@ (800db24 <__mdiff+0x120>)
 800da5e:	f240 2145 	movw	r1, #581	@ 0x245
 800da62:	e7e3      	b.n	800da2c <__mdiff+0x28>
 800da64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800da68:	6926      	ldr	r6, [r4, #16]
 800da6a:	60c5      	str	r5, [r0, #12]
 800da6c:	f109 0310 	add.w	r3, r9, #16
 800da70:	f109 0514 	add.w	r5, r9, #20
 800da74:	f104 0e14 	add.w	lr, r4, #20
 800da78:	f100 0b14 	add.w	fp, r0, #20
 800da7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800da80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800da84:	9301      	str	r3, [sp, #4]
 800da86:	46d9      	mov	r9, fp
 800da88:	f04f 0c00 	mov.w	ip, #0
 800da8c:	9b01      	ldr	r3, [sp, #4]
 800da8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800da92:	f853 af04 	ldr.w	sl, [r3, #4]!
 800da96:	9301      	str	r3, [sp, #4]
 800da98:	fa1f f38a 	uxth.w	r3, sl
 800da9c:	4619      	mov	r1, r3
 800da9e:	b283      	uxth	r3, r0
 800daa0:	1acb      	subs	r3, r1, r3
 800daa2:	0c00      	lsrs	r0, r0, #16
 800daa4:	4463      	add	r3, ip
 800daa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800daaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800daae:	b29b      	uxth	r3, r3
 800dab0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dab4:	4576      	cmp	r6, lr
 800dab6:	f849 3b04 	str.w	r3, [r9], #4
 800daba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dabe:	d8e5      	bhi.n	800da8c <__mdiff+0x88>
 800dac0:	1b33      	subs	r3, r6, r4
 800dac2:	3b15      	subs	r3, #21
 800dac4:	f023 0303 	bic.w	r3, r3, #3
 800dac8:	3415      	adds	r4, #21
 800daca:	3304      	adds	r3, #4
 800dacc:	42a6      	cmp	r6, r4
 800dace:	bf38      	it	cc
 800dad0:	2304      	movcc	r3, #4
 800dad2:	441d      	add	r5, r3
 800dad4:	445b      	add	r3, fp
 800dad6:	461e      	mov	r6, r3
 800dad8:	462c      	mov	r4, r5
 800dada:	4544      	cmp	r4, r8
 800dadc:	d30e      	bcc.n	800dafc <__mdiff+0xf8>
 800dade:	f108 0103 	add.w	r1, r8, #3
 800dae2:	1b49      	subs	r1, r1, r5
 800dae4:	f021 0103 	bic.w	r1, r1, #3
 800dae8:	3d03      	subs	r5, #3
 800daea:	45a8      	cmp	r8, r5
 800daec:	bf38      	it	cc
 800daee:	2100      	movcc	r1, #0
 800daf0:	440b      	add	r3, r1
 800daf2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800daf6:	b191      	cbz	r1, 800db1e <__mdiff+0x11a>
 800daf8:	6117      	str	r7, [r2, #16]
 800dafa:	e79d      	b.n	800da38 <__mdiff+0x34>
 800dafc:	f854 1b04 	ldr.w	r1, [r4], #4
 800db00:	46e6      	mov	lr, ip
 800db02:	0c08      	lsrs	r0, r1, #16
 800db04:	fa1c fc81 	uxtah	ip, ip, r1
 800db08:	4471      	add	r1, lr
 800db0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db0e:	b289      	uxth	r1, r1
 800db10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db14:	f846 1b04 	str.w	r1, [r6], #4
 800db18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db1c:	e7dd      	b.n	800dada <__mdiff+0xd6>
 800db1e:	3f01      	subs	r7, #1
 800db20:	e7e7      	b.n	800daf2 <__mdiff+0xee>
 800db22:	bf00      	nop
 800db24:	0800f311 	.word	0x0800f311
 800db28:	0800f382 	.word	0x0800f382

0800db2c <__ulp>:
 800db2c:	b082      	sub	sp, #8
 800db2e:	ed8d 0b00 	vstr	d0, [sp]
 800db32:	9a01      	ldr	r2, [sp, #4]
 800db34:	4b0f      	ldr	r3, [pc, #60]	@ (800db74 <__ulp+0x48>)
 800db36:	4013      	ands	r3, r2
 800db38:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	dc08      	bgt.n	800db52 <__ulp+0x26>
 800db40:	425b      	negs	r3, r3
 800db42:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800db46:	ea4f 5223 	mov.w	r2, r3, asr #20
 800db4a:	da04      	bge.n	800db56 <__ulp+0x2a>
 800db4c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800db50:	4113      	asrs	r3, r2
 800db52:	2200      	movs	r2, #0
 800db54:	e008      	b.n	800db68 <__ulp+0x3c>
 800db56:	f1a2 0314 	sub.w	r3, r2, #20
 800db5a:	2b1e      	cmp	r3, #30
 800db5c:	bfda      	itte	le
 800db5e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800db62:	40da      	lsrle	r2, r3
 800db64:	2201      	movgt	r2, #1
 800db66:	2300      	movs	r3, #0
 800db68:	4619      	mov	r1, r3
 800db6a:	4610      	mov	r0, r2
 800db6c:	ec41 0b10 	vmov	d0, r0, r1
 800db70:	b002      	add	sp, #8
 800db72:	4770      	bx	lr
 800db74:	7ff00000 	.word	0x7ff00000

0800db78 <__b2d>:
 800db78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db7c:	6906      	ldr	r6, [r0, #16]
 800db7e:	f100 0814 	add.w	r8, r0, #20
 800db82:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800db86:	1f37      	subs	r7, r6, #4
 800db88:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800db8c:	4610      	mov	r0, r2
 800db8e:	f7ff fd53 	bl	800d638 <__hi0bits>
 800db92:	f1c0 0320 	rsb	r3, r0, #32
 800db96:	280a      	cmp	r0, #10
 800db98:	600b      	str	r3, [r1, #0]
 800db9a:	491b      	ldr	r1, [pc, #108]	@ (800dc08 <__b2d+0x90>)
 800db9c:	dc15      	bgt.n	800dbca <__b2d+0x52>
 800db9e:	f1c0 0c0b 	rsb	ip, r0, #11
 800dba2:	fa22 f30c 	lsr.w	r3, r2, ip
 800dba6:	45b8      	cmp	r8, r7
 800dba8:	ea43 0501 	orr.w	r5, r3, r1
 800dbac:	bf34      	ite	cc
 800dbae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dbb2:	2300      	movcs	r3, #0
 800dbb4:	3015      	adds	r0, #21
 800dbb6:	fa02 f000 	lsl.w	r0, r2, r0
 800dbba:	fa23 f30c 	lsr.w	r3, r3, ip
 800dbbe:	4303      	orrs	r3, r0
 800dbc0:	461c      	mov	r4, r3
 800dbc2:	ec45 4b10 	vmov	d0, r4, r5
 800dbc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbca:	45b8      	cmp	r8, r7
 800dbcc:	bf3a      	itte	cc
 800dbce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dbd2:	f1a6 0708 	subcc.w	r7, r6, #8
 800dbd6:	2300      	movcs	r3, #0
 800dbd8:	380b      	subs	r0, #11
 800dbda:	d012      	beq.n	800dc02 <__b2d+0x8a>
 800dbdc:	f1c0 0120 	rsb	r1, r0, #32
 800dbe0:	fa23 f401 	lsr.w	r4, r3, r1
 800dbe4:	4082      	lsls	r2, r0
 800dbe6:	4322      	orrs	r2, r4
 800dbe8:	4547      	cmp	r7, r8
 800dbea:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dbee:	bf8c      	ite	hi
 800dbf0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dbf4:	2200      	movls	r2, #0
 800dbf6:	4083      	lsls	r3, r0
 800dbf8:	40ca      	lsrs	r2, r1
 800dbfa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dbfe:	4313      	orrs	r3, r2
 800dc00:	e7de      	b.n	800dbc0 <__b2d+0x48>
 800dc02:	ea42 0501 	orr.w	r5, r2, r1
 800dc06:	e7db      	b.n	800dbc0 <__b2d+0x48>
 800dc08:	3ff00000 	.word	0x3ff00000

0800dc0c <__d2b>:
 800dc0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dc10:	460f      	mov	r7, r1
 800dc12:	2101      	movs	r1, #1
 800dc14:	ec59 8b10 	vmov	r8, r9, d0
 800dc18:	4616      	mov	r6, r2
 800dc1a:	f7ff fc1b 	bl	800d454 <_Balloc>
 800dc1e:	4604      	mov	r4, r0
 800dc20:	b930      	cbnz	r0, 800dc30 <__d2b+0x24>
 800dc22:	4602      	mov	r2, r0
 800dc24:	4b23      	ldr	r3, [pc, #140]	@ (800dcb4 <__d2b+0xa8>)
 800dc26:	4824      	ldr	r0, [pc, #144]	@ (800dcb8 <__d2b+0xac>)
 800dc28:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc2c:	f000 fefc 	bl	800ea28 <__assert_func>
 800dc30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc38:	b10d      	cbz	r5, 800dc3e <__d2b+0x32>
 800dc3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc3e:	9301      	str	r3, [sp, #4]
 800dc40:	f1b8 0300 	subs.w	r3, r8, #0
 800dc44:	d023      	beq.n	800dc8e <__d2b+0x82>
 800dc46:	4668      	mov	r0, sp
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	f7ff fd14 	bl	800d676 <__lo0bits>
 800dc4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc52:	b1d0      	cbz	r0, 800dc8a <__d2b+0x7e>
 800dc54:	f1c0 0320 	rsb	r3, r0, #32
 800dc58:	fa02 f303 	lsl.w	r3, r2, r3
 800dc5c:	430b      	orrs	r3, r1
 800dc5e:	40c2      	lsrs	r2, r0
 800dc60:	6163      	str	r3, [r4, #20]
 800dc62:	9201      	str	r2, [sp, #4]
 800dc64:	9b01      	ldr	r3, [sp, #4]
 800dc66:	61a3      	str	r3, [r4, #24]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	bf0c      	ite	eq
 800dc6c:	2201      	moveq	r2, #1
 800dc6e:	2202      	movne	r2, #2
 800dc70:	6122      	str	r2, [r4, #16]
 800dc72:	b1a5      	cbz	r5, 800dc9e <__d2b+0x92>
 800dc74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dc78:	4405      	add	r5, r0
 800dc7a:	603d      	str	r5, [r7, #0]
 800dc7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dc80:	6030      	str	r0, [r6, #0]
 800dc82:	4620      	mov	r0, r4
 800dc84:	b003      	add	sp, #12
 800dc86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc8a:	6161      	str	r1, [r4, #20]
 800dc8c:	e7ea      	b.n	800dc64 <__d2b+0x58>
 800dc8e:	a801      	add	r0, sp, #4
 800dc90:	f7ff fcf1 	bl	800d676 <__lo0bits>
 800dc94:	9b01      	ldr	r3, [sp, #4]
 800dc96:	6163      	str	r3, [r4, #20]
 800dc98:	3020      	adds	r0, #32
 800dc9a:	2201      	movs	r2, #1
 800dc9c:	e7e8      	b.n	800dc70 <__d2b+0x64>
 800dc9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dca2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dca6:	6038      	str	r0, [r7, #0]
 800dca8:	6918      	ldr	r0, [r3, #16]
 800dcaa:	f7ff fcc5 	bl	800d638 <__hi0bits>
 800dcae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dcb2:	e7e5      	b.n	800dc80 <__d2b+0x74>
 800dcb4:	0800f311 	.word	0x0800f311
 800dcb8:	0800f382 	.word	0x0800f382

0800dcbc <__ratio>:
 800dcbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcc0:	b085      	sub	sp, #20
 800dcc2:	e9cd 1000 	strd	r1, r0, [sp]
 800dcc6:	a902      	add	r1, sp, #8
 800dcc8:	f7ff ff56 	bl	800db78 <__b2d>
 800dccc:	9800      	ldr	r0, [sp, #0]
 800dcce:	a903      	add	r1, sp, #12
 800dcd0:	ec55 4b10 	vmov	r4, r5, d0
 800dcd4:	f7ff ff50 	bl	800db78 <__b2d>
 800dcd8:	9b01      	ldr	r3, [sp, #4]
 800dcda:	6919      	ldr	r1, [r3, #16]
 800dcdc:	9b00      	ldr	r3, [sp, #0]
 800dcde:	691b      	ldr	r3, [r3, #16]
 800dce0:	1ac9      	subs	r1, r1, r3
 800dce2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800dce6:	1a9b      	subs	r3, r3, r2
 800dce8:	ec5b ab10 	vmov	sl, fp, d0
 800dcec:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	bfce      	itee	gt
 800dcf4:	462a      	movgt	r2, r5
 800dcf6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dcfa:	465a      	movle	r2, fp
 800dcfc:	462f      	mov	r7, r5
 800dcfe:	46d9      	mov	r9, fp
 800dd00:	bfcc      	ite	gt
 800dd02:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dd06:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dd0a:	464b      	mov	r3, r9
 800dd0c:	4652      	mov	r2, sl
 800dd0e:	4620      	mov	r0, r4
 800dd10:	4639      	mov	r1, r7
 800dd12:	f7f2 fda3 	bl	800085c <__aeabi_ddiv>
 800dd16:	ec41 0b10 	vmov	d0, r0, r1
 800dd1a:	b005      	add	sp, #20
 800dd1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd20 <__copybits>:
 800dd20:	3901      	subs	r1, #1
 800dd22:	b570      	push	{r4, r5, r6, lr}
 800dd24:	1149      	asrs	r1, r1, #5
 800dd26:	6914      	ldr	r4, [r2, #16]
 800dd28:	3101      	adds	r1, #1
 800dd2a:	f102 0314 	add.w	r3, r2, #20
 800dd2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dd32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dd36:	1f05      	subs	r5, r0, #4
 800dd38:	42a3      	cmp	r3, r4
 800dd3a:	d30c      	bcc.n	800dd56 <__copybits+0x36>
 800dd3c:	1aa3      	subs	r3, r4, r2
 800dd3e:	3b11      	subs	r3, #17
 800dd40:	f023 0303 	bic.w	r3, r3, #3
 800dd44:	3211      	adds	r2, #17
 800dd46:	42a2      	cmp	r2, r4
 800dd48:	bf88      	it	hi
 800dd4a:	2300      	movhi	r3, #0
 800dd4c:	4418      	add	r0, r3
 800dd4e:	2300      	movs	r3, #0
 800dd50:	4288      	cmp	r0, r1
 800dd52:	d305      	bcc.n	800dd60 <__copybits+0x40>
 800dd54:	bd70      	pop	{r4, r5, r6, pc}
 800dd56:	f853 6b04 	ldr.w	r6, [r3], #4
 800dd5a:	f845 6f04 	str.w	r6, [r5, #4]!
 800dd5e:	e7eb      	b.n	800dd38 <__copybits+0x18>
 800dd60:	f840 3b04 	str.w	r3, [r0], #4
 800dd64:	e7f4      	b.n	800dd50 <__copybits+0x30>

0800dd66 <__any_on>:
 800dd66:	f100 0214 	add.w	r2, r0, #20
 800dd6a:	6900      	ldr	r0, [r0, #16]
 800dd6c:	114b      	asrs	r3, r1, #5
 800dd6e:	4298      	cmp	r0, r3
 800dd70:	b510      	push	{r4, lr}
 800dd72:	db11      	blt.n	800dd98 <__any_on+0x32>
 800dd74:	dd0a      	ble.n	800dd8c <__any_on+0x26>
 800dd76:	f011 011f 	ands.w	r1, r1, #31
 800dd7a:	d007      	beq.n	800dd8c <__any_on+0x26>
 800dd7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dd80:	fa24 f001 	lsr.w	r0, r4, r1
 800dd84:	fa00 f101 	lsl.w	r1, r0, r1
 800dd88:	428c      	cmp	r4, r1
 800dd8a:	d10b      	bne.n	800dda4 <__any_on+0x3e>
 800dd8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d803      	bhi.n	800dd9c <__any_on+0x36>
 800dd94:	2000      	movs	r0, #0
 800dd96:	bd10      	pop	{r4, pc}
 800dd98:	4603      	mov	r3, r0
 800dd9a:	e7f7      	b.n	800dd8c <__any_on+0x26>
 800dd9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dda0:	2900      	cmp	r1, #0
 800dda2:	d0f5      	beq.n	800dd90 <__any_on+0x2a>
 800dda4:	2001      	movs	r0, #1
 800dda6:	e7f6      	b.n	800dd96 <__any_on+0x30>

0800dda8 <_malloc_usable_size_r>:
 800dda8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddac:	1f18      	subs	r0, r3, #4
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	bfbc      	itt	lt
 800ddb2:	580b      	ldrlt	r3, [r1, r0]
 800ddb4:	18c0      	addlt	r0, r0, r3
 800ddb6:	4770      	bx	lr

0800ddb8 <_strtol_l.isra.0>:
 800ddb8:	2b24      	cmp	r3, #36	@ 0x24
 800ddba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddbe:	4686      	mov	lr, r0
 800ddc0:	4690      	mov	r8, r2
 800ddc2:	d801      	bhi.n	800ddc8 <_strtol_l.isra.0+0x10>
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	d106      	bne.n	800ddd6 <_strtol_l.isra.0+0x1e>
 800ddc8:	f7fe f90a 	bl	800bfe0 <__errno>
 800ddcc:	2316      	movs	r3, #22
 800ddce:	6003      	str	r3, [r0, #0]
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddd6:	4834      	ldr	r0, [pc, #208]	@ (800dea8 <_strtol_l.isra.0+0xf0>)
 800ddd8:	460d      	mov	r5, r1
 800ddda:	462a      	mov	r2, r5
 800dddc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dde0:	5d06      	ldrb	r6, [r0, r4]
 800dde2:	f016 0608 	ands.w	r6, r6, #8
 800dde6:	d1f8      	bne.n	800ddda <_strtol_l.isra.0+0x22>
 800dde8:	2c2d      	cmp	r4, #45	@ 0x2d
 800ddea:	d110      	bne.n	800de0e <_strtol_l.isra.0+0x56>
 800ddec:	782c      	ldrb	r4, [r5, #0]
 800ddee:	2601      	movs	r6, #1
 800ddf0:	1c95      	adds	r5, r2, #2
 800ddf2:	f033 0210 	bics.w	r2, r3, #16
 800ddf6:	d115      	bne.n	800de24 <_strtol_l.isra.0+0x6c>
 800ddf8:	2c30      	cmp	r4, #48	@ 0x30
 800ddfa:	d10d      	bne.n	800de18 <_strtol_l.isra.0+0x60>
 800ddfc:	782a      	ldrb	r2, [r5, #0]
 800ddfe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800de02:	2a58      	cmp	r2, #88	@ 0x58
 800de04:	d108      	bne.n	800de18 <_strtol_l.isra.0+0x60>
 800de06:	786c      	ldrb	r4, [r5, #1]
 800de08:	3502      	adds	r5, #2
 800de0a:	2310      	movs	r3, #16
 800de0c:	e00a      	b.n	800de24 <_strtol_l.isra.0+0x6c>
 800de0e:	2c2b      	cmp	r4, #43	@ 0x2b
 800de10:	bf04      	itt	eq
 800de12:	782c      	ldrbeq	r4, [r5, #0]
 800de14:	1c95      	addeq	r5, r2, #2
 800de16:	e7ec      	b.n	800ddf2 <_strtol_l.isra.0+0x3a>
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d1f6      	bne.n	800de0a <_strtol_l.isra.0+0x52>
 800de1c:	2c30      	cmp	r4, #48	@ 0x30
 800de1e:	bf14      	ite	ne
 800de20:	230a      	movne	r3, #10
 800de22:	2308      	moveq	r3, #8
 800de24:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800de28:	f10c 3cff 	add.w	ip, ip, #4294967295
 800de2c:	2200      	movs	r2, #0
 800de2e:	fbbc f9f3 	udiv	r9, ip, r3
 800de32:	4610      	mov	r0, r2
 800de34:	fb03 ca19 	mls	sl, r3, r9, ip
 800de38:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800de3c:	2f09      	cmp	r7, #9
 800de3e:	d80f      	bhi.n	800de60 <_strtol_l.isra.0+0xa8>
 800de40:	463c      	mov	r4, r7
 800de42:	42a3      	cmp	r3, r4
 800de44:	dd1b      	ble.n	800de7e <_strtol_l.isra.0+0xc6>
 800de46:	1c57      	adds	r7, r2, #1
 800de48:	d007      	beq.n	800de5a <_strtol_l.isra.0+0xa2>
 800de4a:	4581      	cmp	r9, r0
 800de4c:	d314      	bcc.n	800de78 <_strtol_l.isra.0+0xc0>
 800de4e:	d101      	bne.n	800de54 <_strtol_l.isra.0+0x9c>
 800de50:	45a2      	cmp	sl, r4
 800de52:	db11      	blt.n	800de78 <_strtol_l.isra.0+0xc0>
 800de54:	fb00 4003 	mla	r0, r0, r3, r4
 800de58:	2201      	movs	r2, #1
 800de5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800de5e:	e7eb      	b.n	800de38 <_strtol_l.isra.0+0x80>
 800de60:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800de64:	2f19      	cmp	r7, #25
 800de66:	d801      	bhi.n	800de6c <_strtol_l.isra.0+0xb4>
 800de68:	3c37      	subs	r4, #55	@ 0x37
 800de6a:	e7ea      	b.n	800de42 <_strtol_l.isra.0+0x8a>
 800de6c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800de70:	2f19      	cmp	r7, #25
 800de72:	d804      	bhi.n	800de7e <_strtol_l.isra.0+0xc6>
 800de74:	3c57      	subs	r4, #87	@ 0x57
 800de76:	e7e4      	b.n	800de42 <_strtol_l.isra.0+0x8a>
 800de78:	f04f 32ff 	mov.w	r2, #4294967295
 800de7c:	e7ed      	b.n	800de5a <_strtol_l.isra.0+0xa2>
 800de7e:	1c53      	adds	r3, r2, #1
 800de80:	d108      	bne.n	800de94 <_strtol_l.isra.0+0xdc>
 800de82:	2322      	movs	r3, #34	@ 0x22
 800de84:	f8ce 3000 	str.w	r3, [lr]
 800de88:	4660      	mov	r0, ip
 800de8a:	f1b8 0f00 	cmp.w	r8, #0
 800de8e:	d0a0      	beq.n	800ddd2 <_strtol_l.isra.0+0x1a>
 800de90:	1e69      	subs	r1, r5, #1
 800de92:	e006      	b.n	800dea2 <_strtol_l.isra.0+0xea>
 800de94:	b106      	cbz	r6, 800de98 <_strtol_l.isra.0+0xe0>
 800de96:	4240      	negs	r0, r0
 800de98:	f1b8 0f00 	cmp.w	r8, #0
 800de9c:	d099      	beq.n	800ddd2 <_strtol_l.isra.0+0x1a>
 800de9e:	2a00      	cmp	r2, #0
 800dea0:	d1f6      	bne.n	800de90 <_strtol_l.isra.0+0xd8>
 800dea2:	f8c8 1000 	str.w	r1, [r8]
 800dea6:	e794      	b.n	800ddd2 <_strtol_l.isra.0+0x1a>
 800dea8:	0800f499 	.word	0x0800f499

0800deac <_strtol_r>:
 800deac:	f7ff bf84 	b.w	800ddb8 <_strtol_l.isra.0>

0800deb0 <__ascii_wctomb>:
 800deb0:	4603      	mov	r3, r0
 800deb2:	4608      	mov	r0, r1
 800deb4:	b141      	cbz	r1, 800dec8 <__ascii_wctomb+0x18>
 800deb6:	2aff      	cmp	r2, #255	@ 0xff
 800deb8:	d904      	bls.n	800dec4 <__ascii_wctomb+0x14>
 800deba:	228a      	movs	r2, #138	@ 0x8a
 800debc:	601a      	str	r2, [r3, #0]
 800debe:	f04f 30ff 	mov.w	r0, #4294967295
 800dec2:	4770      	bx	lr
 800dec4:	700a      	strb	r2, [r1, #0]
 800dec6:	2001      	movs	r0, #1
 800dec8:	4770      	bx	lr

0800deca <__ssputs_r>:
 800deca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dece:	688e      	ldr	r6, [r1, #8]
 800ded0:	461f      	mov	r7, r3
 800ded2:	42be      	cmp	r6, r7
 800ded4:	680b      	ldr	r3, [r1, #0]
 800ded6:	4682      	mov	sl, r0
 800ded8:	460c      	mov	r4, r1
 800deda:	4690      	mov	r8, r2
 800dedc:	d82d      	bhi.n	800df3a <__ssputs_r+0x70>
 800dede:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dee2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dee6:	d026      	beq.n	800df36 <__ssputs_r+0x6c>
 800dee8:	6965      	ldr	r5, [r4, #20]
 800deea:	6909      	ldr	r1, [r1, #16]
 800deec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800def0:	eba3 0901 	sub.w	r9, r3, r1
 800def4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800def8:	1c7b      	adds	r3, r7, #1
 800defa:	444b      	add	r3, r9
 800defc:	106d      	asrs	r5, r5, #1
 800defe:	429d      	cmp	r5, r3
 800df00:	bf38      	it	cc
 800df02:	461d      	movcc	r5, r3
 800df04:	0553      	lsls	r3, r2, #21
 800df06:	d527      	bpl.n	800df58 <__ssputs_r+0x8e>
 800df08:	4629      	mov	r1, r5
 800df0a:	f7fc f977 	bl	800a1fc <_malloc_r>
 800df0e:	4606      	mov	r6, r0
 800df10:	b360      	cbz	r0, 800df6c <__ssputs_r+0xa2>
 800df12:	6921      	ldr	r1, [r4, #16]
 800df14:	464a      	mov	r2, r9
 800df16:	f7fe f890 	bl	800c03a <memcpy>
 800df1a:	89a3      	ldrh	r3, [r4, #12]
 800df1c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800df20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df24:	81a3      	strh	r3, [r4, #12]
 800df26:	6126      	str	r6, [r4, #16]
 800df28:	6165      	str	r5, [r4, #20]
 800df2a:	444e      	add	r6, r9
 800df2c:	eba5 0509 	sub.w	r5, r5, r9
 800df30:	6026      	str	r6, [r4, #0]
 800df32:	60a5      	str	r5, [r4, #8]
 800df34:	463e      	mov	r6, r7
 800df36:	42be      	cmp	r6, r7
 800df38:	d900      	bls.n	800df3c <__ssputs_r+0x72>
 800df3a:	463e      	mov	r6, r7
 800df3c:	6820      	ldr	r0, [r4, #0]
 800df3e:	4632      	mov	r2, r6
 800df40:	4641      	mov	r1, r8
 800df42:	f000 fd56 	bl	800e9f2 <memmove>
 800df46:	68a3      	ldr	r3, [r4, #8]
 800df48:	1b9b      	subs	r3, r3, r6
 800df4a:	60a3      	str	r3, [r4, #8]
 800df4c:	6823      	ldr	r3, [r4, #0]
 800df4e:	4433      	add	r3, r6
 800df50:	6023      	str	r3, [r4, #0]
 800df52:	2000      	movs	r0, #0
 800df54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df58:	462a      	mov	r2, r5
 800df5a:	f7fc f9db 	bl	800a314 <_realloc_r>
 800df5e:	4606      	mov	r6, r0
 800df60:	2800      	cmp	r0, #0
 800df62:	d1e0      	bne.n	800df26 <__ssputs_r+0x5c>
 800df64:	6921      	ldr	r1, [r4, #16]
 800df66:	4650      	mov	r0, sl
 800df68:	f7fe fede 	bl	800cd28 <_free_r>
 800df6c:	230c      	movs	r3, #12
 800df6e:	f8ca 3000 	str.w	r3, [sl]
 800df72:	89a3      	ldrh	r3, [r4, #12]
 800df74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df78:	81a3      	strh	r3, [r4, #12]
 800df7a:	f04f 30ff 	mov.w	r0, #4294967295
 800df7e:	e7e9      	b.n	800df54 <__ssputs_r+0x8a>

0800df80 <_svfiprintf_r>:
 800df80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df84:	4698      	mov	r8, r3
 800df86:	898b      	ldrh	r3, [r1, #12]
 800df88:	061b      	lsls	r3, r3, #24
 800df8a:	b09d      	sub	sp, #116	@ 0x74
 800df8c:	4607      	mov	r7, r0
 800df8e:	460d      	mov	r5, r1
 800df90:	4614      	mov	r4, r2
 800df92:	d510      	bpl.n	800dfb6 <_svfiprintf_r+0x36>
 800df94:	690b      	ldr	r3, [r1, #16]
 800df96:	b973      	cbnz	r3, 800dfb6 <_svfiprintf_r+0x36>
 800df98:	2140      	movs	r1, #64	@ 0x40
 800df9a:	f7fc f92f 	bl	800a1fc <_malloc_r>
 800df9e:	6028      	str	r0, [r5, #0]
 800dfa0:	6128      	str	r0, [r5, #16]
 800dfa2:	b930      	cbnz	r0, 800dfb2 <_svfiprintf_r+0x32>
 800dfa4:	230c      	movs	r3, #12
 800dfa6:	603b      	str	r3, [r7, #0]
 800dfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfac:	b01d      	add	sp, #116	@ 0x74
 800dfae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfb2:	2340      	movs	r3, #64	@ 0x40
 800dfb4:	616b      	str	r3, [r5, #20]
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfba:	2320      	movs	r3, #32
 800dfbc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dfc0:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfc4:	2330      	movs	r3, #48	@ 0x30
 800dfc6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e164 <_svfiprintf_r+0x1e4>
 800dfca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dfce:	f04f 0901 	mov.w	r9, #1
 800dfd2:	4623      	mov	r3, r4
 800dfd4:	469a      	mov	sl, r3
 800dfd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfda:	b10a      	cbz	r2, 800dfe0 <_svfiprintf_r+0x60>
 800dfdc:	2a25      	cmp	r2, #37	@ 0x25
 800dfde:	d1f9      	bne.n	800dfd4 <_svfiprintf_r+0x54>
 800dfe0:	ebba 0b04 	subs.w	fp, sl, r4
 800dfe4:	d00b      	beq.n	800dffe <_svfiprintf_r+0x7e>
 800dfe6:	465b      	mov	r3, fp
 800dfe8:	4622      	mov	r2, r4
 800dfea:	4629      	mov	r1, r5
 800dfec:	4638      	mov	r0, r7
 800dfee:	f7ff ff6c 	bl	800deca <__ssputs_r>
 800dff2:	3001      	adds	r0, #1
 800dff4:	f000 80a7 	beq.w	800e146 <_svfiprintf_r+0x1c6>
 800dff8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dffa:	445a      	add	r2, fp
 800dffc:	9209      	str	r2, [sp, #36]	@ 0x24
 800dffe:	f89a 3000 	ldrb.w	r3, [sl]
 800e002:	2b00      	cmp	r3, #0
 800e004:	f000 809f 	beq.w	800e146 <_svfiprintf_r+0x1c6>
 800e008:	2300      	movs	r3, #0
 800e00a:	f04f 32ff 	mov.w	r2, #4294967295
 800e00e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e012:	f10a 0a01 	add.w	sl, sl, #1
 800e016:	9304      	str	r3, [sp, #16]
 800e018:	9307      	str	r3, [sp, #28]
 800e01a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e01e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e020:	4654      	mov	r4, sl
 800e022:	2205      	movs	r2, #5
 800e024:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e028:	484e      	ldr	r0, [pc, #312]	@ (800e164 <_svfiprintf_r+0x1e4>)
 800e02a:	f7f2 f8d9 	bl	80001e0 <memchr>
 800e02e:	9a04      	ldr	r2, [sp, #16]
 800e030:	b9d8      	cbnz	r0, 800e06a <_svfiprintf_r+0xea>
 800e032:	06d0      	lsls	r0, r2, #27
 800e034:	bf44      	itt	mi
 800e036:	2320      	movmi	r3, #32
 800e038:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e03c:	0711      	lsls	r1, r2, #28
 800e03e:	bf44      	itt	mi
 800e040:	232b      	movmi	r3, #43	@ 0x2b
 800e042:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e046:	f89a 3000 	ldrb.w	r3, [sl]
 800e04a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e04c:	d015      	beq.n	800e07a <_svfiprintf_r+0xfa>
 800e04e:	9a07      	ldr	r2, [sp, #28]
 800e050:	4654      	mov	r4, sl
 800e052:	2000      	movs	r0, #0
 800e054:	f04f 0c0a 	mov.w	ip, #10
 800e058:	4621      	mov	r1, r4
 800e05a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e05e:	3b30      	subs	r3, #48	@ 0x30
 800e060:	2b09      	cmp	r3, #9
 800e062:	d94b      	bls.n	800e0fc <_svfiprintf_r+0x17c>
 800e064:	b1b0      	cbz	r0, 800e094 <_svfiprintf_r+0x114>
 800e066:	9207      	str	r2, [sp, #28]
 800e068:	e014      	b.n	800e094 <_svfiprintf_r+0x114>
 800e06a:	eba0 0308 	sub.w	r3, r0, r8
 800e06e:	fa09 f303 	lsl.w	r3, r9, r3
 800e072:	4313      	orrs	r3, r2
 800e074:	9304      	str	r3, [sp, #16]
 800e076:	46a2      	mov	sl, r4
 800e078:	e7d2      	b.n	800e020 <_svfiprintf_r+0xa0>
 800e07a:	9b03      	ldr	r3, [sp, #12]
 800e07c:	1d19      	adds	r1, r3, #4
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	9103      	str	r1, [sp, #12]
 800e082:	2b00      	cmp	r3, #0
 800e084:	bfbb      	ittet	lt
 800e086:	425b      	neglt	r3, r3
 800e088:	f042 0202 	orrlt.w	r2, r2, #2
 800e08c:	9307      	strge	r3, [sp, #28]
 800e08e:	9307      	strlt	r3, [sp, #28]
 800e090:	bfb8      	it	lt
 800e092:	9204      	strlt	r2, [sp, #16]
 800e094:	7823      	ldrb	r3, [r4, #0]
 800e096:	2b2e      	cmp	r3, #46	@ 0x2e
 800e098:	d10a      	bne.n	800e0b0 <_svfiprintf_r+0x130>
 800e09a:	7863      	ldrb	r3, [r4, #1]
 800e09c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e09e:	d132      	bne.n	800e106 <_svfiprintf_r+0x186>
 800e0a0:	9b03      	ldr	r3, [sp, #12]
 800e0a2:	1d1a      	adds	r2, r3, #4
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	9203      	str	r2, [sp, #12]
 800e0a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e0ac:	3402      	adds	r4, #2
 800e0ae:	9305      	str	r3, [sp, #20]
 800e0b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e174 <_svfiprintf_r+0x1f4>
 800e0b4:	7821      	ldrb	r1, [r4, #0]
 800e0b6:	2203      	movs	r2, #3
 800e0b8:	4650      	mov	r0, sl
 800e0ba:	f7f2 f891 	bl	80001e0 <memchr>
 800e0be:	b138      	cbz	r0, 800e0d0 <_svfiprintf_r+0x150>
 800e0c0:	9b04      	ldr	r3, [sp, #16]
 800e0c2:	eba0 000a 	sub.w	r0, r0, sl
 800e0c6:	2240      	movs	r2, #64	@ 0x40
 800e0c8:	4082      	lsls	r2, r0
 800e0ca:	4313      	orrs	r3, r2
 800e0cc:	3401      	adds	r4, #1
 800e0ce:	9304      	str	r3, [sp, #16]
 800e0d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0d4:	4824      	ldr	r0, [pc, #144]	@ (800e168 <_svfiprintf_r+0x1e8>)
 800e0d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e0da:	2206      	movs	r2, #6
 800e0dc:	f7f2 f880 	bl	80001e0 <memchr>
 800e0e0:	2800      	cmp	r0, #0
 800e0e2:	d036      	beq.n	800e152 <_svfiprintf_r+0x1d2>
 800e0e4:	4b21      	ldr	r3, [pc, #132]	@ (800e16c <_svfiprintf_r+0x1ec>)
 800e0e6:	bb1b      	cbnz	r3, 800e130 <_svfiprintf_r+0x1b0>
 800e0e8:	9b03      	ldr	r3, [sp, #12]
 800e0ea:	3307      	adds	r3, #7
 800e0ec:	f023 0307 	bic.w	r3, r3, #7
 800e0f0:	3308      	adds	r3, #8
 800e0f2:	9303      	str	r3, [sp, #12]
 800e0f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0f6:	4433      	add	r3, r6
 800e0f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0fa:	e76a      	b.n	800dfd2 <_svfiprintf_r+0x52>
 800e0fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e100:	460c      	mov	r4, r1
 800e102:	2001      	movs	r0, #1
 800e104:	e7a8      	b.n	800e058 <_svfiprintf_r+0xd8>
 800e106:	2300      	movs	r3, #0
 800e108:	3401      	adds	r4, #1
 800e10a:	9305      	str	r3, [sp, #20]
 800e10c:	4619      	mov	r1, r3
 800e10e:	f04f 0c0a 	mov.w	ip, #10
 800e112:	4620      	mov	r0, r4
 800e114:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e118:	3a30      	subs	r2, #48	@ 0x30
 800e11a:	2a09      	cmp	r2, #9
 800e11c:	d903      	bls.n	800e126 <_svfiprintf_r+0x1a6>
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d0c6      	beq.n	800e0b0 <_svfiprintf_r+0x130>
 800e122:	9105      	str	r1, [sp, #20]
 800e124:	e7c4      	b.n	800e0b0 <_svfiprintf_r+0x130>
 800e126:	fb0c 2101 	mla	r1, ip, r1, r2
 800e12a:	4604      	mov	r4, r0
 800e12c:	2301      	movs	r3, #1
 800e12e:	e7f0      	b.n	800e112 <_svfiprintf_r+0x192>
 800e130:	ab03      	add	r3, sp, #12
 800e132:	9300      	str	r3, [sp, #0]
 800e134:	462a      	mov	r2, r5
 800e136:	4b0e      	ldr	r3, [pc, #56]	@ (800e170 <_svfiprintf_r+0x1f0>)
 800e138:	a904      	add	r1, sp, #16
 800e13a:	4638      	mov	r0, r7
 800e13c:	f7fc ffc2 	bl	800b0c4 <_printf_float>
 800e140:	1c42      	adds	r2, r0, #1
 800e142:	4606      	mov	r6, r0
 800e144:	d1d6      	bne.n	800e0f4 <_svfiprintf_r+0x174>
 800e146:	89ab      	ldrh	r3, [r5, #12]
 800e148:	065b      	lsls	r3, r3, #25
 800e14a:	f53f af2d 	bmi.w	800dfa8 <_svfiprintf_r+0x28>
 800e14e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e150:	e72c      	b.n	800dfac <_svfiprintf_r+0x2c>
 800e152:	ab03      	add	r3, sp, #12
 800e154:	9300      	str	r3, [sp, #0]
 800e156:	462a      	mov	r2, r5
 800e158:	4b05      	ldr	r3, [pc, #20]	@ (800e170 <_svfiprintf_r+0x1f0>)
 800e15a:	a904      	add	r1, sp, #16
 800e15c:	4638      	mov	r0, r7
 800e15e:	f7fd fa49 	bl	800b5f4 <_printf_i>
 800e162:	e7ed      	b.n	800e140 <_svfiprintf_r+0x1c0>
 800e164:	0800f3db 	.word	0x0800f3db
 800e168:	0800f3e5 	.word	0x0800f3e5
 800e16c:	0800b0c5 	.word	0x0800b0c5
 800e170:	0800decb 	.word	0x0800decb
 800e174:	0800f3e1 	.word	0x0800f3e1

0800e178 <_sungetc_r>:
 800e178:	b538      	push	{r3, r4, r5, lr}
 800e17a:	1c4b      	adds	r3, r1, #1
 800e17c:	4614      	mov	r4, r2
 800e17e:	d103      	bne.n	800e188 <_sungetc_r+0x10>
 800e180:	f04f 35ff 	mov.w	r5, #4294967295
 800e184:	4628      	mov	r0, r5
 800e186:	bd38      	pop	{r3, r4, r5, pc}
 800e188:	8993      	ldrh	r3, [r2, #12]
 800e18a:	f023 0320 	bic.w	r3, r3, #32
 800e18e:	8193      	strh	r3, [r2, #12]
 800e190:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e192:	6852      	ldr	r2, [r2, #4]
 800e194:	b2cd      	uxtb	r5, r1
 800e196:	b18b      	cbz	r3, 800e1bc <_sungetc_r+0x44>
 800e198:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800e19a:	4293      	cmp	r3, r2
 800e19c:	dd08      	ble.n	800e1b0 <_sungetc_r+0x38>
 800e19e:	6823      	ldr	r3, [r4, #0]
 800e1a0:	1e5a      	subs	r2, r3, #1
 800e1a2:	6022      	str	r2, [r4, #0]
 800e1a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e1a8:	6863      	ldr	r3, [r4, #4]
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	6063      	str	r3, [r4, #4]
 800e1ae:	e7e9      	b.n	800e184 <_sungetc_r+0xc>
 800e1b0:	4621      	mov	r1, r4
 800e1b2:	f000 fbe4 	bl	800e97e <__submore>
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	d0f1      	beq.n	800e19e <_sungetc_r+0x26>
 800e1ba:	e7e1      	b.n	800e180 <_sungetc_r+0x8>
 800e1bc:	6921      	ldr	r1, [r4, #16]
 800e1be:	6823      	ldr	r3, [r4, #0]
 800e1c0:	b151      	cbz	r1, 800e1d8 <_sungetc_r+0x60>
 800e1c2:	4299      	cmp	r1, r3
 800e1c4:	d208      	bcs.n	800e1d8 <_sungetc_r+0x60>
 800e1c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e1ca:	42a9      	cmp	r1, r5
 800e1cc:	d104      	bne.n	800e1d8 <_sungetc_r+0x60>
 800e1ce:	3b01      	subs	r3, #1
 800e1d0:	3201      	adds	r2, #1
 800e1d2:	6023      	str	r3, [r4, #0]
 800e1d4:	6062      	str	r2, [r4, #4]
 800e1d6:	e7d5      	b.n	800e184 <_sungetc_r+0xc>
 800e1d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800e1dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e1e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e1e2:	2303      	movs	r3, #3
 800e1e4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e1e6:	4623      	mov	r3, r4
 800e1e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e1ec:	6023      	str	r3, [r4, #0]
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	e7dc      	b.n	800e1ac <_sungetc_r+0x34>

0800e1f2 <__ssrefill_r>:
 800e1f2:	b510      	push	{r4, lr}
 800e1f4:	460c      	mov	r4, r1
 800e1f6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e1f8:	b169      	cbz	r1, 800e216 <__ssrefill_r+0x24>
 800e1fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e1fe:	4299      	cmp	r1, r3
 800e200:	d001      	beq.n	800e206 <__ssrefill_r+0x14>
 800e202:	f7fe fd91 	bl	800cd28 <_free_r>
 800e206:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e208:	6063      	str	r3, [r4, #4]
 800e20a:	2000      	movs	r0, #0
 800e20c:	6360      	str	r0, [r4, #52]	@ 0x34
 800e20e:	b113      	cbz	r3, 800e216 <__ssrefill_r+0x24>
 800e210:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e212:	6023      	str	r3, [r4, #0]
 800e214:	bd10      	pop	{r4, pc}
 800e216:	6923      	ldr	r3, [r4, #16]
 800e218:	6023      	str	r3, [r4, #0]
 800e21a:	2300      	movs	r3, #0
 800e21c:	6063      	str	r3, [r4, #4]
 800e21e:	89a3      	ldrh	r3, [r4, #12]
 800e220:	f043 0320 	orr.w	r3, r3, #32
 800e224:	81a3      	strh	r3, [r4, #12]
 800e226:	f04f 30ff 	mov.w	r0, #4294967295
 800e22a:	e7f3      	b.n	800e214 <__ssrefill_r+0x22>

0800e22c <__ssvfiscanf_r>:
 800e22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e230:	460c      	mov	r4, r1
 800e232:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e236:	2100      	movs	r1, #0
 800e238:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e23c:	49a6      	ldr	r1, [pc, #664]	@ (800e4d8 <__ssvfiscanf_r+0x2ac>)
 800e23e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e240:	f10d 0804 	add.w	r8, sp, #4
 800e244:	49a5      	ldr	r1, [pc, #660]	@ (800e4dc <__ssvfiscanf_r+0x2b0>)
 800e246:	4fa6      	ldr	r7, [pc, #664]	@ (800e4e0 <__ssvfiscanf_r+0x2b4>)
 800e248:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e24c:	4606      	mov	r6, r0
 800e24e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e250:	9300      	str	r3, [sp, #0]
 800e252:	f892 9000 	ldrb.w	r9, [r2]
 800e256:	f1b9 0f00 	cmp.w	r9, #0
 800e25a:	f000 8158 	beq.w	800e50e <__ssvfiscanf_r+0x2e2>
 800e25e:	f817 3009 	ldrb.w	r3, [r7, r9]
 800e262:	f013 0308 	ands.w	r3, r3, #8
 800e266:	f102 0501 	add.w	r5, r2, #1
 800e26a:	d019      	beq.n	800e2a0 <__ssvfiscanf_r+0x74>
 800e26c:	6863      	ldr	r3, [r4, #4]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	dd0f      	ble.n	800e292 <__ssvfiscanf_r+0x66>
 800e272:	6823      	ldr	r3, [r4, #0]
 800e274:	781a      	ldrb	r2, [r3, #0]
 800e276:	5cba      	ldrb	r2, [r7, r2]
 800e278:	0712      	lsls	r2, r2, #28
 800e27a:	d401      	bmi.n	800e280 <__ssvfiscanf_r+0x54>
 800e27c:	462a      	mov	r2, r5
 800e27e:	e7e8      	b.n	800e252 <__ssvfiscanf_r+0x26>
 800e280:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e282:	3201      	adds	r2, #1
 800e284:	9245      	str	r2, [sp, #276]	@ 0x114
 800e286:	6862      	ldr	r2, [r4, #4]
 800e288:	3301      	adds	r3, #1
 800e28a:	3a01      	subs	r2, #1
 800e28c:	6062      	str	r2, [r4, #4]
 800e28e:	6023      	str	r3, [r4, #0]
 800e290:	e7ec      	b.n	800e26c <__ssvfiscanf_r+0x40>
 800e292:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e294:	4621      	mov	r1, r4
 800e296:	4630      	mov	r0, r6
 800e298:	4798      	blx	r3
 800e29a:	2800      	cmp	r0, #0
 800e29c:	d0e9      	beq.n	800e272 <__ssvfiscanf_r+0x46>
 800e29e:	e7ed      	b.n	800e27c <__ssvfiscanf_r+0x50>
 800e2a0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800e2a4:	f040 8085 	bne.w	800e3b2 <__ssvfiscanf_r+0x186>
 800e2a8:	9341      	str	r3, [sp, #260]	@ 0x104
 800e2aa:	9343      	str	r3, [sp, #268]	@ 0x10c
 800e2ac:	7853      	ldrb	r3, [r2, #1]
 800e2ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2b0:	bf02      	ittt	eq
 800e2b2:	2310      	moveq	r3, #16
 800e2b4:	1c95      	addeq	r5, r2, #2
 800e2b6:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e2b8:	220a      	movs	r2, #10
 800e2ba:	46aa      	mov	sl, r5
 800e2bc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800e2c0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e2c4:	2b09      	cmp	r3, #9
 800e2c6:	d91e      	bls.n	800e306 <__ssvfiscanf_r+0xda>
 800e2c8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800e4e4 <__ssvfiscanf_r+0x2b8>
 800e2cc:	2203      	movs	r2, #3
 800e2ce:	4658      	mov	r0, fp
 800e2d0:	f7f1 ff86 	bl	80001e0 <memchr>
 800e2d4:	b138      	cbz	r0, 800e2e6 <__ssvfiscanf_r+0xba>
 800e2d6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e2d8:	eba0 000b 	sub.w	r0, r0, fp
 800e2dc:	2301      	movs	r3, #1
 800e2de:	4083      	lsls	r3, r0
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800e2e4:	4655      	mov	r5, sl
 800e2e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e2ea:	2b78      	cmp	r3, #120	@ 0x78
 800e2ec:	d806      	bhi.n	800e2fc <__ssvfiscanf_r+0xd0>
 800e2ee:	2b57      	cmp	r3, #87	@ 0x57
 800e2f0:	d810      	bhi.n	800e314 <__ssvfiscanf_r+0xe8>
 800e2f2:	2b25      	cmp	r3, #37	@ 0x25
 800e2f4:	d05d      	beq.n	800e3b2 <__ssvfiscanf_r+0x186>
 800e2f6:	d857      	bhi.n	800e3a8 <__ssvfiscanf_r+0x17c>
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d075      	beq.n	800e3e8 <__ssvfiscanf_r+0x1bc>
 800e2fc:	2303      	movs	r3, #3
 800e2fe:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e300:	230a      	movs	r3, #10
 800e302:	9342      	str	r3, [sp, #264]	@ 0x108
 800e304:	e088      	b.n	800e418 <__ssvfiscanf_r+0x1ec>
 800e306:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e308:	fb02 1103 	mla	r1, r2, r3, r1
 800e30c:	3930      	subs	r1, #48	@ 0x30
 800e30e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e310:	4655      	mov	r5, sl
 800e312:	e7d2      	b.n	800e2ba <__ssvfiscanf_r+0x8e>
 800e314:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e318:	2a20      	cmp	r2, #32
 800e31a:	d8ef      	bhi.n	800e2fc <__ssvfiscanf_r+0xd0>
 800e31c:	a101      	add	r1, pc, #4	@ (adr r1, 800e324 <__ssvfiscanf_r+0xf8>)
 800e31e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e322:	bf00      	nop
 800e324:	0800e3f7 	.word	0x0800e3f7
 800e328:	0800e2fd 	.word	0x0800e2fd
 800e32c:	0800e2fd 	.word	0x0800e2fd
 800e330:	0800e451 	.word	0x0800e451
 800e334:	0800e2fd 	.word	0x0800e2fd
 800e338:	0800e2fd 	.word	0x0800e2fd
 800e33c:	0800e2fd 	.word	0x0800e2fd
 800e340:	0800e2fd 	.word	0x0800e2fd
 800e344:	0800e2fd 	.word	0x0800e2fd
 800e348:	0800e2fd 	.word	0x0800e2fd
 800e34c:	0800e2fd 	.word	0x0800e2fd
 800e350:	0800e467 	.word	0x0800e467
 800e354:	0800e44d 	.word	0x0800e44d
 800e358:	0800e3af 	.word	0x0800e3af
 800e35c:	0800e3af 	.word	0x0800e3af
 800e360:	0800e3af 	.word	0x0800e3af
 800e364:	0800e2fd 	.word	0x0800e2fd
 800e368:	0800e409 	.word	0x0800e409
 800e36c:	0800e2fd 	.word	0x0800e2fd
 800e370:	0800e2fd 	.word	0x0800e2fd
 800e374:	0800e2fd 	.word	0x0800e2fd
 800e378:	0800e2fd 	.word	0x0800e2fd
 800e37c:	0800e477 	.word	0x0800e477
 800e380:	0800e411 	.word	0x0800e411
 800e384:	0800e3ef 	.word	0x0800e3ef
 800e388:	0800e2fd 	.word	0x0800e2fd
 800e38c:	0800e2fd 	.word	0x0800e2fd
 800e390:	0800e473 	.word	0x0800e473
 800e394:	0800e2fd 	.word	0x0800e2fd
 800e398:	0800e44d 	.word	0x0800e44d
 800e39c:	0800e2fd 	.word	0x0800e2fd
 800e3a0:	0800e2fd 	.word	0x0800e2fd
 800e3a4:	0800e3f7 	.word	0x0800e3f7
 800e3a8:	3b45      	subs	r3, #69	@ 0x45
 800e3aa:	2b02      	cmp	r3, #2
 800e3ac:	d8a6      	bhi.n	800e2fc <__ssvfiscanf_r+0xd0>
 800e3ae:	2305      	movs	r3, #5
 800e3b0:	e031      	b.n	800e416 <__ssvfiscanf_r+0x1ea>
 800e3b2:	6863      	ldr	r3, [r4, #4]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	dd0d      	ble.n	800e3d4 <__ssvfiscanf_r+0x1a8>
 800e3b8:	6823      	ldr	r3, [r4, #0]
 800e3ba:	781a      	ldrb	r2, [r3, #0]
 800e3bc:	454a      	cmp	r2, r9
 800e3be:	f040 80a6 	bne.w	800e50e <__ssvfiscanf_r+0x2e2>
 800e3c2:	3301      	adds	r3, #1
 800e3c4:	6862      	ldr	r2, [r4, #4]
 800e3c6:	6023      	str	r3, [r4, #0]
 800e3c8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e3ca:	3a01      	subs	r2, #1
 800e3cc:	3301      	adds	r3, #1
 800e3ce:	6062      	str	r2, [r4, #4]
 800e3d0:	9345      	str	r3, [sp, #276]	@ 0x114
 800e3d2:	e753      	b.n	800e27c <__ssvfiscanf_r+0x50>
 800e3d4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e3d6:	4621      	mov	r1, r4
 800e3d8:	4630      	mov	r0, r6
 800e3da:	4798      	blx	r3
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	d0eb      	beq.n	800e3b8 <__ssvfiscanf_r+0x18c>
 800e3e0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	f040 808b 	bne.w	800e4fe <__ssvfiscanf_r+0x2d2>
 800e3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ec:	e08b      	b.n	800e506 <__ssvfiscanf_r+0x2da>
 800e3ee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e3f0:	f042 0220 	orr.w	r2, r2, #32
 800e3f4:	9241      	str	r2, [sp, #260]	@ 0x104
 800e3f6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e3f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e3fc:	9241      	str	r2, [sp, #260]	@ 0x104
 800e3fe:	2210      	movs	r2, #16
 800e400:	2b6e      	cmp	r3, #110	@ 0x6e
 800e402:	9242      	str	r2, [sp, #264]	@ 0x108
 800e404:	d902      	bls.n	800e40c <__ssvfiscanf_r+0x1e0>
 800e406:	e005      	b.n	800e414 <__ssvfiscanf_r+0x1e8>
 800e408:	2300      	movs	r3, #0
 800e40a:	9342      	str	r3, [sp, #264]	@ 0x108
 800e40c:	2303      	movs	r3, #3
 800e40e:	e002      	b.n	800e416 <__ssvfiscanf_r+0x1ea>
 800e410:	2308      	movs	r3, #8
 800e412:	9342      	str	r3, [sp, #264]	@ 0x108
 800e414:	2304      	movs	r3, #4
 800e416:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e418:	6863      	ldr	r3, [r4, #4]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	dd39      	ble.n	800e492 <__ssvfiscanf_r+0x266>
 800e41e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e420:	0659      	lsls	r1, r3, #25
 800e422:	d404      	bmi.n	800e42e <__ssvfiscanf_r+0x202>
 800e424:	6823      	ldr	r3, [r4, #0]
 800e426:	781a      	ldrb	r2, [r3, #0]
 800e428:	5cba      	ldrb	r2, [r7, r2]
 800e42a:	0712      	lsls	r2, r2, #28
 800e42c:	d438      	bmi.n	800e4a0 <__ssvfiscanf_r+0x274>
 800e42e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e430:	2b02      	cmp	r3, #2
 800e432:	dc47      	bgt.n	800e4c4 <__ssvfiscanf_r+0x298>
 800e434:	466b      	mov	r3, sp
 800e436:	4622      	mov	r2, r4
 800e438:	a941      	add	r1, sp, #260	@ 0x104
 800e43a:	4630      	mov	r0, r6
 800e43c:	f000 f86c 	bl	800e518 <_scanf_chars>
 800e440:	2801      	cmp	r0, #1
 800e442:	d064      	beq.n	800e50e <__ssvfiscanf_r+0x2e2>
 800e444:	2802      	cmp	r0, #2
 800e446:	f47f af19 	bne.w	800e27c <__ssvfiscanf_r+0x50>
 800e44a:	e7c9      	b.n	800e3e0 <__ssvfiscanf_r+0x1b4>
 800e44c:	220a      	movs	r2, #10
 800e44e:	e7d7      	b.n	800e400 <__ssvfiscanf_r+0x1d4>
 800e450:	4629      	mov	r1, r5
 800e452:	4640      	mov	r0, r8
 800e454:	f000 fa5a 	bl	800e90c <__sccl>
 800e458:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e45a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e45e:	9341      	str	r3, [sp, #260]	@ 0x104
 800e460:	4605      	mov	r5, r0
 800e462:	2301      	movs	r3, #1
 800e464:	e7d7      	b.n	800e416 <__ssvfiscanf_r+0x1ea>
 800e466:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e46c:	9341      	str	r3, [sp, #260]	@ 0x104
 800e46e:	2300      	movs	r3, #0
 800e470:	e7d1      	b.n	800e416 <__ssvfiscanf_r+0x1ea>
 800e472:	2302      	movs	r3, #2
 800e474:	e7cf      	b.n	800e416 <__ssvfiscanf_r+0x1ea>
 800e476:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e478:	06c3      	lsls	r3, r0, #27
 800e47a:	f53f aeff 	bmi.w	800e27c <__ssvfiscanf_r+0x50>
 800e47e:	9b00      	ldr	r3, [sp, #0]
 800e480:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e482:	1d19      	adds	r1, r3, #4
 800e484:	9100      	str	r1, [sp, #0]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	07c0      	lsls	r0, r0, #31
 800e48a:	bf4c      	ite	mi
 800e48c:	801a      	strhmi	r2, [r3, #0]
 800e48e:	601a      	strpl	r2, [r3, #0]
 800e490:	e6f4      	b.n	800e27c <__ssvfiscanf_r+0x50>
 800e492:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e494:	4621      	mov	r1, r4
 800e496:	4630      	mov	r0, r6
 800e498:	4798      	blx	r3
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d0bf      	beq.n	800e41e <__ssvfiscanf_r+0x1f2>
 800e49e:	e79f      	b.n	800e3e0 <__ssvfiscanf_r+0x1b4>
 800e4a0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e4a2:	3201      	adds	r2, #1
 800e4a4:	9245      	str	r2, [sp, #276]	@ 0x114
 800e4a6:	6862      	ldr	r2, [r4, #4]
 800e4a8:	3a01      	subs	r2, #1
 800e4aa:	2a00      	cmp	r2, #0
 800e4ac:	6062      	str	r2, [r4, #4]
 800e4ae:	dd02      	ble.n	800e4b6 <__ssvfiscanf_r+0x28a>
 800e4b0:	3301      	adds	r3, #1
 800e4b2:	6023      	str	r3, [r4, #0]
 800e4b4:	e7b6      	b.n	800e424 <__ssvfiscanf_r+0x1f8>
 800e4b6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e4b8:	4621      	mov	r1, r4
 800e4ba:	4630      	mov	r0, r6
 800e4bc:	4798      	blx	r3
 800e4be:	2800      	cmp	r0, #0
 800e4c0:	d0b0      	beq.n	800e424 <__ssvfiscanf_r+0x1f8>
 800e4c2:	e78d      	b.n	800e3e0 <__ssvfiscanf_r+0x1b4>
 800e4c4:	2b04      	cmp	r3, #4
 800e4c6:	dc0f      	bgt.n	800e4e8 <__ssvfiscanf_r+0x2bc>
 800e4c8:	466b      	mov	r3, sp
 800e4ca:	4622      	mov	r2, r4
 800e4cc:	a941      	add	r1, sp, #260	@ 0x104
 800e4ce:	4630      	mov	r0, r6
 800e4d0:	f000 f87c 	bl	800e5cc <_scanf_i>
 800e4d4:	e7b4      	b.n	800e440 <__ssvfiscanf_r+0x214>
 800e4d6:	bf00      	nop
 800e4d8:	0800e179 	.word	0x0800e179
 800e4dc:	0800e1f3 	.word	0x0800e1f3
 800e4e0:	0800f499 	.word	0x0800f499
 800e4e4:	0800f3e1 	.word	0x0800f3e1
 800e4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e514 <__ssvfiscanf_r+0x2e8>)
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	f43f aec6 	beq.w	800e27c <__ssvfiscanf_r+0x50>
 800e4f0:	466b      	mov	r3, sp
 800e4f2:	4622      	mov	r2, r4
 800e4f4:	a941      	add	r1, sp, #260	@ 0x104
 800e4f6:	4630      	mov	r0, r6
 800e4f8:	f7fd f99a 	bl	800b830 <_scanf_float>
 800e4fc:	e7a0      	b.n	800e440 <__ssvfiscanf_r+0x214>
 800e4fe:	89a3      	ldrh	r3, [r4, #12]
 800e500:	065b      	lsls	r3, r3, #25
 800e502:	f53f af71 	bmi.w	800e3e8 <__ssvfiscanf_r+0x1bc>
 800e506:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e50e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e510:	e7f9      	b.n	800e506 <__ssvfiscanf_r+0x2da>
 800e512:	bf00      	nop
 800e514:	0800b831 	.word	0x0800b831

0800e518 <_scanf_chars>:
 800e518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e51c:	4615      	mov	r5, r2
 800e51e:	688a      	ldr	r2, [r1, #8]
 800e520:	4680      	mov	r8, r0
 800e522:	460c      	mov	r4, r1
 800e524:	b932      	cbnz	r2, 800e534 <_scanf_chars+0x1c>
 800e526:	698a      	ldr	r2, [r1, #24]
 800e528:	2a00      	cmp	r2, #0
 800e52a:	bf14      	ite	ne
 800e52c:	f04f 32ff 	movne.w	r2, #4294967295
 800e530:	2201      	moveq	r2, #1
 800e532:	608a      	str	r2, [r1, #8]
 800e534:	6822      	ldr	r2, [r4, #0]
 800e536:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800e5c8 <_scanf_chars+0xb0>
 800e53a:	06d1      	lsls	r1, r2, #27
 800e53c:	bf5f      	itttt	pl
 800e53e:	681a      	ldrpl	r2, [r3, #0]
 800e540:	1d11      	addpl	r1, r2, #4
 800e542:	6019      	strpl	r1, [r3, #0]
 800e544:	6816      	ldrpl	r6, [r2, #0]
 800e546:	2700      	movs	r7, #0
 800e548:	69a0      	ldr	r0, [r4, #24]
 800e54a:	b188      	cbz	r0, 800e570 <_scanf_chars+0x58>
 800e54c:	2801      	cmp	r0, #1
 800e54e:	d107      	bne.n	800e560 <_scanf_chars+0x48>
 800e550:	682b      	ldr	r3, [r5, #0]
 800e552:	781a      	ldrb	r2, [r3, #0]
 800e554:	6963      	ldr	r3, [r4, #20]
 800e556:	5c9b      	ldrb	r3, [r3, r2]
 800e558:	b953      	cbnz	r3, 800e570 <_scanf_chars+0x58>
 800e55a:	2f00      	cmp	r7, #0
 800e55c:	d031      	beq.n	800e5c2 <_scanf_chars+0xaa>
 800e55e:	e022      	b.n	800e5a6 <_scanf_chars+0x8e>
 800e560:	2802      	cmp	r0, #2
 800e562:	d120      	bne.n	800e5a6 <_scanf_chars+0x8e>
 800e564:	682b      	ldr	r3, [r5, #0]
 800e566:	781b      	ldrb	r3, [r3, #0]
 800e568:	f819 3003 	ldrb.w	r3, [r9, r3]
 800e56c:	071b      	lsls	r3, r3, #28
 800e56e:	d41a      	bmi.n	800e5a6 <_scanf_chars+0x8e>
 800e570:	6823      	ldr	r3, [r4, #0]
 800e572:	06da      	lsls	r2, r3, #27
 800e574:	bf5e      	ittt	pl
 800e576:	682b      	ldrpl	r3, [r5, #0]
 800e578:	781b      	ldrbpl	r3, [r3, #0]
 800e57a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e57e:	682a      	ldr	r2, [r5, #0]
 800e580:	686b      	ldr	r3, [r5, #4]
 800e582:	3201      	adds	r2, #1
 800e584:	602a      	str	r2, [r5, #0]
 800e586:	68a2      	ldr	r2, [r4, #8]
 800e588:	3b01      	subs	r3, #1
 800e58a:	3a01      	subs	r2, #1
 800e58c:	606b      	str	r3, [r5, #4]
 800e58e:	3701      	adds	r7, #1
 800e590:	60a2      	str	r2, [r4, #8]
 800e592:	b142      	cbz	r2, 800e5a6 <_scanf_chars+0x8e>
 800e594:	2b00      	cmp	r3, #0
 800e596:	dcd7      	bgt.n	800e548 <_scanf_chars+0x30>
 800e598:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e59c:	4629      	mov	r1, r5
 800e59e:	4640      	mov	r0, r8
 800e5a0:	4798      	blx	r3
 800e5a2:	2800      	cmp	r0, #0
 800e5a4:	d0d0      	beq.n	800e548 <_scanf_chars+0x30>
 800e5a6:	6823      	ldr	r3, [r4, #0]
 800e5a8:	f013 0310 	ands.w	r3, r3, #16
 800e5ac:	d105      	bne.n	800e5ba <_scanf_chars+0xa2>
 800e5ae:	68e2      	ldr	r2, [r4, #12]
 800e5b0:	3201      	adds	r2, #1
 800e5b2:	60e2      	str	r2, [r4, #12]
 800e5b4:	69a2      	ldr	r2, [r4, #24]
 800e5b6:	b102      	cbz	r2, 800e5ba <_scanf_chars+0xa2>
 800e5b8:	7033      	strb	r3, [r6, #0]
 800e5ba:	6923      	ldr	r3, [r4, #16]
 800e5bc:	443b      	add	r3, r7
 800e5be:	6123      	str	r3, [r4, #16]
 800e5c0:	2000      	movs	r0, #0
 800e5c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5c6:	bf00      	nop
 800e5c8:	0800f499 	.word	0x0800f499

0800e5cc <_scanf_i>:
 800e5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d0:	4698      	mov	r8, r3
 800e5d2:	4b74      	ldr	r3, [pc, #464]	@ (800e7a4 <_scanf_i+0x1d8>)
 800e5d4:	460c      	mov	r4, r1
 800e5d6:	4682      	mov	sl, r0
 800e5d8:	4616      	mov	r6, r2
 800e5da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e5de:	b087      	sub	sp, #28
 800e5e0:	ab03      	add	r3, sp, #12
 800e5e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e5e6:	4b70      	ldr	r3, [pc, #448]	@ (800e7a8 <_scanf_i+0x1dc>)
 800e5e8:	69a1      	ldr	r1, [r4, #24]
 800e5ea:	4a70      	ldr	r2, [pc, #448]	@ (800e7ac <_scanf_i+0x1e0>)
 800e5ec:	2903      	cmp	r1, #3
 800e5ee:	bf08      	it	eq
 800e5f0:	461a      	moveq	r2, r3
 800e5f2:	68a3      	ldr	r3, [r4, #8]
 800e5f4:	9201      	str	r2, [sp, #4]
 800e5f6:	1e5a      	subs	r2, r3, #1
 800e5f8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e5fc:	bf88      	it	hi
 800e5fe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e602:	4627      	mov	r7, r4
 800e604:	bf82      	ittt	hi
 800e606:	eb03 0905 	addhi.w	r9, r3, r5
 800e60a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e60e:	60a3      	strhi	r3, [r4, #8]
 800e610:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e614:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e618:	bf98      	it	ls
 800e61a:	f04f 0900 	movls.w	r9, #0
 800e61e:	6023      	str	r3, [r4, #0]
 800e620:	463d      	mov	r5, r7
 800e622:	f04f 0b00 	mov.w	fp, #0
 800e626:	6831      	ldr	r1, [r6, #0]
 800e628:	ab03      	add	r3, sp, #12
 800e62a:	7809      	ldrb	r1, [r1, #0]
 800e62c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e630:	2202      	movs	r2, #2
 800e632:	f7f1 fdd5 	bl	80001e0 <memchr>
 800e636:	b328      	cbz	r0, 800e684 <_scanf_i+0xb8>
 800e638:	f1bb 0f01 	cmp.w	fp, #1
 800e63c:	d159      	bne.n	800e6f2 <_scanf_i+0x126>
 800e63e:	6862      	ldr	r2, [r4, #4]
 800e640:	b92a      	cbnz	r2, 800e64e <_scanf_i+0x82>
 800e642:	6822      	ldr	r2, [r4, #0]
 800e644:	2108      	movs	r1, #8
 800e646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e64a:	6061      	str	r1, [r4, #4]
 800e64c:	6022      	str	r2, [r4, #0]
 800e64e:	6822      	ldr	r2, [r4, #0]
 800e650:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e654:	6022      	str	r2, [r4, #0]
 800e656:	68a2      	ldr	r2, [r4, #8]
 800e658:	1e51      	subs	r1, r2, #1
 800e65a:	60a1      	str	r1, [r4, #8]
 800e65c:	b192      	cbz	r2, 800e684 <_scanf_i+0xb8>
 800e65e:	6832      	ldr	r2, [r6, #0]
 800e660:	1c51      	adds	r1, r2, #1
 800e662:	6031      	str	r1, [r6, #0]
 800e664:	7812      	ldrb	r2, [r2, #0]
 800e666:	f805 2b01 	strb.w	r2, [r5], #1
 800e66a:	6872      	ldr	r2, [r6, #4]
 800e66c:	3a01      	subs	r2, #1
 800e66e:	2a00      	cmp	r2, #0
 800e670:	6072      	str	r2, [r6, #4]
 800e672:	dc07      	bgt.n	800e684 <_scanf_i+0xb8>
 800e674:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e678:	4631      	mov	r1, r6
 800e67a:	4650      	mov	r0, sl
 800e67c:	4790      	blx	r2
 800e67e:	2800      	cmp	r0, #0
 800e680:	f040 8085 	bne.w	800e78e <_scanf_i+0x1c2>
 800e684:	f10b 0b01 	add.w	fp, fp, #1
 800e688:	f1bb 0f03 	cmp.w	fp, #3
 800e68c:	d1cb      	bne.n	800e626 <_scanf_i+0x5a>
 800e68e:	6863      	ldr	r3, [r4, #4]
 800e690:	b90b      	cbnz	r3, 800e696 <_scanf_i+0xca>
 800e692:	230a      	movs	r3, #10
 800e694:	6063      	str	r3, [r4, #4]
 800e696:	6863      	ldr	r3, [r4, #4]
 800e698:	4945      	ldr	r1, [pc, #276]	@ (800e7b0 <_scanf_i+0x1e4>)
 800e69a:	6960      	ldr	r0, [r4, #20]
 800e69c:	1ac9      	subs	r1, r1, r3
 800e69e:	f000 f935 	bl	800e90c <__sccl>
 800e6a2:	f04f 0b00 	mov.w	fp, #0
 800e6a6:	68a3      	ldr	r3, [r4, #8]
 800e6a8:	6822      	ldr	r2, [r4, #0]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d03d      	beq.n	800e72a <_scanf_i+0x15e>
 800e6ae:	6831      	ldr	r1, [r6, #0]
 800e6b0:	6960      	ldr	r0, [r4, #20]
 800e6b2:	f891 c000 	ldrb.w	ip, [r1]
 800e6b6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e6ba:	2800      	cmp	r0, #0
 800e6bc:	d035      	beq.n	800e72a <_scanf_i+0x15e>
 800e6be:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e6c2:	d124      	bne.n	800e70e <_scanf_i+0x142>
 800e6c4:	0510      	lsls	r0, r2, #20
 800e6c6:	d522      	bpl.n	800e70e <_scanf_i+0x142>
 800e6c8:	f10b 0b01 	add.w	fp, fp, #1
 800e6cc:	f1b9 0f00 	cmp.w	r9, #0
 800e6d0:	d003      	beq.n	800e6da <_scanf_i+0x10e>
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	f109 39ff 	add.w	r9, r9, #4294967295
 800e6d8:	60a3      	str	r3, [r4, #8]
 800e6da:	6873      	ldr	r3, [r6, #4]
 800e6dc:	3b01      	subs	r3, #1
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	6073      	str	r3, [r6, #4]
 800e6e2:	dd1b      	ble.n	800e71c <_scanf_i+0x150>
 800e6e4:	6833      	ldr	r3, [r6, #0]
 800e6e6:	3301      	adds	r3, #1
 800e6e8:	6033      	str	r3, [r6, #0]
 800e6ea:	68a3      	ldr	r3, [r4, #8]
 800e6ec:	3b01      	subs	r3, #1
 800e6ee:	60a3      	str	r3, [r4, #8]
 800e6f0:	e7d9      	b.n	800e6a6 <_scanf_i+0xda>
 800e6f2:	f1bb 0f02 	cmp.w	fp, #2
 800e6f6:	d1ae      	bne.n	800e656 <_scanf_i+0x8a>
 800e6f8:	6822      	ldr	r2, [r4, #0]
 800e6fa:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e6fe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e702:	d1c4      	bne.n	800e68e <_scanf_i+0xc2>
 800e704:	2110      	movs	r1, #16
 800e706:	6061      	str	r1, [r4, #4]
 800e708:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e70c:	e7a2      	b.n	800e654 <_scanf_i+0x88>
 800e70e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e712:	6022      	str	r2, [r4, #0]
 800e714:	780b      	ldrb	r3, [r1, #0]
 800e716:	f805 3b01 	strb.w	r3, [r5], #1
 800e71a:	e7de      	b.n	800e6da <_scanf_i+0x10e>
 800e71c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e720:	4631      	mov	r1, r6
 800e722:	4650      	mov	r0, sl
 800e724:	4798      	blx	r3
 800e726:	2800      	cmp	r0, #0
 800e728:	d0df      	beq.n	800e6ea <_scanf_i+0x11e>
 800e72a:	6823      	ldr	r3, [r4, #0]
 800e72c:	05d9      	lsls	r1, r3, #23
 800e72e:	d50d      	bpl.n	800e74c <_scanf_i+0x180>
 800e730:	42bd      	cmp	r5, r7
 800e732:	d909      	bls.n	800e748 <_scanf_i+0x17c>
 800e734:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e738:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e73c:	4632      	mov	r2, r6
 800e73e:	4650      	mov	r0, sl
 800e740:	4798      	blx	r3
 800e742:	f105 39ff 	add.w	r9, r5, #4294967295
 800e746:	464d      	mov	r5, r9
 800e748:	42bd      	cmp	r5, r7
 800e74a:	d028      	beq.n	800e79e <_scanf_i+0x1d2>
 800e74c:	6822      	ldr	r2, [r4, #0]
 800e74e:	f012 0210 	ands.w	r2, r2, #16
 800e752:	d113      	bne.n	800e77c <_scanf_i+0x1b0>
 800e754:	702a      	strb	r2, [r5, #0]
 800e756:	6863      	ldr	r3, [r4, #4]
 800e758:	9e01      	ldr	r6, [sp, #4]
 800e75a:	4639      	mov	r1, r7
 800e75c:	4650      	mov	r0, sl
 800e75e:	47b0      	blx	r6
 800e760:	f8d8 3000 	ldr.w	r3, [r8]
 800e764:	6821      	ldr	r1, [r4, #0]
 800e766:	1d1a      	adds	r2, r3, #4
 800e768:	f8c8 2000 	str.w	r2, [r8]
 800e76c:	f011 0f20 	tst.w	r1, #32
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	d00f      	beq.n	800e794 <_scanf_i+0x1c8>
 800e774:	6018      	str	r0, [r3, #0]
 800e776:	68e3      	ldr	r3, [r4, #12]
 800e778:	3301      	adds	r3, #1
 800e77a:	60e3      	str	r3, [r4, #12]
 800e77c:	6923      	ldr	r3, [r4, #16]
 800e77e:	1bed      	subs	r5, r5, r7
 800e780:	445d      	add	r5, fp
 800e782:	442b      	add	r3, r5
 800e784:	6123      	str	r3, [r4, #16]
 800e786:	2000      	movs	r0, #0
 800e788:	b007      	add	sp, #28
 800e78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e78e:	f04f 0b00 	mov.w	fp, #0
 800e792:	e7ca      	b.n	800e72a <_scanf_i+0x15e>
 800e794:	07ca      	lsls	r2, r1, #31
 800e796:	bf4c      	ite	mi
 800e798:	8018      	strhmi	r0, [r3, #0]
 800e79a:	6018      	strpl	r0, [r3, #0]
 800e79c:	e7eb      	b.n	800e776 <_scanf_i+0x1aa>
 800e79e:	2001      	movs	r0, #1
 800e7a0:	e7f2      	b.n	800e788 <_scanf_i+0x1bc>
 800e7a2:	bf00      	nop
 800e7a4:	0800f238 	.word	0x0800f238
 800e7a8:	0800dead 	.word	0x0800dead
 800e7ac:	0800eb69 	.word	0x0800eb69
 800e7b0:	0800f3fc 	.word	0x0800f3fc

0800e7b4 <__sflush_r>:
 800e7b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7bc:	0716      	lsls	r6, r2, #28
 800e7be:	4605      	mov	r5, r0
 800e7c0:	460c      	mov	r4, r1
 800e7c2:	d454      	bmi.n	800e86e <__sflush_r+0xba>
 800e7c4:	684b      	ldr	r3, [r1, #4]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	dc02      	bgt.n	800e7d0 <__sflush_r+0x1c>
 800e7ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	dd48      	ble.n	800e862 <__sflush_r+0xae>
 800e7d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7d2:	2e00      	cmp	r6, #0
 800e7d4:	d045      	beq.n	800e862 <__sflush_r+0xae>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e7dc:	682f      	ldr	r7, [r5, #0]
 800e7de:	6a21      	ldr	r1, [r4, #32]
 800e7e0:	602b      	str	r3, [r5, #0]
 800e7e2:	d030      	beq.n	800e846 <__sflush_r+0x92>
 800e7e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e7e6:	89a3      	ldrh	r3, [r4, #12]
 800e7e8:	0759      	lsls	r1, r3, #29
 800e7ea:	d505      	bpl.n	800e7f8 <__sflush_r+0x44>
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	1ad2      	subs	r2, r2, r3
 800e7f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e7f2:	b10b      	cbz	r3, 800e7f8 <__sflush_r+0x44>
 800e7f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e7f6:	1ad2      	subs	r2, r2, r3
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7fc:	6a21      	ldr	r1, [r4, #32]
 800e7fe:	4628      	mov	r0, r5
 800e800:	47b0      	blx	r6
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	89a3      	ldrh	r3, [r4, #12]
 800e806:	d106      	bne.n	800e816 <__sflush_r+0x62>
 800e808:	6829      	ldr	r1, [r5, #0]
 800e80a:	291d      	cmp	r1, #29
 800e80c:	d82b      	bhi.n	800e866 <__sflush_r+0xb2>
 800e80e:	4a2a      	ldr	r2, [pc, #168]	@ (800e8b8 <__sflush_r+0x104>)
 800e810:	40ca      	lsrs	r2, r1
 800e812:	07d6      	lsls	r6, r2, #31
 800e814:	d527      	bpl.n	800e866 <__sflush_r+0xb2>
 800e816:	2200      	movs	r2, #0
 800e818:	6062      	str	r2, [r4, #4]
 800e81a:	04d9      	lsls	r1, r3, #19
 800e81c:	6922      	ldr	r2, [r4, #16]
 800e81e:	6022      	str	r2, [r4, #0]
 800e820:	d504      	bpl.n	800e82c <__sflush_r+0x78>
 800e822:	1c42      	adds	r2, r0, #1
 800e824:	d101      	bne.n	800e82a <__sflush_r+0x76>
 800e826:	682b      	ldr	r3, [r5, #0]
 800e828:	b903      	cbnz	r3, 800e82c <__sflush_r+0x78>
 800e82a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e82c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e82e:	602f      	str	r7, [r5, #0]
 800e830:	b1b9      	cbz	r1, 800e862 <__sflush_r+0xae>
 800e832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e836:	4299      	cmp	r1, r3
 800e838:	d002      	beq.n	800e840 <__sflush_r+0x8c>
 800e83a:	4628      	mov	r0, r5
 800e83c:	f7fe fa74 	bl	800cd28 <_free_r>
 800e840:	2300      	movs	r3, #0
 800e842:	6363      	str	r3, [r4, #52]	@ 0x34
 800e844:	e00d      	b.n	800e862 <__sflush_r+0xae>
 800e846:	2301      	movs	r3, #1
 800e848:	4628      	mov	r0, r5
 800e84a:	47b0      	blx	r6
 800e84c:	4602      	mov	r2, r0
 800e84e:	1c50      	adds	r0, r2, #1
 800e850:	d1c9      	bne.n	800e7e6 <__sflush_r+0x32>
 800e852:	682b      	ldr	r3, [r5, #0]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0c6      	beq.n	800e7e6 <__sflush_r+0x32>
 800e858:	2b1d      	cmp	r3, #29
 800e85a:	d001      	beq.n	800e860 <__sflush_r+0xac>
 800e85c:	2b16      	cmp	r3, #22
 800e85e:	d11e      	bne.n	800e89e <__sflush_r+0xea>
 800e860:	602f      	str	r7, [r5, #0]
 800e862:	2000      	movs	r0, #0
 800e864:	e022      	b.n	800e8ac <__sflush_r+0xf8>
 800e866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e86a:	b21b      	sxth	r3, r3
 800e86c:	e01b      	b.n	800e8a6 <__sflush_r+0xf2>
 800e86e:	690f      	ldr	r7, [r1, #16]
 800e870:	2f00      	cmp	r7, #0
 800e872:	d0f6      	beq.n	800e862 <__sflush_r+0xae>
 800e874:	0793      	lsls	r3, r2, #30
 800e876:	680e      	ldr	r6, [r1, #0]
 800e878:	bf08      	it	eq
 800e87a:	694b      	ldreq	r3, [r1, #20]
 800e87c:	600f      	str	r7, [r1, #0]
 800e87e:	bf18      	it	ne
 800e880:	2300      	movne	r3, #0
 800e882:	eba6 0807 	sub.w	r8, r6, r7
 800e886:	608b      	str	r3, [r1, #8]
 800e888:	f1b8 0f00 	cmp.w	r8, #0
 800e88c:	dde9      	ble.n	800e862 <__sflush_r+0xae>
 800e88e:	6a21      	ldr	r1, [r4, #32]
 800e890:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e892:	4643      	mov	r3, r8
 800e894:	463a      	mov	r2, r7
 800e896:	4628      	mov	r0, r5
 800e898:	47b0      	blx	r6
 800e89a:	2800      	cmp	r0, #0
 800e89c:	dc08      	bgt.n	800e8b0 <__sflush_r+0xfc>
 800e89e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8b0:	4407      	add	r7, r0
 800e8b2:	eba8 0800 	sub.w	r8, r8, r0
 800e8b6:	e7e7      	b.n	800e888 <__sflush_r+0xd4>
 800e8b8:	20400001 	.word	0x20400001

0800e8bc <_fflush_r>:
 800e8bc:	b538      	push	{r3, r4, r5, lr}
 800e8be:	690b      	ldr	r3, [r1, #16]
 800e8c0:	4605      	mov	r5, r0
 800e8c2:	460c      	mov	r4, r1
 800e8c4:	b913      	cbnz	r3, 800e8cc <_fflush_r+0x10>
 800e8c6:	2500      	movs	r5, #0
 800e8c8:	4628      	mov	r0, r5
 800e8ca:	bd38      	pop	{r3, r4, r5, pc}
 800e8cc:	b118      	cbz	r0, 800e8d6 <_fflush_r+0x1a>
 800e8ce:	6a03      	ldr	r3, [r0, #32]
 800e8d0:	b90b      	cbnz	r3, 800e8d6 <_fflush_r+0x1a>
 800e8d2:	f7fd fa47 	bl	800bd64 <__sinit>
 800e8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d0f3      	beq.n	800e8c6 <_fflush_r+0xa>
 800e8de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e8e0:	07d0      	lsls	r0, r2, #31
 800e8e2:	d404      	bmi.n	800e8ee <_fflush_r+0x32>
 800e8e4:	0599      	lsls	r1, r3, #22
 800e8e6:	d402      	bmi.n	800e8ee <_fflush_r+0x32>
 800e8e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e8ea:	f7fd fba4 	bl	800c036 <__retarget_lock_acquire_recursive>
 800e8ee:	4628      	mov	r0, r5
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	f7ff ff5f 	bl	800e7b4 <__sflush_r>
 800e8f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e8f8:	07da      	lsls	r2, r3, #31
 800e8fa:	4605      	mov	r5, r0
 800e8fc:	d4e4      	bmi.n	800e8c8 <_fflush_r+0xc>
 800e8fe:	89a3      	ldrh	r3, [r4, #12]
 800e900:	059b      	lsls	r3, r3, #22
 800e902:	d4e1      	bmi.n	800e8c8 <_fflush_r+0xc>
 800e904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e906:	f7fd fb97 	bl	800c038 <__retarget_lock_release_recursive>
 800e90a:	e7dd      	b.n	800e8c8 <_fflush_r+0xc>

0800e90c <__sccl>:
 800e90c:	b570      	push	{r4, r5, r6, lr}
 800e90e:	780b      	ldrb	r3, [r1, #0]
 800e910:	4604      	mov	r4, r0
 800e912:	2b5e      	cmp	r3, #94	@ 0x5e
 800e914:	bf0b      	itete	eq
 800e916:	784b      	ldrbeq	r3, [r1, #1]
 800e918:	1c4a      	addne	r2, r1, #1
 800e91a:	1c8a      	addeq	r2, r1, #2
 800e91c:	2100      	movne	r1, #0
 800e91e:	bf08      	it	eq
 800e920:	2101      	moveq	r1, #1
 800e922:	3801      	subs	r0, #1
 800e924:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e928:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e92c:	42a8      	cmp	r0, r5
 800e92e:	d1fb      	bne.n	800e928 <__sccl+0x1c>
 800e930:	b90b      	cbnz	r3, 800e936 <__sccl+0x2a>
 800e932:	1e50      	subs	r0, r2, #1
 800e934:	bd70      	pop	{r4, r5, r6, pc}
 800e936:	f081 0101 	eor.w	r1, r1, #1
 800e93a:	54e1      	strb	r1, [r4, r3]
 800e93c:	4610      	mov	r0, r2
 800e93e:	4602      	mov	r2, r0
 800e940:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e944:	2d2d      	cmp	r5, #45	@ 0x2d
 800e946:	d005      	beq.n	800e954 <__sccl+0x48>
 800e948:	2d5d      	cmp	r5, #93	@ 0x5d
 800e94a:	d016      	beq.n	800e97a <__sccl+0x6e>
 800e94c:	2d00      	cmp	r5, #0
 800e94e:	d0f1      	beq.n	800e934 <__sccl+0x28>
 800e950:	462b      	mov	r3, r5
 800e952:	e7f2      	b.n	800e93a <__sccl+0x2e>
 800e954:	7846      	ldrb	r6, [r0, #1]
 800e956:	2e5d      	cmp	r6, #93	@ 0x5d
 800e958:	d0fa      	beq.n	800e950 <__sccl+0x44>
 800e95a:	42b3      	cmp	r3, r6
 800e95c:	dcf8      	bgt.n	800e950 <__sccl+0x44>
 800e95e:	3002      	adds	r0, #2
 800e960:	461a      	mov	r2, r3
 800e962:	3201      	adds	r2, #1
 800e964:	4296      	cmp	r6, r2
 800e966:	54a1      	strb	r1, [r4, r2]
 800e968:	dcfb      	bgt.n	800e962 <__sccl+0x56>
 800e96a:	1af2      	subs	r2, r6, r3
 800e96c:	3a01      	subs	r2, #1
 800e96e:	1c5d      	adds	r5, r3, #1
 800e970:	42b3      	cmp	r3, r6
 800e972:	bfa8      	it	ge
 800e974:	2200      	movge	r2, #0
 800e976:	18ab      	adds	r3, r5, r2
 800e978:	e7e1      	b.n	800e93e <__sccl+0x32>
 800e97a:	4610      	mov	r0, r2
 800e97c:	e7da      	b.n	800e934 <__sccl+0x28>

0800e97e <__submore>:
 800e97e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e982:	460c      	mov	r4, r1
 800e984:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e986:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e98a:	4299      	cmp	r1, r3
 800e98c:	d11d      	bne.n	800e9ca <__submore+0x4c>
 800e98e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e992:	f7fb fc33 	bl	800a1fc <_malloc_r>
 800e996:	b918      	cbnz	r0, 800e9a0 <__submore+0x22>
 800e998:	f04f 30ff 	mov.w	r0, #4294967295
 800e99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e9a4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e9a6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e9aa:	6360      	str	r0, [r4, #52]	@ 0x34
 800e9ac:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e9b0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e9b4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e9b8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e9bc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e9c0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e9c4:	6020      	str	r0, [r4, #0]
 800e9c6:	2000      	movs	r0, #0
 800e9c8:	e7e8      	b.n	800e99c <__submore+0x1e>
 800e9ca:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e9cc:	0077      	lsls	r7, r6, #1
 800e9ce:	463a      	mov	r2, r7
 800e9d0:	f7fb fca0 	bl	800a314 <_realloc_r>
 800e9d4:	4605      	mov	r5, r0
 800e9d6:	2800      	cmp	r0, #0
 800e9d8:	d0de      	beq.n	800e998 <__submore+0x1a>
 800e9da:	eb00 0806 	add.w	r8, r0, r6
 800e9de:	4601      	mov	r1, r0
 800e9e0:	4632      	mov	r2, r6
 800e9e2:	4640      	mov	r0, r8
 800e9e4:	f7fd fb29 	bl	800c03a <memcpy>
 800e9e8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e9ec:	f8c4 8000 	str.w	r8, [r4]
 800e9f0:	e7e9      	b.n	800e9c6 <__submore+0x48>

0800e9f2 <memmove>:
 800e9f2:	4288      	cmp	r0, r1
 800e9f4:	b510      	push	{r4, lr}
 800e9f6:	eb01 0402 	add.w	r4, r1, r2
 800e9fa:	d902      	bls.n	800ea02 <memmove+0x10>
 800e9fc:	4284      	cmp	r4, r0
 800e9fe:	4623      	mov	r3, r4
 800ea00:	d807      	bhi.n	800ea12 <memmove+0x20>
 800ea02:	1e43      	subs	r3, r0, #1
 800ea04:	42a1      	cmp	r1, r4
 800ea06:	d008      	beq.n	800ea1a <memmove+0x28>
 800ea08:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea0c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea10:	e7f8      	b.n	800ea04 <memmove+0x12>
 800ea12:	4402      	add	r2, r0
 800ea14:	4601      	mov	r1, r0
 800ea16:	428a      	cmp	r2, r1
 800ea18:	d100      	bne.n	800ea1c <memmove+0x2a>
 800ea1a:	bd10      	pop	{r4, pc}
 800ea1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea20:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea24:	e7f7      	b.n	800ea16 <memmove+0x24>
	...

0800ea28 <__assert_func>:
 800ea28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea2a:	4614      	mov	r4, r2
 800ea2c:	461a      	mov	r2, r3
 800ea2e:	4b09      	ldr	r3, [pc, #36]	@ (800ea54 <__assert_func+0x2c>)
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	4605      	mov	r5, r0
 800ea34:	68d8      	ldr	r0, [r3, #12]
 800ea36:	b14c      	cbz	r4, 800ea4c <__assert_func+0x24>
 800ea38:	4b07      	ldr	r3, [pc, #28]	@ (800ea58 <__assert_func+0x30>)
 800ea3a:	9100      	str	r1, [sp, #0]
 800ea3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea40:	4906      	ldr	r1, [pc, #24]	@ (800ea5c <__assert_func+0x34>)
 800ea42:	462b      	mov	r3, r5
 800ea44:	f000 f892 	bl	800eb6c <fiprintf>
 800ea48:	f000 f8a2 	bl	800eb90 <abort>
 800ea4c:	4b04      	ldr	r3, [pc, #16]	@ (800ea60 <__assert_func+0x38>)
 800ea4e:	461c      	mov	r4, r3
 800ea50:	e7f3      	b.n	800ea3a <__assert_func+0x12>
 800ea52:	bf00      	nop
 800ea54:	20000274 	.word	0x20000274
 800ea58:	0800f407 	.word	0x0800f407
 800ea5c:	0800f414 	.word	0x0800f414
 800ea60:	0800f442 	.word	0x0800f442

0800ea64 <_calloc_r>:
 800ea64:	b570      	push	{r4, r5, r6, lr}
 800ea66:	fba1 5402 	umull	r5, r4, r1, r2
 800ea6a:	b934      	cbnz	r4, 800ea7a <_calloc_r+0x16>
 800ea6c:	4629      	mov	r1, r5
 800ea6e:	f7fb fbc5 	bl	800a1fc <_malloc_r>
 800ea72:	4606      	mov	r6, r0
 800ea74:	b928      	cbnz	r0, 800ea82 <_calloc_r+0x1e>
 800ea76:	4630      	mov	r0, r6
 800ea78:	bd70      	pop	{r4, r5, r6, pc}
 800ea7a:	220c      	movs	r2, #12
 800ea7c:	6002      	str	r2, [r0, #0]
 800ea7e:	2600      	movs	r6, #0
 800ea80:	e7f9      	b.n	800ea76 <_calloc_r+0x12>
 800ea82:	462a      	mov	r2, r5
 800ea84:	4621      	mov	r1, r4
 800ea86:	f7fd fa36 	bl	800bef6 <memset>
 800ea8a:	e7f4      	b.n	800ea76 <_calloc_r+0x12>

0800ea8c <_strtoul_l.isra.0>:
 800ea8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea90:	4e34      	ldr	r6, [pc, #208]	@ (800eb64 <_strtoul_l.isra.0+0xd8>)
 800ea92:	4686      	mov	lr, r0
 800ea94:	460d      	mov	r5, r1
 800ea96:	4628      	mov	r0, r5
 800ea98:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea9c:	5d37      	ldrb	r7, [r6, r4]
 800ea9e:	f017 0708 	ands.w	r7, r7, #8
 800eaa2:	d1f8      	bne.n	800ea96 <_strtoul_l.isra.0+0xa>
 800eaa4:	2c2d      	cmp	r4, #45	@ 0x2d
 800eaa6:	d110      	bne.n	800eaca <_strtoul_l.isra.0+0x3e>
 800eaa8:	782c      	ldrb	r4, [r5, #0]
 800eaaa:	2701      	movs	r7, #1
 800eaac:	1c85      	adds	r5, r0, #2
 800eaae:	f033 0010 	bics.w	r0, r3, #16
 800eab2:	d115      	bne.n	800eae0 <_strtoul_l.isra.0+0x54>
 800eab4:	2c30      	cmp	r4, #48	@ 0x30
 800eab6:	d10d      	bne.n	800ead4 <_strtoul_l.isra.0+0x48>
 800eab8:	7828      	ldrb	r0, [r5, #0]
 800eaba:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800eabe:	2858      	cmp	r0, #88	@ 0x58
 800eac0:	d108      	bne.n	800ead4 <_strtoul_l.isra.0+0x48>
 800eac2:	786c      	ldrb	r4, [r5, #1]
 800eac4:	3502      	adds	r5, #2
 800eac6:	2310      	movs	r3, #16
 800eac8:	e00a      	b.n	800eae0 <_strtoul_l.isra.0+0x54>
 800eaca:	2c2b      	cmp	r4, #43	@ 0x2b
 800eacc:	bf04      	itt	eq
 800eace:	782c      	ldrbeq	r4, [r5, #0]
 800ead0:	1c85      	addeq	r5, r0, #2
 800ead2:	e7ec      	b.n	800eaae <_strtoul_l.isra.0+0x22>
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d1f6      	bne.n	800eac6 <_strtoul_l.isra.0+0x3a>
 800ead8:	2c30      	cmp	r4, #48	@ 0x30
 800eada:	bf14      	ite	ne
 800eadc:	230a      	movne	r3, #10
 800eade:	2308      	moveq	r3, #8
 800eae0:	f04f 38ff 	mov.w	r8, #4294967295
 800eae4:	2600      	movs	r6, #0
 800eae6:	fbb8 f8f3 	udiv	r8, r8, r3
 800eaea:	fb03 f908 	mul.w	r9, r3, r8
 800eaee:	ea6f 0909 	mvn.w	r9, r9
 800eaf2:	4630      	mov	r0, r6
 800eaf4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800eaf8:	f1bc 0f09 	cmp.w	ip, #9
 800eafc:	d810      	bhi.n	800eb20 <_strtoul_l.isra.0+0x94>
 800eafe:	4664      	mov	r4, ip
 800eb00:	42a3      	cmp	r3, r4
 800eb02:	dd1e      	ble.n	800eb42 <_strtoul_l.isra.0+0xb6>
 800eb04:	f1b6 3fff 	cmp.w	r6, #4294967295
 800eb08:	d007      	beq.n	800eb1a <_strtoul_l.isra.0+0x8e>
 800eb0a:	4580      	cmp	r8, r0
 800eb0c:	d316      	bcc.n	800eb3c <_strtoul_l.isra.0+0xb0>
 800eb0e:	d101      	bne.n	800eb14 <_strtoul_l.isra.0+0x88>
 800eb10:	45a1      	cmp	r9, r4
 800eb12:	db13      	blt.n	800eb3c <_strtoul_l.isra.0+0xb0>
 800eb14:	fb00 4003 	mla	r0, r0, r3, r4
 800eb18:	2601      	movs	r6, #1
 800eb1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb1e:	e7e9      	b.n	800eaf4 <_strtoul_l.isra.0+0x68>
 800eb20:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800eb24:	f1bc 0f19 	cmp.w	ip, #25
 800eb28:	d801      	bhi.n	800eb2e <_strtoul_l.isra.0+0xa2>
 800eb2a:	3c37      	subs	r4, #55	@ 0x37
 800eb2c:	e7e8      	b.n	800eb00 <_strtoul_l.isra.0+0x74>
 800eb2e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800eb32:	f1bc 0f19 	cmp.w	ip, #25
 800eb36:	d804      	bhi.n	800eb42 <_strtoul_l.isra.0+0xb6>
 800eb38:	3c57      	subs	r4, #87	@ 0x57
 800eb3a:	e7e1      	b.n	800eb00 <_strtoul_l.isra.0+0x74>
 800eb3c:	f04f 36ff 	mov.w	r6, #4294967295
 800eb40:	e7eb      	b.n	800eb1a <_strtoul_l.isra.0+0x8e>
 800eb42:	1c73      	adds	r3, r6, #1
 800eb44:	d106      	bne.n	800eb54 <_strtoul_l.isra.0+0xc8>
 800eb46:	2322      	movs	r3, #34	@ 0x22
 800eb48:	f8ce 3000 	str.w	r3, [lr]
 800eb4c:	4630      	mov	r0, r6
 800eb4e:	b932      	cbnz	r2, 800eb5e <_strtoul_l.isra.0+0xd2>
 800eb50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb54:	b107      	cbz	r7, 800eb58 <_strtoul_l.isra.0+0xcc>
 800eb56:	4240      	negs	r0, r0
 800eb58:	2a00      	cmp	r2, #0
 800eb5a:	d0f9      	beq.n	800eb50 <_strtoul_l.isra.0+0xc4>
 800eb5c:	b106      	cbz	r6, 800eb60 <_strtoul_l.isra.0+0xd4>
 800eb5e:	1e69      	subs	r1, r5, #1
 800eb60:	6011      	str	r1, [r2, #0]
 800eb62:	e7f5      	b.n	800eb50 <_strtoul_l.isra.0+0xc4>
 800eb64:	0800f499 	.word	0x0800f499

0800eb68 <_strtoul_r>:
 800eb68:	f7ff bf90 	b.w	800ea8c <_strtoul_l.isra.0>

0800eb6c <fiprintf>:
 800eb6c:	b40e      	push	{r1, r2, r3}
 800eb6e:	b503      	push	{r0, r1, lr}
 800eb70:	4601      	mov	r1, r0
 800eb72:	ab03      	add	r3, sp, #12
 800eb74:	4805      	ldr	r0, [pc, #20]	@ (800eb8c <fiprintf+0x20>)
 800eb76:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb7a:	6800      	ldr	r0, [r0, #0]
 800eb7c:	9301      	str	r3, [sp, #4]
 800eb7e:	f000 f837 	bl	800ebf0 <_vfiprintf_r>
 800eb82:	b002      	add	sp, #8
 800eb84:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb88:	b003      	add	sp, #12
 800eb8a:	4770      	bx	lr
 800eb8c:	20000274 	.word	0x20000274

0800eb90 <abort>:
 800eb90:	b508      	push	{r3, lr}
 800eb92:	2006      	movs	r0, #6
 800eb94:	f000 fa00 	bl	800ef98 <raise>
 800eb98:	2001      	movs	r0, #1
 800eb9a:	f7f3 febb 	bl	8002914 <_exit>

0800eb9e <__sfputc_r>:
 800eb9e:	6893      	ldr	r3, [r2, #8]
 800eba0:	3b01      	subs	r3, #1
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	b410      	push	{r4}
 800eba6:	6093      	str	r3, [r2, #8]
 800eba8:	da08      	bge.n	800ebbc <__sfputc_r+0x1e>
 800ebaa:	6994      	ldr	r4, [r2, #24]
 800ebac:	42a3      	cmp	r3, r4
 800ebae:	db01      	blt.n	800ebb4 <__sfputc_r+0x16>
 800ebb0:	290a      	cmp	r1, #10
 800ebb2:	d103      	bne.n	800ebbc <__sfputc_r+0x1e>
 800ebb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebb8:	f000 b932 	b.w	800ee20 <__swbuf_r>
 800ebbc:	6813      	ldr	r3, [r2, #0]
 800ebbe:	1c58      	adds	r0, r3, #1
 800ebc0:	6010      	str	r0, [r2, #0]
 800ebc2:	7019      	strb	r1, [r3, #0]
 800ebc4:	4608      	mov	r0, r1
 800ebc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebca:	4770      	bx	lr

0800ebcc <__sfputs_r>:
 800ebcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebce:	4606      	mov	r6, r0
 800ebd0:	460f      	mov	r7, r1
 800ebd2:	4614      	mov	r4, r2
 800ebd4:	18d5      	adds	r5, r2, r3
 800ebd6:	42ac      	cmp	r4, r5
 800ebd8:	d101      	bne.n	800ebde <__sfputs_r+0x12>
 800ebda:	2000      	movs	r0, #0
 800ebdc:	e007      	b.n	800ebee <__sfputs_r+0x22>
 800ebde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebe2:	463a      	mov	r2, r7
 800ebe4:	4630      	mov	r0, r6
 800ebe6:	f7ff ffda 	bl	800eb9e <__sfputc_r>
 800ebea:	1c43      	adds	r3, r0, #1
 800ebec:	d1f3      	bne.n	800ebd6 <__sfputs_r+0xa>
 800ebee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ebf0 <_vfiprintf_r>:
 800ebf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebf4:	460d      	mov	r5, r1
 800ebf6:	b09d      	sub	sp, #116	@ 0x74
 800ebf8:	4614      	mov	r4, r2
 800ebfa:	4698      	mov	r8, r3
 800ebfc:	4606      	mov	r6, r0
 800ebfe:	b118      	cbz	r0, 800ec08 <_vfiprintf_r+0x18>
 800ec00:	6a03      	ldr	r3, [r0, #32]
 800ec02:	b90b      	cbnz	r3, 800ec08 <_vfiprintf_r+0x18>
 800ec04:	f7fd f8ae 	bl	800bd64 <__sinit>
 800ec08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec0a:	07d9      	lsls	r1, r3, #31
 800ec0c:	d405      	bmi.n	800ec1a <_vfiprintf_r+0x2a>
 800ec0e:	89ab      	ldrh	r3, [r5, #12]
 800ec10:	059a      	lsls	r2, r3, #22
 800ec12:	d402      	bmi.n	800ec1a <_vfiprintf_r+0x2a>
 800ec14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec16:	f7fd fa0e 	bl	800c036 <__retarget_lock_acquire_recursive>
 800ec1a:	89ab      	ldrh	r3, [r5, #12]
 800ec1c:	071b      	lsls	r3, r3, #28
 800ec1e:	d501      	bpl.n	800ec24 <_vfiprintf_r+0x34>
 800ec20:	692b      	ldr	r3, [r5, #16]
 800ec22:	b99b      	cbnz	r3, 800ec4c <_vfiprintf_r+0x5c>
 800ec24:	4629      	mov	r1, r5
 800ec26:	4630      	mov	r0, r6
 800ec28:	f000 f938 	bl	800ee9c <__swsetup_r>
 800ec2c:	b170      	cbz	r0, 800ec4c <_vfiprintf_r+0x5c>
 800ec2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec30:	07dc      	lsls	r4, r3, #31
 800ec32:	d504      	bpl.n	800ec3e <_vfiprintf_r+0x4e>
 800ec34:	f04f 30ff 	mov.w	r0, #4294967295
 800ec38:	b01d      	add	sp, #116	@ 0x74
 800ec3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3e:	89ab      	ldrh	r3, [r5, #12]
 800ec40:	0598      	lsls	r0, r3, #22
 800ec42:	d4f7      	bmi.n	800ec34 <_vfiprintf_r+0x44>
 800ec44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec46:	f7fd f9f7 	bl	800c038 <__retarget_lock_release_recursive>
 800ec4a:	e7f3      	b.n	800ec34 <_vfiprintf_r+0x44>
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec50:	2320      	movs	r3, #32
 800ec52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec56:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec5a:	2330      	movs	r3, #48	@ 0x30
 800ec5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ee0c <_vfiprintf_r+0x21c>
 800ec60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec64:	f04f 0901 	mov.w	r9, #1
 800ec68:	4623      	mov	r3, r4
 800ec6a:	469a      	mov	sl, r3
 800ec6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec70:	b10a      	cbz	r2, 800ec76 <_vfiprintf_r+0x86>
 800ec72:	2a25      	cmp	r2, #37	@ 0x25
 800ec74:	d1f9      	bne.n	800ec6a <_vfiprintf_r+0x7a>
 800ec76:	ebba 0b04 	subs.w	fp, sl, r4
 800ec7a:	d00b      	beq.n	800ec94 <_vfiprintf_r+0xa4>
 800ec7c:	465b      	mov	r3, fp
 800ec7e:	4622      	mov	r2, r4
 800ec80:	4629      	mov	r1, r5
 800ec82:	4630      	mov	r0, r6
 800ec84:	f7ff ffa2 	bl	800ebcc <__sfputs_r>
 800ec88:	3001      	adds	r0, #1
 800ec8a:	f000 80a7 	beq.w	800eddc <_vfiprintf_r+0x1ec>
 800ec8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec90:	445a      	add	r2, fp
 800ec92:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec94:	f89a 3000 	ldrb.w	r3, [sl]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	f000 809f 	beq.w	800eddc <_vfiprintf_r+0x1ec>
 800ec9e:	2300      	movs	r3, #0
 800eca0:	f04f 32ff 	mov.w	r2, #4294967295
 800eca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eca8:	f10a 0a01 	add.w	sl, sl, #1
 800ecac:	9304      	str	r3, [sp, #16]
 800ecae:	9307      	str	r3, [sp, #28]
 800ecb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecb4:	931a      	str	r3, [sp, #104]	@ 0x68
 800ecb6:	4654      	mov	r4, sl
 800ecb8:	2205      	movs	r2, #5
 800ecba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecbe:	4853      	ldr	r0, [pc, #332]	@ (800ee0c <_vfiprintf_r+0x21c>)
 800ecc0:	f7f1 fa8e 	bl	80001e0 <memchr>
 800ecc4:	9a04      	ldr	r2, [sp, #16]
 800ecc6:	b9d8      	cbnz	r0, 800ed00 <_vfiprintf_r+0x110>
 800ecc8:	06d1      	lsls	r1, r2, #27
 800ecca:	bf44      	itt	mi
 800eccc:	2320      	movmi	r3, #32
 800ecce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecd2:	0713      	lsls	r3, r2, #28
 800ecd4:	bf44      	itt	mi
 800ecd6:	232b      	movmi	r3, #43	@ 0x2b
 800ecd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecdc:	f89a 3000 	ldrb.w	r3, [sl]
 800ece0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ece2:	d015      	beq.n	800ed10 <_vfiprintf_r+0x120>
 800ece4:	9a07      	ldr	r2, [sp, #28]
 800ece6:	4654      	mov	r4, sl
 800ece8:	2000      	movs	r0, #0
 800ecea:	f04f 0c0a 	mov.w	ip, #10
 800ecee:	4621      	mov	r1, r4
 800ecf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecf4:	3b30      	subs	r3, #48	@ 0x30
 800ecf6:	2b09      	cmp	r3, #9
 800ecf8:	d94b      	bls.n	800ed92 <_vfiprintf_r+0x1a2>
 800ecfa:	b1b0      	cbz	r0, 800ed2a <_vfiprintf_r+0x13a>
 800ecfc:	9207      	str	r2, [sp, #28]
 800ecfe:	e014      	b.n	800ed2a <_vfiprintf_r+0x13a>
 800ed00:	eba0 0308 	sub.w	r3, r0, r8
 800ed04:	fa09 f303 	lsl.w	r3, r9, r3
 800ed08:	4313      	orrs	r3, r2
 800ed0a:	9304      	str	r3, [sp, #16]
 800ed0c:	46a2      	mov	sl, r4
 800ed0e:	e7d2      	b.n	800ecb6 <_vfiprintf_r+0xc6>
 800ed10:	9b03      	ldr	r3, [sp, #12]
 800ed12:	1d19      	adds	r1, r3, #4
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	9103      	str	r1, [sp, #12]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	bfbb      	ittet	lt
 800ed1c:	425b      	neglt	r3, r3
 800ed1e:	f042 0202 	orrlt.w	r2, r2, #2
 800ed22:	9307      	strge	r3, [sp, #28]
 800ed24:	9307      	strlt	r3, [sp, #28]
 800ed26:	bfb8      	it	lt
 800ed28:	9204      	strlt	r2, [sp, #16]
 800ed2a:	7823      	ldrb	r3, [r4, #0]
 800ed2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed2e:	d10a      	bne.n	800ed46 <_vfiprintf_r+0x156>
 800ed30:	7863      	ldrb	r3, [r4, #1]
 800ed32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed34:	d132      	bne.n	800ed9c <_vfiprintf_r+0x1ac>
 800ed36:	9b03      	ldr	r3, [sp, #12]
 800ed38:	1d1a      	adds	r2, r3, #4
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	9203      	str	r2, [sp, #12]
 800ed3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed42:	3402      	adds	r4, #2
 800ed44:	9305      	str	r3, [sp, #20]
 800ed46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ee1c <_vfiprintf_r+0x22c>
 800ed4a:	7821      	ldrb	r1, [r4, #0]
 800ed4c:	2203      	movs	r2, #3
 800ed4e:	4650      	mov	r0, sl
 800ed50:	f7f1 fa46 	bl	80001e0 <memchr>
 800ed54:	b138      	cbz	r0, 800ed66 <_vfiprintf_r+0x176>
 800ed56:	9b04      	ldr	r3, [sp, #16]
 800ed58:	eba0 000a 	sub.w	r0, r0, sl
 800ed5c:	2240      	movs	r2, #64	@ 0x40
 800ed5e:	4082      	lsls	r2, r0
 800ed60:	4313      	orrs	r3, r2
 800ed62:	3401      	adds	r4, #1
 800ed64:	9304      	str	r3, [sp, #16]
 800ed66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed6a:	4829      	ldr	r0, [pc, #164]	@ (800ee10 <_vfiprintf_r+0x220>)
 800ed6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed70:	2206      	movs	r2, #6
 800ed72:	f7f1 fa35 	bl	80001e0 <memchr>
 800ed76:	2800      	cmp	r0, #0
 800ed78:	d03f      	beq.n	800edfa <_vfiprintf_r+0x20a>
 800ed7a:	4b26      	ldr	r3, [pc, #152]	@ (800ee14 <_vfiprintf_r+0x224>)
 800ed7c:	bb1b      	cbnz	r3, 800edc6 <_vfiprintf_r+0x1d6>
 800ed7e:	9b03      	ldr	r3, [sp, #12]
 800ed80:	3307      	adds	r3, #7
 800ed82:	f023 0307 	bic.w	r3, r3, #7
 800ed86:	3308      	adds	r3, #8
 800ed88:	9303      	str	r3, [sp, #12]
 800ed8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed8c:	443b      	add	r3, r7
 800ed8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed90:	e76a      	b.n	800ec68 <_vfiprintf_r+0x78>
 800ed92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed96:	460c      	mov	r4, r1
 800ed98:	2001      	movs	r0, #1
 800ed9a:	e7a8      	b.n	800ecee <_vfiprintf_r+0xfe>
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	3401      	adds	r4, #1
 800eda0:	9305      	str	r3, [sp, #20]
 800eda2:	4619      	mov	r1, r3
 800eda4:	f04f 0c0a 	mov.w	ip, #10
 800eda8:	4620      	mov	r0, r4
 800edaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edae:	3a30      	subs	r2, #48	@ 0x30
 800edb0:	2a09      	cmp	r2, #9
 800edb2:	d903      	bls.n	800edbc <_vfiprintf_r+0x1cc>
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d0c6      	beq.n	800ed46 <_vfiprintf_r+0x156>
 800edb8:	9105      	str	r1, [sp, #20]
 800edba:	e7c4      	b.n	800ed46 <_vfiprintf_r+0x156>
 800edbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800edc0:	4604      	mov	r4, r0
 800edc2:	2301      	movs	r3, #1
 800edc4:	e7f0      	b.n	800eda8 <_vfiprintf_r+0x1b8>
 800edc6:	ab03      	add	r3, sp, #12
 800edc8:	9300      	str	r3, [sp, #0]
 800edca:	462a      	mov	r2, r5
 800edcc:	4b12      	ldr	r3, [pc, #72]	@ (800ee18 <_vfiprintf_r+0x228>)
 800edce:	a904      	add	r1, sp, #16
 800edd0:	4630      	mov	r0, r6
 800edd2:	f7fc f977 	bl	800b0c4 <_printf_float>
 800edd6:	4607      	mov	r7, r0
 800edd8:	1c78      	adds	r0, r7, #1
 800edda:	d1d6      	bne.n	800ed8a <_vfiprintf_r+0x19a>
 800eddc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800edde:	07d9      	lsls	r1, r3, #31
 800ede0:	d405      	bmi.n	800edee <_vfiprintf_r+0x1fe>
 800ede2:	89ab      	ldrh	r3, [r5, #12]
 800ede4:	059a      	lsls	r2, r3, #22
 800ede6:	d402      	bmi.n	800edee <_vfiprintf_r+0x1fe>
 800ede8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800edea:	f7fd f925 	bl	800c038 <__retarget_lock_release_recursive>
 800edee:	89ab      	ldrh	r3, [r5, #12]
 800edf0:	065b      	lsls	r3, r3, #25
 800edf2:	f53f af1f 	bmi.w	800ec34 <_vfiprintf_r+0x44>
 800edf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edf8:	e71e      	b.n	800ec38 <_vfiprintf_r+0x48>
 800edfa:	ab03      	add	r3, sp, #12
 800edfc:	9300      	str	r3, [sp, #0]
 800edfe:	462a      	mov	r2, r5
 800ee00:	4b05      	ldr	r3, [pc, #20]	@ (800ee18 <_vfiprintf_r+0x228>)
 800ee02:	a904      	add	r1, sp, #16
 800ee04:	4630      	mov	r0, r6
 800ee06:	f7fc fbf5 	bl	800b5f4 <_printf_i>
 800ee0a:	e7e4      	b.n	800edd6 <_vfiprintf_r+0x1e6>
 800ee0c:	0800f3db 	.word	0x0800f3db
 800ee10:	0800f3e5 	.word	0x0800f3e5
 800ee14:	0800b0c5 	.word	0x0800b0c5
 800ee18:	0800ebcd 	.word	0x0800ebcd
 800ee1c:	0800f3e1 	.word	0x0800f3e1

0800ee20 <__swbuf_r>:
 800ee20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee22:	460e      	mov	r6, r1
 800ee24:	4614      	mov	r4, r2
 800ee26:	4605      	mov	r5, r0
 800ee28:	b118      	cbz	r0, 800ee32 <__swbuf_r+0x12>
 800ee2a:	6a03      	ldr	r3, [r0, #32]
 800ee2c:	b90b      	cbnz	r3, 800ee32 <__swbuf_r+0x12>
 800ee2e:	f7fc ff99 	bl	800bd64 <__sinit>
 800ee32:	69a3      	ldr	r3, [r4, #24]
 800ee34:	60a3      	str	r3, [r4, #8]
 800ee36:	89a3      	ldrh	r3, [r4, #12]
 800ee38:	071a      	lsls	r2, r3, #28
 800ee3a:	d501      	bpl.n	800ee40 <__swbuf_r+0x20>
 800ee3c:	6923      	ldr	r3, [r4, #16]
 800ee3e:	b943      	cbnz	r3, 800ee52 <__swbuf_r+0x32>
 800ee40:	4621      	mov	r1, r4
 800ee42:	4628      	mov	r0, r5
 800ee44:	f000 f82a 	bl	800ee9c <__swsetup_r>
 800ee48:	b118      	cbz	r0, 800ee52 <__swbuf_r+0x32>
 800ee4a:	f04f 37ff 	mov.w	r7, #4294967295
 800ee4e:	4638      	mov	r0, r7
 800ee50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee52:	6823      	ldr	r3, [r4, #0]
 800ee54:	6922      	ldr	r2, [r4, #16]
 800ee56:	1a98      	subs	r0, r3, r2
 800ee58:	6963      	ldr	r3, [r4, #20]
 800ee5a:	b2f6      	uxtb	r6, r6
 800ee5c:	4283      	cmp	r3, r0
 800ee5e:	4637      	mov	r7, r6
 800ee60:	dc05      	bgt.n	800ee6e <__swbuf_r+0x4e>
 800ee62:	4621      	mov	r1, r4
 800ee64:	4628      	mov	r0, r5
 800ee66:	f7ff fd29 	bl	800e8bc <_fflush_r>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	d1ed      	bne.n	800ee4a <__swbuf_r+0x2a>
 800ee6e:	68a3      	ldr	r3, [r4, #8]
 800ee70:	3b01      	subs	r3, #1
 800ee72:	60a3      	str	r3, [r4, #8]
 800ee74:	6823      	ldr	r3, [r4, #0]
 800ee76:	1c5a      	adds	r2, r3, #1
 800ee78:	6022      	str	r2, [r4, #0]
 800ee7a:	701e      	strb	r6, [r3, #0]
 800ee7c:	6962      	ldr	r2, [r4, #20]
 800ee7e:	1c43      	adds	r3, r0, #1
 800ee80:	429a      	cmp	r2, r3
 800ee82:	d004      	beq.n	800ee8e <__swbuf_r+0x6e>
 800ee84:	89a3      	ldrh	r3, [r4, #12]
 800ee86:	07db      	lsls	r3, r3, #31
 800ee88:	d5e1      	bpl.n	800ee4e <__swbuf_r+0x2e>
 800ee8a:	2e0a      	cmp	r6, #10
 800ee8c:	d1df      	bne.n	800ee4e <__swbuf_r+0x2e>
 800ee8e:	4621      	mov	r1, r4
 800ee90:	4628      	mov	r0, r5
 800ee92:	f7ff fd13 	bl	800e8bc <_fflush_r>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d0d9      	beq.n	800ee4e <__swbuf_r+0x2e>
 800ee9a:	e7d6      	b.n	800ee4a <__swbuf_r+0x2a>

0800ee9c <__swsetup_r>:
 800ee9c:	b538      	push	{r3, r4, r5, lr}
 800ee9e:	4b29      	ldr	r3, [pc, #164]	@ (800ef44 <__swsetup_r+0xa8>)
 800eea0:	4605      	mov	r5, r0
 800eea2:	6818      	ldr	r0, [r3, #0]
 800eea4:	460c      	mov	r4, r1
 800eea6:	b118      	cbz	r0, 800eeb0 <__swsetup_r+0x14>
 800eea8:	6a03      	ldr	r3, [r0, #32]
 800eeaa:	b90b      	cbnz	r3, 800eeb0 <__swsetup_r+0x14>
 800eeac:	f7fc ff5a 	bl	800bd64 <__sinit>
 800eeb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eeb4:	0719      	lsls	r1, r3, #28
 800eeb6:	d422      	bmi.n	800eefe <__swsetup_r+0x62>
 800eeb8:	06da      	lsls	r2, r3, #27
 800eeba:	d407      	bmi.n	800eecc <__swsetup_r+0x30>
 800eebc:	2209      	movs	r2, #9
 800eebe:	602a      	str	r2, [r5, #0]
 800eec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eec4:	81a3      	strh	r3, [r4, #12]
 800eec6:	f04f 30ff 	mov.w	r0, #4294967295
 800eeca:	e033      	b.n	800ef34 <__swsetup_r+0x98>
 800eecc:	0758      	lsls	r0, r3, #29
 800eece:	d512      	bpl.n	800eef6 <__swsetup_r+0x5a>
 800eed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eed2:	b141      	cbz	r1, 800eee6 <__swsetup_r+0x4a>
 800eed4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eed8:	4299      	cmp	r1, r3
 800eeda:	d002      	beq.n	800eee2 <__swsetup_r+0x46>
 800eedc:	4628      	mov	r0, r5
 800eede:	f7fd ff23 	bl	800cd28 <_free_r>
 800eee2:	2300      	movs	r3, #0
 800eee4:	6363      	str	r3, [r4, #52]	@ 0x34
 800eee6:	89a3      	ldrh	r3, [r4, #12]
 800eee8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eeec:	81a3      	strh	r3, [r4, #12]
 800eeee:	2300      	movs	r3, #0
 800eef0:	6063      	str	r3, [r4, #4]
 800eef2:	6923      	ldr	r3, [r4, #16]
 800eef4:	6023      	str	r3, [r4, #0]
 800eef6:	89a3      	ldrh	r3, [r4, #12]
 800eef8:	f043 0308 	orr.w	r3, r3, #8
 800eefc:	81a3      	strh	r3, [r4, #12]
 800eefe:	6923      	ldr	r3, [r4, #16]
 800ef00:	b94b      	cbnz	r3, 800ef16 <__swsetup_r+0x7a>
 800ef02:	89a3      	ldrh	r3, [r4, #12]
 800ef04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef0c:	d003      	beq.n	800ef16 <__swsetup_r+0x7a>
 800ef0e:	4621      	mov	r1, r4
 800ef10:	4628      	mov	r0, r5
 800ef12:	f000 f883 	bl	800f01c <__smakebuf_r>
 800ef16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef1a:	f013 0201 	ands.w	r2, r3, #1
 800ef1e:	d00a      	beq.n	800ef36 <__swsetup_r+0x9a>
 800ef20:	2200      	movs	r2, #0
 800ef22:	60a2      	str	r2, [r4, #8]
 800ef24:	6962      	ldr	r2, [r4, #20]
 800ef26:	4252      	negs	r2, r2
 800ef28:	61a2      	str	r2, [r4, #24]
 800ef2a:	6922      	ldr	r2, [r4, #16]
 800ef2c:	b942      	cbnz	r2, 800ef40 <__swsetup_r+0xa4>
 800ef2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef32:	d1c5      	bne.n	800eec0 <__swsetup_r+0x24>
 800ef34:	bd38      	pop	{r3, r4, r5, pc}
 800ef36:	0799      	lsls	r1, r3, #30
 800ef38:	bf58      	it	pl
 800ef3a:	6962      	ldrpl	r2, [r4, #20]
 800ef3c:	60a2      	str	r2, [r4, #8]
 800ef3e:	e7f4      	b.n	800ef2a <__swsetup_r+0x8e>
 800ef40:	2000      	movs	r0, #0
 800ef42:	e7f7      	b.n	800ef34 <__swsetup_r+0x98>
 800ef44:	20000274 	.word	0x20000274

0800ef48 <_raise_r>:
 800ef48:	291f      	cmp	r1, #31
 800ef4a:	b538      	push	{r3, r4, r5, lr}
 800ef4c:	4605      	mov	r5, r0
 800ef4e:	460c      	mov	r4, r1
 800ef50:	d904      	bls.n	800ef5c <_raise_r+0x14>
 800ef52:	2316      	movs	r3, #22
 800ef54:	6003      	str	r3, [r0, #0]
 800ef56:	f04f 30ff 	mov.w	r0, #4294967295
 800ef5a:	bd38      	pop	{r3, r4, r5, pc}
 800ef5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ef5e:	b112      	cbz	r2, 800ef66 <_raise_r+0x1e>
 800ef60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef64:	b94b      	cbnz	r3, 800ef7a <_raise_r+0x32>
 800ef66:	4628      	mov	r0, r5
 800ef68:	f000 f830 	bl	800efcc <_getpid_r>
 800ef6c:	4622      	mov	r2, r4
 800ef6e:	4601      	mov	r1, r0
 800ef70:	4628      	mov	r0, r5
 800ef72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef76:	f000 b817 	b.w	800efa8 <_kill_r>
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d00a      	beq.n	800ef94 <_raise_r+0x4c>
 800ef7e:	1c59      	adds	r1, r3, #1
 800ef80:	d103      	bne.n	800ef8a <_raise_r+0x42>
 800ef82:	2316      	movs	r3, #22
 800ef84:	6003      	str	r3, [r0, #0]
 800ef86:	2001      	movs	r0, #1
 800ef88:	e7e7      	b.n	800ef5a <_raise_r+0x12>
 800ef8a:	2100      	movs	r1, #0
 800ef8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ef90:	4620      	mov	r0, r4
 800ef92:	4798      	blx	r3
 800ef94:	2000      	movs	r0, #0
 800ef96:	e7e0      	b.n	800ef5a <_raise_r+0x12>

0800ef98 <raise>:
 800ef98:	4b02      	ldr	r3, [pc, #8]	@ (800efa4 <raise+0xc>)
 800ef9a:	4601      	mov	r1, r0
 800ef9c:	6818      	ldr	r0, [r3, #0]
 800ef9e:	f7ff bfd3 	b.w	800ef48 <_raise_r>
 800efa2:	bf00      	nop
 800efa4:	20000274 	.word	0x20000274

0800efa8 <_kill_r>:
 800efa8:	b538      	push	{r3, r4, r5, lr}
 800efaa:	4d07      	ldr	r5, [pc, #28]	@ (800efc8 <_kill_r+0x20>)
 800efac:	2300      	movs	r3, #0
 800efae:	4604      	mov	r4, r0
 800efb0:	4608      	mov	r0, r1
 800efb2:	4611      	mov	r1, r2
 800efb4:	602b      	str	r3, [r5, #0]
 800efb6:	f7f3 fc9d 	bl	80028f4 <_kill>
 800efba:	1c43      	adds	r3, r0, #1
 800efbc:	d102      	bne.n	800efc4 <_kill_r+0x1c>
 800efbe:	682b      	ldr	r3, [r5, #0]
 800efc0:	b103      	cbz	r3, 800efc4 <_kill_r+0x1c>
 800efc2:	6023      	str	r3, [r4, #0]
 800efc4:	bd38      	pop	{r3, r4, r5, pc}
 800efc6:	bf00      	nop
 800efc8:	20002440 	.word	0x20002440

0800efcc <_getpid_r>:
 800efcc:	f7f3 bc8a 	b.w	80028e4 <_getpid>

0800efd0 <__swhatbuf_r>:
 800efd0:	b570      	push	{r4, r5, r6, lr}
 800efd2:	460c      	mov	r4, r1
 800efd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efd8:	2900      	cmp	r1, #0
 800efda:	b096      	sub	sp, #88	@ 0x58
 800efdc:	4615      	mov	r5, r2
 800efde:	461e      	mov	r6, r3
 800efe0:	da0d      	bge.n	800effe <__swhatbuf_r+0x2e>
 800efe2:	89a3      	ldrh	r3, [r4, #12]
 800efe4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800efe8:	f04f 0100 	mov.w	r1, #0
 800efec:	bf14      	ite	ne
 800efee:	2340      	movne	r3, #64	@ 0x40
 800eff0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eff4:	2000      	movs	r0, #0
 800eff6:	6031      	str	r1, [r6, #0]
 800eff8:	602b      	str	r3, [r5, #0]
 800effa:	b016      	add	sp, #88	@ 0x58
 800effc:	bd70      	pop	{r4, r5, r6, pc}
 800effe:	466a      	mov	r2, sp
 800f000:	f000 f848 	bl	800f094 <_fstat_r>
 800f004:	2800      	cmp	r0, #0
 800f006:	dbec      	blt.n	800efe2 <__swhatbuf_r+0x12>
 800f008:	9901      	ldr	r1, [sp, #4]
 800f00a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f00e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f012:	4259      	negs	r1, r3
 800f014:	4159      	adcs	r1, r3
 800f016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f01a:	e7eb      	b.n	800eff4 <__swhatbuf_r+0x24>

0800f01c <__smakebuf_r>:
 800f01c:	898b      	ldrh	r3, [r1, #12]
 800f01e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f020:	079d      	lsls	r5, r3, #30
 800f022:	4606      	mov	r6, r0
 800f024:	460c      	mov	r4, r1
 800f026:	d507      	bpl.n	800f038 <__smakebuf_r+0x1c>
 800f028:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f02c:	6023      	str	r3, [r4, #0]
 800f02e:	6123      	str	r3, [r4, #16]
 800f030:	2301      	movs	r3, #1
 800f032:	6163      	str	r3, [r4, #20]
 800f034:	b003      	add	sp, #12
 800f036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f038:	ab01      	add	r3, sp, #4
 800f03a:	466a      	mov	r2, sp
 800f03c:	f7ff ffc8 	bl	800efd0 <__swhatbuf_r>
 800f040:	9f00      	ldr	r7, [sp, #0]
 800f042:	4605      	mov	r5, r0
 800f044:	4639      	mov	r1, r7
 800f046:	4630      	mov	r0, r6
 800f048:	f7fb f8d8 	bl	800a1fc <_malloc_r>
 800f04c:	b948      	cbnz	r0, 800f062 <__smakebuf_r+0x46>
 800f04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f052:	059a      	lsls	r2, r3, #22
 800f054:	d4ee      	bmi.n	800f034 <__smakebuf_r+0x18>
 800f056:	f023 0303 	bic.w	r3, r3, #3
 800f05a:	f043 0302 	orr.w	r3, r3, #2
 800f05e:	81a3      	strh	r3, [r4, #12]
 800f060:	e7e2      	b.n	800f028 <__smakebuf_r+0xc>
 800f062:	89a3      	ldrh	r3, [r4, #12]
 800f064:	6020      	str	r0, [r4, #0]
 800f066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f06a:	81a3      	strh	r3, [r4, #12]
 800f06c:	9b01      	ldr	r3, [sp, #4]
 800f06e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f072:	b15b      	cbz	r3, 800f08c <__smakebuf_r+0x70>
 800f074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f078:	4630      	mov	r0, r6
 800f07a:	f000 f81d 	bl	800f0b8 <_isatty_r>
 800f07e:	b128      	cbz	r0, 800f08c <__smakebuf_r+0x70>
 800f080:	89a3      	ldrh	r3, [r4, #12]
 800f082:	f023 0303 	bic.w	r3, r3, #3
 800f086:	f043 0301 	orr.w	r3, r3, #1
 800f08a:	81a3      	strh	r3, [r4, #12]
 800f08c:	89a3      	ldrh	r3, [r4, #12]
 800f08e:	431d      	orrs	r5, r3
 800f090:	81a5      	strh	r5, [r4, #12]
 800f092:	e7cf      	b.n	800f034 <__smakebuf_r+0x18>

0800f094 <_fstat_r>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	4d07      	ldr	r5, [pc, #28]	@ (800f0b4 <_fstat_r+0x20>)
 800f098:	2300      	movs	r3, #0
 800f09a:	4604      	mov	r4, r0
 800f09c:	4608      	mov	r0, r1
 800f09e:	4611      	mov	r1, r2
 800f0a0:	602b      	str	r3, [r5, #0]
 800f0a2:	f7f3 fc87 	bl	80029b4 <_fstat>
 800f0a6:	1c43      	adds	r3, r0, #1
 800f0a8:	d102      	bne.n	800f0b0 <_fstat_r+0x1c>
 800f0aa:	682b      	ldr	r3, [r5, #0]
 800f0ac:	b103      	cbz	r3, 800f0b0 <_fstat_r+0x1c>
 800f0ae:	6023      	str	r3, [r4, #0]
 800f0b0:	bd38      	pop	{r3, r4, r5, pc}
 800f0b2:	bf00      	nop
 800f0b4:	20002440 	.word	0x20002440

0800f0b8 <_isatty_r>:
 800f0b8:	b538      	push	{r3, r4, r5, lr}
 800f0ba:	4d06      	ldr	r5, [pc, #24]	@ (800f0d4 <_isatty_r+0x1c>)
 800f0bc:	2300      	movs	r3, #0
 800f0be:	4604      	mov	r4, r0
 800f0c0:	4608      	mov	r0, r1
 800f0c2:	602b      	str	r3, [r5, #0]
 800f0c4:	f7f3 fc86 	bl	80029d4 <_isatty>
 800f0c8:	1c43      	adds	r3, r0, #1
 800f0ca:	d102      	bne.n	800f0d2 <_isatty_r+0x1a>
 800f0cc:	682b      	ldr	r3, [r5, #0]
 800f0ce:	b103      	cbz	r3, 800f0d2 <_isatty_r+0x1a>
 800f0d0:	6023      	str	r3, [r4, #0]
 800f0d2:	bd38      	pop	{r3, r4, r5, pc}
 800f0d4:	20002440 	.word	0x20002440

0800f0d8 <fmaxf>:
 800f0d8:	b508      	push	{r3, lr}
 800f0da:	ed2d 8b02 	vpush	{d8}
 800f0de:	eeb0 8a40 	vmov.f32	s16, s0
 800f0e2:	eef0 8a60 	vmov.f32	s17, s1
 800f0e6:	f000 f831 	bl	800f14c <__fpclassifyf>
 800f0ea:	b930      	cbnz	r0, 800f0fa <fmaxf+0x22>
 800f0ec:	eeb0 8a68 	vmov.f32	s16, s17
 800f0f0:	eeb0 0a48 	vmov.f32	s0, s16
 800f0f4:	ecbd 8b02 	vpop	{d8}
 800f0f8:	bd08      	pop	{r3, pc}
 800f0fa:	eeb0 0a68 	vmov.f32	s0, s17
 800f0fe:	f000 f825 	bl	800f14c <__fpclassifyf>
 800f102:	2800      	cmp	r0, #0
 800f104:	d0f4      	beq.n	800f0f0 <fmaxf+0x18>
 800f106:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f10e:	dded      	ble.n	800f0ec <fmaxf+0x14>
 800f110:	e7ee      	b.n	800f0f0 <fmaxf+0x18>

0800f112 <fminf>:
 800f112:	b508      	push	{r3, lr}
 800f114:	ed2d 8b02 	vpush	{d8}
 800f118:	eeb0 8a40 	vmov.f32	s16, s0
 800f11c:	eef0 8a60 	vmov.f32	s17, s1
 800f120:	f000 f814 	bl	800f14c <__fpclassifyf>
 800f124:	b930      	cbnz	r0, 800f134 <fminf+0x22>
 800f126:	eeb0 8a68 	vmov.f32	s16, s17
 800f12a:	eeb0 0a48 	vmov.f32	s0, s16
 800f12e:	ecbd 8b02 	vpop	{d8}
 800f132:	bd08      	pop	{r3, pc}
 800f134:	eeb0 0a68 	vmov.f32	s0, s17
 800f138:	f000 f808 	bl	800f14c <__fpclassifyf>
 800f13c:	2800      	cmp	r0, #0
 800f13e:	d0f4      	beq.n	800f12a <fminf+0x18>
 800f140:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f148:	d5ed      	bpl.n	800f126 <fminf+0x14>
 800f14a:	e7ee      	b.n	800f12a <fminf+0x18>

0800f14c <__fpclassifyf>:
 800f14c:	ee10 3a10 	vmov	r3, s0
 800f150:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800f154:	d00d      	beq.n	800f172 <__fpclassifyf+0x26>
 800f156:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800f15a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800f15e:	d30a      	bcc.n	800f176 <__fpclassifyf+0x2a>
 800f160:	4b07      	ldr	r3, [pc, #28]	@ (800f180 <__fpclassifyf+0x34>)
 800f162:	1e42      	subs	r2, r0, #1
 800f164:	429a      	cmp	r2, r3
 800f166:	d908      	bls.n	800f17a <__fpclassifyf+0x2e>
 800f168:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800f16c:	4258      	negs	r0, r3
 800f16e:	4158      	adcs	r0, r3
 800f170:	4770      	bx	lr
 800f172:	2002      	movs	r0, #2
 800f174:	4770      	bx	lr
 800f176:	2004      	movs	r0, #4
 800f178:	4770      	bx	lr
 800f17a:	2003      	movs	r0, #3
 800f17c:	4770      	bx	lr
 800f17e:	bf00      	nop
 800f180:	007ffffe 	.word	0x007ffffe

0800f184 <_init>:
 800f184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f186:	bf00      	nop
 800f188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f18a:	bc08      	pop	{r3}
 800f18c:	469e      	mov	lr, r3
 800f18e:	4770      	bx	lr

0800f190 <_fini>:
 800f190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f192:	bf00      	nop
 800f194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f196:	bc08      	pop	{r3}
 800f198:	469e      	mov	lr, r3
 800f19a:	4770      	bx	lr
