<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &lt;sys/types.h&gt;
  27 
  28 #include &quot;precompiled.hpp&quot;
  29 #include &quot;jvm.h&quot;
  30 #include &quot;asm/assembler.hpp&quot;
  31 #include &quot;asm/assembler.inline.hpp&quot;
  32 #include &quot;gc/shared/barrierSet.hpp&quot;
  33 #include &quot;gc/shared/cardTable.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
  36 #include &quot;interpreter/interpreter.hpp&quot;
  37 #include &quot;compiler/disassembler.hpp&quot;
  38 #include &quot;memory/resourceArea.hpp&quot;
  39 #include &quot;memory/universe.hpp&quot;
  40 #include &quot;nativeInst_aarch64.hpp&quot;
  41 #include &quot;oops/accessDecorators.hpp&quot;
  42 #include &quot;oops/compressedOops.inline.hpp&quot;
  43 #include &quot;oops/klass.inline.hpp&quot;
  44 #include &quot;runtime/biasedLocking.hpp&quot;
  45 #include &quot;runtime/icache.hpp&quot;
  46 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  47 #include &quot;runtime/jniHandles.inline.hpp&quot;
  48 #include &quot;runtime/sharedRuntime.hpp&quot;
  49 #include &quot;runtime/signature_cc.hpp&quot;
  50 #include &quot;runtime/thread.hpp&quot;
  51 #include &quot;utilities/powerOfTwo.hpp&quot;
  52 #ifdef COMPILER1
  53 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  54 #endif
  55 #ifdef COMPILER2
  56 #include &quot;oops/oop.hpp&quot;
  57 #include &quot;opto/compile.hpp&quot;
  58 #include &quot;opto/node.hpp&quot;
  59 #include &quot;opto/output.hpp&quot;
  60 #endif
  61 
  62 #ifdef PRODUCT
  63 #define BLOCK_COMMENT(str) /* nothing */
  64 #else
  65 #define BLOCK_COMMENT(str) block_comment(str)
  66 #endif
  67 #define STOP(str) stop(str);
  68 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  69 
  70 // Patch any kind of instruction; there may be several instructions.
  71 // Return the total length (in bytes) of the instructions.
  72 int MacroAssembler::pd_patch_instruction_size(address branch, address target) {
  73   int instructions = 1;
  74   assert((uint64_t)target &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
  75   long offset = (target - branch) &gt;&gt; 2;
  76   unsigned insn = *(unsigned*)branch;
  77   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b111011) == 0b011000) {
  78     // Load register (literal)
  79     Instruction_aarch64::spatch(branch, 23, 5, offset);
  80   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
  81     // Unconditional branch (immediate)
  82     Instruction_aarch64::spatch(branch, 25, 0, offset);
  83   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
  84     // Conditional branch (immediate)
  85     Instruction_aarch64::spatch(branch, 23, 5, offset);
  86   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
  87     // Compare &amp; branch (immediate)
  88     Instruction_aarch64::spatch(branch, 23, 5, offset);
  89   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
  90     // Test &amp; branch (immediate)
  91     Instruction_aarch64::spatch(branch, 18, 5, offset);
  92   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
  93     // PC-rel. addressing
  94     offset = target-branch;
  95     int shift = Instruction_aarch64::extract(insn, 31, 31);
  96     if (shift) {
  97       u_int64_t dest = (u_int64_t)target;
  98       uint64_t pc_page = (uint64_t)branch &gt;&gt; 12;
  99       uint64_t adr_page = (uint64_t)target &gt;&gt; 12;
 100       unsigned offset_lo = dest &amp; 0xfff;
 101       offset = adr_page - pc_page;
 102 
 103       // We handle 4 types of PC relative addressing
 104       //   1 - adrp    Rx, target_page
 105       //       ldr/str Ry, [Rx, #offset_in_page]
 106       //   2 - adrp    Rx, target_page
 107       //       add     Ry, Rx, #offset_in_page
 108       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 109       //       movk    Rx, #imm16&lt;&lt;32
 110       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 111       // In the first 3 cases we must check that Rx is the same in the adrp and the
 112       // subsequent ldr/str, add or movk instruction. Otherwise we could accidentally end
 113       // up treating a type 4 relocation as a type 1, 2 or 3 just because it happened
 114       // to be followed by a random unrelated ldr/str, add or movk instruction.
 115       //
 116       unsigned insn2 = ((unsigned*)branch)[1];
 117       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 118                 Instruction_aarch64::extract(insn, 4, 0) ==
 119                         Instruction_aarch64::extract(insn2, 9, 5)) {
 120         // Load/store register (unsigned immediate)
 121         unsigned size = Instruction_aarch64::extract(insn2, 31, 30);
 122         Instruction_aarch64::patch(branch + sizeof (unsigned),
 123                                     21, 10, offset_lo &gt;&gt; size);
 124         guarantee(((dest &gt;&gt; size) &lt;&lt; size) == dest, &quot;misaligned target&quot;);
 125         instructions = 2;
 126       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 127                 Instruction_aarch64::extract(insn, 4, 0) ==
 128                         Instruction_aarch64::extract(insn2, 4, 0)) {
 129         // add (immediate)
 130         Instruction_aarch64::patch(branch + sizeof (unsigned),
 131                                    21, 10, offset_lo);
 132         instructions = 2;
 133       } else if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110 &amp;&amp;
 134                    Instruction_aarch64::extract(insn, 4, 0) ==
 135                      Instruction_aarch64::extract(insn2, 4, 0)) {
 136         // movk #imm16&lt;&lt;32
 137         Instruction_aarch64::patch(branch + 4, 20, 5, (uint64_t)target &gt;&gt; 32);
 138         long dest = ((long)target &amp; 0xffffffffL) | ((long)branch &amp; 0xffff00000000L);
 139         long pc_page = (long)branch &gt;&gt; 12;
 140         long adr_page = (long)dest &gt;&gt; 12;
 141         offset = adr_page - pc_page;
 142         instructions = 2;
 143       }
 144     }
 145     int offset_lo = offset &amp; 3;
 146     offset &gt;&gt;= 2;
 147     Instruction_aarch64::spatch(branch, 23, 5, offset);
 148     Instruction_aarch64::patch(branch, 30, 29, offset_lo);
 149   } else if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010100) {
 150     u_int64_t dest = (u_int64_t)target;
 151     // Move wide constant
 152     assert(nativeInstruction_at(branch+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 153     assert(nativeInstruction_at(branch+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 154     Instruction_aarch64::patch(branch, 20, 5, dest &amp; 0xffff);
 155     Instruction_aarch64::patch(branch+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 156     Instruction_aarch64::patch(branch+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 157     assert(target_addr_for_insn(branch) == target, &quot;should be&quot;);
 158     instructions = 3;
 159   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 160              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 161     // nothing to do
 162     assert(target == 0, &quot;did not expect to relocate target for polling page load&quot;);
 163   } else {
 164     ShouldNotReachHere();
 165   }
 166   return instructions * NativeInstruction::instruction_size;
 167 }
 168 
 169 int MacroAssembler::patch_oop(address insn_addr, address o) {
 170   int instructions;
 171   unsigned insn = *(unsigned*)insn_addr;
 172   assert(nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 173 
 174   // OOPs are either narrow (32 bits) or wide (48 bits).  We encode
 175   // narrow OOPs by setting the upper 16 bits in the first
 176   // instruction.
 177   if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010101) {
 178     // Move narrow OOP
 179     narrowOop n = CompressedOops::encode((oop)o);
 180     Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 181     Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 182     instructions = 2;
 183   } else {
 184     // Move wide OOP
 185     assert(nativeInstruction_at(insn_addr+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 186     uintptr_t dest = (uintptr_t)o;
 187     Instruction_aarch64::patch(insn_addr, 20, 5, dest &amp; 0xffff);
 188     Instruction_aarch64::patch(insn_addr+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 189     Instruction_aarch64::patch(insn_addr+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 190     instructions = 3;
 191   }
 192   return instructions * NativeInstruction::instruction_size;
 193 }
 194 
 195 int MacroAssembler::patch_narrow_klass(address insn_addr, narrowKlass n) {
 196   // Metatdata pointers are either narrow (32 bits) or wide (48 bits).
 197   // We encode narrow ones by setting the upper 16 bits in the first
 198   // instruction.
 199   NativeInstruction *insn = nativeInstruction_at(insn_addr);
 200   assert(Instruction_aarch64::extract(insn-&gt;encoding(), 31, 21) == 0b11010010101 &amp;&amp;
 201          nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 202 
 203   Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 204   Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 205   return 2 * NativeInstruction::instruction_size;
 206 }
 207 
 208 address MacroAssembler::target_addr_for_insn(address insn_addr, unsigned insn) {
 209   long offset = 0;
 210   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b011011) == 0b00011000) {
 211     // Load register (literal)
 212     offset = Instruction_aarch64::sextract(insn, 23, 5);
 213     return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 214   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
 215     // Unconditional branch (immediate)
 216     offset = Instruction_aarch64::sextract(insn, 25, 0);
 217   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
 218     // Conditional branch (immediate)
 219     offset = Instruction_aarch64::sextract(insn, 23, 5);
 220   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
 221     // Compare &amp; branch (immediate)
 222     offset = Instruction_aarch64::sextract(insn, 23, 5);
 223    } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
 224     // Test &amp; branch (immediate)
 225     offset = Instruction_aarch64::sextract(insn, 18, 5);
 226   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
 227     // PC-rel. addressing
 228     offset = Instruction_aarch64::extract(insn, 30, 29);
 229     offset |= Instruction_aarch64::sextract(insn, 23, 5) &lt;&lt; 2;
 230     int shift = Instruction_aarch64::extract(insn, 31, 31) ? 12 : 0;
 231     if (shift) {
 232       offset &lt;&lt;= shift;
 233       uint64_t target_page = ((uint64_t)insn_addr) + offset;
 234       target_page &amp;= ((uint64_t)-1) &lt;&lt; shift;
 235       // Return the target address for the following sequences
 236       //   1 - adrp    Rx, target_page
 237       //       ldr/str Ry, [Rx, #offset_in_page]
 238       //   2 - adrp    Rx, target_page
 239       //       add     Ry, Rx, #offset_in_page
 240       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 241       //       movk    Rx, #imm12&lt;&lt;32
 242       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 243       //
 244       // In the first two cases  we check that the register is the same and
 245       // return the target_page + the offset within the page.
 246       // Otherwise we assume it is a page aligned relocation and return
 247       // the target page only.
 248       //
 249       unsigned insn2 = ((unsigned*)insn_addr)[1];
 250       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 251                 Instruction_aarch64::extract(insn, 4, 0) ==
 252                         Instruction_aarch64::extract(insn2, 9, 5)) {
 253         // Load/store register (unsigned immediate)
 254         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 255         unsigned int size = Instruction_aarch64::extract(insn2, 31, 30);
 256         return address(target_page + (byte_offset &lt;&lt; size));
 257       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 258                 Instruction_aarch64::extract(insn, 4, 0) ==
 259                         Instruction_aarch64::extract(insn2, 4, 0)) {
 260         // add (immediate)
 261         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 262         return address(target_page + byte_offset);
 263       } else {
 264         if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110  &amp;&amp;
 265                Instruction_aarch64::extract(insn, 4, 0) ==
 266                  Instruction_aarch64::extract(insn2, 4, 0)) {
 267           target_page = (target_page &amp; 0xffffffff) |
 268                          ((uint64_t)Instruction_aarch64::extract(insn2, 20, 5) &lt;&lt; 32);
 269         }
 270         return (address)target_page;
 271       }
 272     } else {
 273       ShouldNotReachHere();
 274     }
 275   } else if (Instruction_aarch64::extract(insn, 31, 23) == 0b110100101) {
 276     u_int32_t *insns = (u_int32_t *)insn_addr;
 277     // Move wide constant: movz, movk, movk.  See movptr().
 278     assert(nativeInstruction_at(insns+1)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 279     assert(nativeInstruction_at(insns+2)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 280     return address(u_int64_t(Instruction_aarch64::extract(insns[0], 20, 5))
 281                    + (u_int64_t(Instruction_aarch64::extract(insns[1], 20, 5)) &lt;&lt; 16)
 282                    + (u_int64_t(Instruction_aarch64::extract(insns[2], 20, 5)) &lt;&lt; 32));
 283   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 284              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 285     return 0;
 286   } else {
 287     ShouldNotReachHere();
 288   }
 289   return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 290 }
 291 
 292 void MacroAssembler::safepoint_poll(Label&amp; slow_path) {
 293   ldr(rscratch1, Address(rthread, Thread::polling_page_offset()));
 294   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 295 }
 296 
 297 // Just like safepoint_poll, but use an acquiring load for thread-
 298 // local polling.
 299 //
 300 // We need an acquire here to ensure that any subsequent load of the
 301 // global SafepointSynchronize::_state flag is ordered after this load
 302 // of the local Thread::_polling page.  We don&#39;t want this poll to
 303 // return false (i.e. not safepointing) and a later poll of the global
 304 // SafepointSynchronize::_state spuriously to return true.
 305 //
 306 // This is to avoid a race when we&#39;re in a native-&gt;Java transition
 307 // racing the code which wakes up from a safepoint.
 308 //
 309 void MacroAssembler::safepoint_poll_acquire(Label&amp; slow_path) {
 310   lea(rscratch1, Address(rthread, Thread::polling_page_offset()));
 311   ldar(rscratch1, rscratch1);
 312   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 313 }
 314 
 315 void MacroAssembler::reset_last_Java_frame(bool clear_fp) {
 316   // we must set sp to zero to clear frame
 317   str(zr, Address(rthread, JavaThread::last_Java_sp_offset()));
 318 
 319   // must clear fp, so that compiled frames are not confused; it is
 320   // possible that we need it only for debugging
 321   if (clear_fp) {
 322     str(zr, Address(rthread, JavaThread::last_Java_fp_offset()));
 323   }
 324 
 325   // Always clear the pc because it could have been set by make_walkable()
 326   str(zr, Address(rthread, JavaThread::last_Java_pc_offset()));
 327 }
 328 
 329 // Calls to C land
 330 //
 331 // When entering C land, the rfp, &amp; resp of the last Java frame have to be recorded
 332 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp
 333 // has to be reset to 0. This is required to allow proper stack traversal.
 334 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 335                                          Register last_java_fp,
 336                                          Register last_java_pc,
 337                                          Register scratch) {
 338 
 339   if (last_java_pc-&gt;is_valid()) {
 340       str(last_java_pc, Address(rthread,
 341                                 JavaThread::frame_anchor_offset()
 342                                 + JavaFrameAnchor::last_Java_pc_offset()));
 343     }
 344 
 345   // determine last_java_sp register
 346   if (last_java_sp == sp) {
 347     mov(scratch, sp);
 348     last_java_sp = scratch;
 349   } else if (!last_java_sp-&gt;is_valid()) {
 350     last_java_sp = esp;
 351   }
 352 
 353   str(last_java_sp, Address(rthread, JavaThread::last_Java_sp_offset()));
 354 
 355   // last_java_fp is optional
 356   if (last_java_fp-&gt;is_valid()) {
 357     str(last_java_fp, Address(rthread, JavaThread::last_Java_fp_offset()));
 358   }
 359 }
 360 
 361 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 362                                          Register last_java_fp,
 363                                          address  last_java_pc,
 364                                          Register scratch) {
 365   assert(last_java_pc != NULL, &quot;must provide a valid PC&quot;);
 366 
 367   adr(scratch, last_java_pc);
 368   str(scratch, Address(rthread,
 369                        JavaThread::frame_anchor_offset()
 370                        + JavaFrameAnchor::last_Java_pc_offset()));
 371 
 372   set_last_Java_frame(last_java_sp, last_java_fp, noreg, scratch);
 373 }
 374 
 375 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 376                                          Register last_java_fp,
 377                                          Label &amp;L,
 378                                          Register scratch) {
 379   if (L.is_bound()) {
 380     set_last_Java_frame(last_java_sp, last_java_fp, target(L), scratch);
 381   } else {
 382     InstructionMark im(this);
 383     L.add_patch_at(code(), locator());
 384     set_last_Java_frame(last_java_sp, last_java_fp, pc() /* Patched later */, scratch);
 385   }
 386 }
 387 
 388 void MacroAssembler::far_call(Address entry, CodeBuffer *cbuf, Register tmp) {
 389   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 390   assert(CodeCache::find_blob(entry.target()) != NULL,
 391          &quot;destination of far call not found in code cache&quot;);
 392   if (far_branches()) {
 393     unsigned long offset;
 394     // We can use ADRP here because we know that the total size of
 395     // the code cache cannot exceed 2Gb.
 396     adrp(tmp, entry, offset);
 397     add(tmp, tmp, offset);
 398     if (cbuf) cbuf-&gt;set_insts_mark();
 399     blr(tmp);
 400   } else {
 401     if (cbuf) cbuf-&gt;set_insts_mark();
 402     bl(entry);
 403   }
 404 }
 405 
 406 void MacroAssembler::far_jump(Address entry, CodeBuffer *cbuf, Register tmp) {
 407   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 408   assert(CodeCache::find_blob(entry.target()) != NULL,
 409          &quot;destination of far call not found in code cache&quot;);
 410   if (far_branches()) {
 411     unsigned long offset;
 412     // We can use ADRP here because we know that the total size of
 413     // the code cache cannot exceed 2Gb.
 414     adrp(tmp, entry, offset);
 415     add(tmp, tmp, offset);
 416     if (cbuf) cbuf-&gt;set_insts_mark();
 417     br(tmp);
 418   } else {
 419     if (cbuf) cbuf-&gt;set_insts_mark();
 420     b(entry);
 421   }
 422 }
 423 
 424 void MacroAssembler::reserved_stack_check() {
 425     // testing if reserved zone needs to be enabled
 426     Label no_reserved_zone_enabling;
 427 
 428     ldr(rscratch1, Address(rthread, JavaThread::reserved_stack_activation_offset()));
 429     cmp(sp, rscratch1);
 430     br(Assembler::LO, no_reserved_zone_enabling);
 431 
 432     enter();   // LR and FP are live.
 433     lea(rscratch1, CAST_FROM_FN_PTR(address, SharedRuntime::enable_stack_reserved_zone));
 434     mov(c_rarg0, rthread);
 435     blr(rscratch1);
 436     leave();
 437 
 438     // We have already removed our own frame.
 439     // throw_delayed_StackOverflowError will think that it&#39;s been
 440     // called by our caller.
 441     lea(rscratch1, RuntimeAddress(StubRoutines::throw_delayed_StackOverflowError_entry()));
 442     br(rscratch1);
 443     should_not_reach_here();
 444 
 445     bind(no_reserved_zone_enabling);
 446 }
 447 
 448 int MacroAssembler::biased_locking_enter(Register lock_reg,
 449                                          Register obj_reg,
 450                                          Register swap_reg,
 451                                          Register tmp_reg,
 452                                          bool swap_reg_contains_mark,
 453                                          Label&amp; done,
 454                                          Label* slow_case,
 455                                          BiasedLockingCounters* counters) {
 456   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 457   assert_different_registers(lock_reg, obj_reg, swap_reg);
 458 
 459   if (PrintBiasedLockingStatistics &amp;&amp; counters == NULL)
 460     counters = BiasedLocking::counters();
 461 
 462   assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg, rscratch1, rscratch2, noreg);
 463   assert(markWord::age_shift == markWord::lock_bits + markWord::biased_lock_bits, &quot;biased locking makes assumptions about bit layout&quot;);
 464   Address mark_addr      (obj_reg, oopDesc::mark_offset_in_bytes());
 465   Address klass_addr     (obj_reg, oopDesc::klass_offset_in_bytes());
 466   Address saved_mark_addr(lock_reg, 0);
 467 
 468   // Biased locking
 469   // See whether the lock is currently biased toward our thread and
 470   // whether the epoch is still valid
 471   // Note that the runtime guarantees sufficient alignment of JavaThread
 472   // pointers to allow age to be placed into low bits
 473   // First check to see whether biasing is even enabled for this object
 474   Label cas_label;
 475   int null_check_offset = -1;
 476   if (!swap_reg_contains_mark) {
 477     null_check_offset = offset();
 478     ldr(swap_reg, mark_addr);
 479   }
 480   andr(tmp_reg, swap_reg, markWord::biased_lock_mask_in_place);
 481   cmp(tmp_reg, (u1)markWord::biased_lock_pattern);
 482   br(Assembler::NE, cas_label);
 483   // The bias pattern is present in the object&#39;s header. Need to check
 484   // whether the bias owner and the epoch are both still current.
 485   load_prototype_header(tmp_reg, obj_reg);
 486   orr(tmp_reg, tmp_reg, rthread);
 487   eor(tmp_reg, swap_reg, tmp_reg);
 488   andr(tmp_reg, tmp_reg, ~((int) markWord::age_mask_in_place));
 489   if (counters != NULL) {
 490     Label around;
 491     cbnz(tmp_reg, around);
 492     atomic_incw(Address((address)counters-&gt;biased_lock_entry_count_addr()), tmp_reg, rscratch1, rscratch2);
 493     b(done);
 494     bind(around);
 495   } else {
 496     cbz(tmp_reg, done);
 497   }
 498 
 499   Label try_revoke_bias;
 500   Label try_rebias;
 501 
 502   // At this point we know that the header has the bias pattern and
 503   // that we are not the bias owner in the current epoch. We need to
 504   // figure out more details about the state of the header in order to
 505   // know what operations can be legally performed on the object&#39;s
 506   // header.
 507 
 508   // If the low three bits in the xor result aren&#39;t clear, that means
 509   // the prototype header is no longer biased and we have to revoke
 510   // the bias on this object.
 511   andr(rscratch1, tmp_reg, markWord::biased_lock_mask_in_place);
 512   cbnz(rscratch1, try_revoke_bias);
 513 
 514   // Biasing is still enabled for this data type. See whether the
 515   // epoch of the current bias is still valid, meaning that the epoch
 516   // bits of the mark word are equal to the epoch bits of the
 517   // prototype header. (Note that the prototype header&#39;s epoch bits
 518   // only change at a safepoint.) If not, attempt to rebias the object
 519   // toward the current thread. Note that we must be absolutely sure
 520   // that the current epoch is invalid in order to do this because
 521   // otherwise the manipulations it performs on the mark word are
 522   // illegal.
 523   andr(rscratch1, tmp_reg, markWord::epoch_mask_in_place);
 524   cbnz(rscratch1, try_rebias);
 525 
 526   // The epoch of the current bias is still valid but we know nothing
 527   // about the owner; it might be set or it might be clear. Try to
 528   // acquire the bias of the object using an atomic operation. If this
 529   // fails we will go in to the runtime to revoke the object&#39;s bias.
 530   // Note that we first construct the presumed unbiased header so we
 531   // don&#39;t accidentally blow away another thread&#39;s valid bias.
 532   {
 533     Label here;
 534     mov(rscratch1, markWord::biased_lock_mask_in_place | markWord::age_mask_in_place | markWord::epoch_mask_in_place);
 535     andr(swap_reg, swap_reg, rscratch1);
 536     orr(tmp_reg, swap_reg, rthread);
 537     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 538     // If the biasing toward our thread failed, this means that
 539     // another thread succeeded in biasing it toward itself and we
 540     // need to revoke that bias. The revocation will occur in the
 541     // interpreter runtime in the slow case.
 542     bind(here);
 543     if (counters != NULL) {
 544       atomic_incw(Address((address)counters-&gt;anonymously_biased_lock_entry_count_addr()),
 545                   tmp_reg, rscratch1, rscratch2);
 546     }
 547   }
 548   b(done);
 549 
 550   bind(try_rebias);
 551   // At this point we know the epoch has expired, meaning that the
 552   // current &quot;bias owner&quot;, if any, is actually invalid. Under these
 553   // circumstances _only_, we are allowed to use the current header&#39;s
 554   // value as the comparison value when doing the cas to acquire the
 555   // bias in the current epoch. In other words, we allow transfer of
 556   // the bias from one thread to another directly in this situation.
 557   //
 558   // FIXME: due to a lack of registers we currently blow away the age
 559   // bits in this situation. Should attempt to preserve them.
 560   {
 561     Label here;
 562     load_prototype_header(tmp_reg, obj_reg);
 563     orr(tmp_reg, rthread, tmp_reg);
 564     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 565     // If the biasing toward our thread failed, then another thread
 566     // succeeded in biasing it toward itself and we need to revoke that
 567     // bias. The revocation will occur in the runtime in the slow case.
 568     bind(here);
 569     if (counters != NULL) {
 570       atomic_incw(Address((address)counters-&gt;rebiased_lock_entry_count_addr()),
 571                   tmp_reg, rscratch1, rscratch2);
 572     }
 573   }
 574   b(done);
 575 
 576   bind(try_revoke_bias);
 577   // The prototype mark in the klass doesn&#39;t have the bias bit set any
 578   // more, indicating that objects of this data type are not supposed
 579   // to be biased any more. We are going to try to reset the mark of
 580   // this object to the prototype value and fall through to the
 581   // CAS-based locking scheme. Note that if our CAS fails, it means
 582   // that another thread raced us for the privilege of revoking the
 583   // bias of this particular object, so it&#39;s okay to continue in the
 584   // normal locking code.
 585   //
 586   // FIXME: due to a lack of registers we currently blow away the age
 587   // bits in this situation. Should attempt to preserve them.
 588   {
 589     Label here, nope;
 590     load_prototype_header(tmp_reg, obj_reg);
 591     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, &amp;nope);
 592     bind(here);
 593 
 594     // Fall through to the normal CAS-based lock, because no matter what
 595     // the result of the above CAS, some thread must have succeeded in
 596     // removing the bias bit from the object&#39;s header.
 597     if (counters != NULL) {
 598       atomic_incw(Address((address)counters-&gt;revoked_lock_entry_count_addr()), tmp_reg,
 599                   rscratch1, rscratch2);
 600     }
 601     bind(nope);
 602   }
 603 
 604   bind(cas_label);
 605 
 606   return null_check_offset;
 607 }
 608 
 609 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label&amp; done) {
 610   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 611 
 612   // Check for biased locking unlock case, which is a no-op
 613   // Note: we do not have to check the thread ID for two reasons.
 614   // First, the interpreter checks for IllegalMonitorStateException at
 615   // a higher level. Second, if the bias was revoked while we held the
 616   // lock, the object could not be rebiased toward another thread, so
 617   // the bias bit would be clear.
 618   ldr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
 619   andr(temp_reg, temp_reg, markWord::biased_lock_mask_in_place);
 620   cmp(temp_reg, (u1)markWord::biased_lock_pattern);
 621   br(Assembler::EQ, done);
 622 }
 623 
 624 static void pass_arg0(MacroAssembler* masm, Register arg) {
 625   if (c_rarg0 != arg ) {
 626     masm-&gt;mov(c_rarg0, arg);
 627   }
 628 }
 629 
 630 static void pass_arg1(MacroAssembler* masm, Register arg) {
 631   if (c_rarg1 != arg ) {
 632     masm-&gt;mov(c_rarg1, arg);
 633   }
 634 }
 635 
 636 static void pass_arg2(MacroAssembler* masm, Register arg) {
 637   if (c_rarg2 != arg ) {
 638     masm-&gt;mov(c_rarg2, arg);
 639   }
 640 }
 641 
 642 static void pass_arg3(MacroAssembler* masm, Register arg) {
 643   if (c_rarg3 != arg ) {
 644     masm-&gt;mov(c_rarg3, arg);
 645   }
 646 }
 647 
 648 void MacroAssembler::call_VM_base(Register oop_result,
 649                                   Register java_thread,
 650                                   Register last_java_sp,
 651                                   address  entry_point,
 652                                   int      number_of_arguments,
 653                                   bool     check_exceptions) {
 654    // determine java_thread register
 655   if (!java_thread-&gt;is_valid()) {
 656     java_thread = rthread;
 657   }
 658 
 659   // determine last_java_sp register
 660   if (!last_java_sp-&gt;is_valid()) {
 661     last_java_sp = esp;
 662   }
 663 
 664   // debugging support
 665   assert(number_of_arguments &gt;= 0   , &quot;cannot have negative number of arguments&quot;);
 666   assert(java_thread == rthread, &quot;unexpected register&quot;);
 667 #ifdef ASSERT
 668   // TraceBytecodes does not use r12 but saves it over the call, so don&#39;t verify
 669   // if ((UseCompressedOops || UseCompressedClassPointers) &amp;&amp; !TraceBytecodes) verify_heapbase(&quot;call_VM_base: heap base corrupted?&quot;);
 670 #endif // ASSERT
 671 
 672   assert(java_thread != oop_result  , &quot;cannot use the same register for java_thread &amp; oop_result&quot;);
 673   assert(java_thread != last_java_sp, &quot;cannot use the same register for java_thread &amp; last_java_sp&quot;);
 674 
 675   // push java thread (becomes first argument of C function)
 676 
 677   mov(c_rarg0, java_thread);
 678 
 679   // set last Java frame before call
 680   assert(last_java_sp != rfp, &quot;can&#39;t use rfp&quot;);
 681 
 682   Label l;
 683   set_last_Java_frame(last_java_sp, rfp, l, rscratch1);
 684 
 685   // do the call, remove parameters
 686   MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments, &amp;l);
 687 
 688   // reset last Java frame
 689   // Only interpreter should have to clear fp
 690   reset_last_Java_frame(true);
 691 
 692    // C++ interp handles this in the interpreter
 693   check_and_handle_popframe(java_thread);
 694   check_and_handle_earlyret(java_thread);
 695 
 696   if (check_exceptions) {
 697     // check for pending exceptions (java_thread is set upon return)
 698     ldr(rscratch1, Address(java_thread, in_bytes(Thread::pending_exception_offset())));
 699     Label ok;
 700     cbz(rscratch1, ok);
 701     lea(rscratch1, RuntimeAddress(StubRoutines::forward_exception_entry()));
 702     br(rscratch1);
 703     bind(ok);
 704   }
 705 
 706   // get oop result if there is one and reset the value in the thread
 707   if (oop_result-&gt;is_valid()) {
 708     get_vm_result(oop_result, java_thread);
 709   }
 710 }
 711 
 712 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
 713   call_VM_base(oop_result, noreg, noreg, entry_point, number_of_arguments, check_exceptions);
 714 }
 715 
 716 // Maybe emit a call via a trampoline.  If the code cache is small
 717 // trampolines won&#39;t be emitted.
 718 
 719 address MacroAssembler::trampoline_call(Address entry, CodeBuffer *cbuf) {
 720   assert(JavaThread::current()-&gt;is_Compiler_thread(), &quot;just checking&quot;);
 721   assert(entry.rspec().type() == relocInfo::runtime_call_type
 722          || entry.rspec().type() == relocInfo::opt_virtual_call_type
 723          || entry.rspec().type() == relocInfo::static_call_type
 724          || entry.rspec().type() == relocInfo::virtual_call_type, &quot;wrong reloc type&quot;);
 725 
 726   // We need a trampoline if branches are far.
 727   if (far_branches()) {
 728     bool in_scratch_emit_size = false;
 729 #ifdef COMPILER2
 730     // We don&#39;t want to emit a trampoline if C2 is generating dummy
 731     // code during its branch shortening phase.
 732     CompileTask* task = ciEnv::current()-&gt;task();
 733     in_scratch_emit_size =
 734       (task != NULL &amp;&amp; is_c2_compile(task-&gt;comp_level()) &amp;&amp;
 735        Compile::current()-&gt;output()-&gt;in_scratch_emit_size());
 736 #endif
 737     if (!in_scratch_emit_size) {
 738       address stub = emit_trampoline_stub(offset(), entry.target());
 739       if (stub == NULL) {
 740         return NULL; // CodeCache is full
 741       }
 742     }
 743   }
 744 
 745   if (cbuf) cbuf-&gt;set_insts_mark();
 746   relocate(entry.rspec());
 747   if (!far_branches()) {
 748     bl(entry.target());
 749   } else {
 750     bl(pc());
 751   }
 752   // just need to return a non-null address
 753   return pc();
 754 }
 755 
 756 
 757 // Emit a trampoline stub for a call to a target which is too far away.
 758 //
 759 // code sequences:
 760 //
 761 // call-site:
 762 //   branch-and-link to &lt;destination&gt; or &lt;trampoline stub&gt;
 763 //
 764 // Related trampoline stub for this call site in the stub section:
 765 //   load the call target from the constant pool
 766 //   branch (LR still points to the call site above)
 767 
 768 address MacroAssembler::emit_trampoline_stub(int insts_call_instruction_offset,
 769                                              address dest) {
 770   // Max stub size: alignment nop, TrampolineStub.
 771   address stub = start_a_stub(NativeInstruction::instruction_size
 772                    + NativeCallTrampolineStub::instruction_size);
 773   if (stub == NULL) {
 774     return NULL;  // CodeBuffer::expand failed
 775   }
 776 
 777   // Create a trampoline stub relocation which relates this trampoline stub
 778   // with the call instruction at insts_call_instruction_offset in the
 779   // instructions code-section.
 780   align(wordSize);
 781   relocate(trampoline_stub_Relocation::spec(code()-&gt;insts()-&gt;start()
 782                                             + insts_call_instruction_offset));
 783   const int stub_start_offset = offset();
 784 
 785   // Now, create the trampoline stub&#39;s code:
 786   // - load the call
 787   // - call
 788   Label target;
 789   ldr(rscratch1, target);
 790   br(rscratch1);
 791   bind(target);
 792   assert(offset() - stub_start_offset == NativeCallTrampolineStub::data_offset,
 793          &quot;should be&quot;);
 794   emit_int64((int64_t)dest);
 795 
 796   const address stub_start_addr = addr_at(stub_start_offset);
 797 
 798   assert(is_NativeCallTrampolineStub_at(stub_start_addr), &quot;doesn&#39;t look like a trampoline&quot;);
 799 
 800   end_a_stub();
 801   return stub_start_addr;
 802 }
 803 
 804 void MacroAssembler::emit_static_call_stub() {
 805   // CompiledDirectStaticCall::set_to_interpreted knows the
 806   // exact layout of this stub.
 807 
 808   isb();
 809   mov_metadata(rmethod, (Metadata*)NULL);
 810 
 811   // Jump to the entry point of the i2c stub.
 812   movptr(rscratch1, 0);
 813   br(rscratch1);
 814 }
 815 
 816 void MacroAssembler::c2bool(Register x) {
 817   // implements x == 0 ? 0 : 1
 818   // note: must only look at least-significant byte of x
 819   //       since C-style booleans are stored in one byte
 820   //       only! (was bug)
 821   tst(x, 0xff);
 822   cset(x, Assembler::NE);
 823 }
 824 
 825 address MacroAssembler::ic_call(address entry, jint method_index) {
 826   RelocationHolder rh = virtual_call_Relocation::spec(pc(), method_index);
 827   // address const_ptr = long_constant((jlong)Universe::non_oop_word());
 828   // unsigned long offset;
 829   // ldr_constant(rscratch2, const_ptr);
 830   movptr(rscratch2, (uintptr_t)Universe::non_oop_word());
 831   return trampoline_call(Address(entry, rh));
 832 }
 833 
 834 // Implementation of call_VM versions
 835 
 836 void MacroAssembler::call_VM(Register oop_result,
 837                              address entry_point,
 838                              bool check_exceptions) {
 839   call_VM_helper(oop_result, entry_point, 0, check_exceptions);
 840 }
 841 
 842 void MacroAssembler::call_VM(Register oop_result,
 843                              address entry_point,
 844                              Register arg_1,
 845                              bool check_exceptions) {
 846   pass_arg1(this, arg_1);
 847   call_VM_helper(oop_result, entry_point, 1, check_exceptions);
 848 }
 849 
 850 void MacroAssembler::call_VM(Register oop_result,
 851                              address entry_point,
 852                              Register arg_1,
 853                              Register arg_2,
 854                              bool check_exceptions) {
 855   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 856   pass_arg2(this, arg_2);
 857   pass_arg1(this, arg_1);
 858   call_VM_helper(oop_result, entry_point, 2, check_exceptions);
 859 }
 860 
 861 void MacroAssembler::call_VM(Register oop_result,
 862                              address entry_point,
 863                              Register arg_1,
 864                              Register arg_2,
 865                              Register arg_3,
 866                              bool check_exceptions) {
 867   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 868   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 869   pass_arg3(this, arg_3);
 870 
 871   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 872   pass_arg2(this, arg_2);
 873 
 874   pass_arg1(this, arg_1);
 875   call_VM_helper(oop_result, entry_point, 3, check_exceptions);
 876 }
 877 
 878 void MacroAssembler::call_VM(Register oop_result,
 879                              Register last_java_sp,
 880                              address entry_point,
 881                              int number_of_arguments,
 882                              bool check_exceptions) {
 883   call_VM_base(oop_result, rthread, last_java_sp, entry_point, number_of_arguments, check_exceptions);
 884 }
 885 
 886 void MacroAssembler::call_VM(Register oop_result,
 887                              Register last_java_sp,
 888                              address entry_point,
 889                              Register arg_1,
 890                              bool check_exceptions) {
 891   pass_arg1(this, arg_1);
 892   call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
 893 }
 894 
 895 void MacroAssembler::call_VM(Register oop_result,
 896                              Register last_java_sp,
 897                              address entry_point,
 898                              Register arg_1,
 899                              Register arg_2,
 900                              bool check_exceptions) {
 901 
 902   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 903   pass_arg2(this, arg_2);
 904   pass_arg1(this, arg_1);
 905   call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
 906 }
 907 
 908 void MacroAssembler::call_VM(Register oop_result,
 909                              Register last_java_sp,
 910                              address entry_point,
 911                              Register arg_1,
 912                              Register arg_2,
 913                              Register arg_3,
 914                              bool check_exceptions) {
 915   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 916   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 917   pass_arg3(this, arg_3);
 918   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 919   pass_arg2(this, arg_2);
 920   pass_arg1(this, arg_1);
 921   call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
 922 }
 923 
 924 
 925 void MacroAssembler::get_vm_result(Register oop_result, Register java_thread) {
 926   ldr(oop_result, Address(java_thread, JavaThread::vm_result_offset()));
 927   str(zr, Address(java_thread, JavaThread::vm_result_offset()));
 928   verify_oop(oop_result, &quot;broken oop in call_VM_base&quot;);
 929 }
 930 
 931 void MacroAssembler::get_vm_result_2(Register metadata_result, Register java_thread) {
 932   ldr(metadata_result, Address(java_thread, JavaThread::vm_result_2_offset()));
 933   str(zr, Address(java_thread, JavaThread::vm_result_2_offset()));
 934 }
 935 
 936 void MacroAssembler::align(int modulus) {
 937   while (offset() % modulus != 0) nop();
 938 }
 939 
 940 // these are no-ops overridden by InterpreterMacroAssembler
 941 
 942 void MacroAssembler::check_and_handle_earlyret(Register java_thread) { }
 943 
 944 void MacroAssembler::check_and_handle_popframe(Register java_thread) { }
 945 
 946 
 947 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
 948                                                       Register tmp,
 949                                                       int offset) {
 950   intptr_t value = *delayed_value_addr;
 951   if (value != 0)
 952     return RegisterOrConstant(value + offset);
 953 
 954   // load indirectly to solve generation ordering problem
 955   ldr(tmp, ExternalAddress((address) delayed_value_addr));
 956 
 957   if (offset != 0)
 958     add(tmp, tmp, offset);
 959 
 960   return RegisterOrConstant(tmp);
 961 }
 962 
 963 // Look up the method for a megamorphic invokeinterface call.
 964 // The target method is determined by &lt;intf_klass, itable_index&gt;.
 965 // The receiver klass is in recv_klass.
 966 // On success, the result will be in method_result, and execution falls through.
 967 // On failure, execution transfers to the given label.
 968 void MacroAssembler::lookup_interface_method(Register recv_klass,
 969                                              Register intf_klass,
 970                                              RegisterOrConstant itable_index,
 971                                              Register method_result,
 972                                              Register scan_temp,
 973                                              Label&amp; L_no_such_interface,
 974                          bool return_method) {
 975   assert_different_registers(recv_klass, intf_klass, scan_temp);
 976   assert_different_registers(method_result, intf_klass, scan_temp);
 977   assert(recv_klass != method_result || !return_method,
 978      &quot;recv_klass can be destroyed when method isn&#39;t needed&quot;);
 979   assert(itable_index.is_constant() || itable_index.as_register() == method_result,
 980          &quot;caller must use same register for non-constant itable index as for method&quot;);
 981 
 982   // Compute start of first itableOffsetEntry (which is at the end of the vtable)
 983   int vtable_base = in_bytes(Klass::vtable_start_offset());
 984   int itentry_off = itableMethodEntry::method_offset_in_bytes();
 985   int scan_step   = itableOffsetEntry::size() * wordSize;
 986   int vte_size    = vtableEntry::size_in_bytes();
 987   assert(vte_size == wordSize, &quot;else adjust times_vte_scale&quot;);
 988 
 989   ldrw(scan_temp, Address(recv_klass, Klass::vtable_length_offset()));
 990 
 991   // %%% Could store the aligned, prescaled offset in the klassoop.
 992   // lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base));
 993   lea(scan_temp, Address(recv_klass, scan_temp, Address::lsl(3)));
 994   add(scan_temp, scan_temp, vtable_base);
 995 
 996   if (return_method) {
 997     // Adjust recv_klass by scaled itable_index, so we can free itable_index.
 998     assert(itableMethodEntry::size() * wordSize == wordSize, &quot;adjust the scaling in the code below&quot;);
 999     // lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off));
1000     lea(recv_klass, Address(recv_klass, itable_index, Address::lsl(3)));
1001     if (itentry_off)
1002       add(recv_klass, recv_klass, itentry_off);
1003   }
1004 
1005   // for (scan = klass-&gt;itable(); scan-&gt;interface() != NULL; scan += scan_step) {
1006   //   if (scan-&gt;interface() == intf) {
1007   //     result = (klass + scan-&gt;offset() + itable_index);
1008   //   }
1009   // }
1010   Label search, found_method;
1011 
1012   for (int peel = 1; peel &gt;= 0; peel--) {
1013     ldr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes()));
1014     cmp(intf_klass, method_result);
1015 
1016     if (peel) {
1017       br(Assembler::EQ, found_method);
1018     } else {
1019       br(Assembler::NE, search);
1020       // (invert the test to fall through to found_method...)
1021     }
1022 
1023     if (!peel)  break;
1024 
1025     bind(search);
1026 
1027     // Check that the previous entry is non-null.  A null entry means that
1028     // the receiver class doesn&#39;t implement the interface, and wasn&#39;t the
1029     // same as when the caller was compiled.
1030     cbz(method_result, L_no_such_interface);
1031     add(scan_temp, scan_temp, scan_step);
1032   }
1033 
1034   bind(found_method);
1035 
1036   // Got a hit.
1037   if (return_method) {
1038     ldrw(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes()));
1039     ldr(method_result, Address(recv_klass, scan_temp, Address::uxtw(0)));
1040   }
1041 }
1042 
1043 // virtual method calling
1044 void MacroAssembler::lookup_virtual_method(Register recv_klass,
1045                                            RegisterOrConstant vtable_index,
1046                                            Register method_result) {
1047   const int base = in_bytes(Klass::vtable_start_offset());
1048   assert(vtableEntry::size() * wordSize == 8,
1049          &quot;adjust the scaling in the code below&quot;);
1050   int vtable_offset_in_bytes = base + vtableEntry::method_offset_in_bytes();
1051 
1052   if (vtable_index.is_register()) {
1053     lea(method_result, Address(recv_klass,
1054                                vtable_index.as_register(),
1055                                Address::lsl(LogBytesPerWord)));
1056     ldr(method_result, Address(method_result, vtable_offset_in_bytes));
1057   } else {
1058     vtable_offset_in_bytes += vtable_index.as_constant() * wordSize;
1059     ldr(method_result,
1060         form_address(rscratch1, recv_klass, vtable_offset_in_bytes, 0));
1061   }
1062 }
1063 
1064 void MacroAssembler::check_klass_subtype(Register sub_klass,
1065                            Register super_klass,
1066                            Register temp_reg,
1067                            Label&amp; L_success) {
1068   Label L_failure;
1069   check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg,        &amp;L_success, &amp;L_failure, NULL);
1070   check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &amp;L_success, NULL);
1071   bind(L_failure);
1072 }
1073 
1074 
1075 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
1076                                                    Register super_klass,
1077                                                    Register temp_reg,
1078                                                    Label* L_success,
1079                                                    Label* L_failure,
1080                                                    Label* L_slow_path,
1081                                         RegisterOrConstant super_check_offset) {
1082   assert_different_registers(sub_klass, super_klass, temp_reg);
1083   bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
1084   if (super_check_offset.is_register()) {
1085     assert_different_registers(sub_klass, super_klass,
1086                                super_check_offset.as_register());
1087   } else if (must_load_sco) {
1088     assert(temp_reg != noreg, &quot;supply either a temp or a register offset&quot;);
1089   }
1090 
1091   Label L_fallthrough;
1092   int label_nulls = 0;
1093   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1094   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1095   if (L_slow_path == NULL) { L_slow_path = &amp;L_fallthrough; label_nulls++; }
1096   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1097 
1098   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1099   int sco_offset = in_bytes(Klass::super_check_offset_offset());
1100   Address super_check_offset_addr(super_klass, sco_offset);
1101 
1102   // Hacked jmp, which may only be used just before L_fallthrough.
1103 #define final_jmp(label)                                                \
1104   if (&amp;(label) == &amp;L_fallthrough) { /*do nothing*/ }                    \
1105   else                            b(label)                /*omit semi*/
1106 
1107   // If the pointers are equal, we are done (e.g., String[] elements).
1108   // This self-check enables sharing of secondary supertype arrays among
1109   // non-primary types such as array-of-interface.  Otherwise, each such
1110   // type would need its own customized SSA.
1111   // We move this check to the front of the fast path because many
1112   // type checks are in fact trivially successful in this manner,
1113   // so we get a nicely predicted branch right at the start of the check.
1114   cmp(sub_klass, super_klass);
1115   br(Assembler::EQ, *L_success);
1116 
1117   // Check the supertype display:
1118   if (must_load_sco) {
1119     ldrw(temp_reg, super_check_offset_addr);
1120     super_check_offset = RegisterOrConstant(temp_reg);
1121   }
1122   Address super_check_addr(sub_klass, super_check_offset);
1123   ldr(rscratch1, super_check_addr);
1124   cmp(super_klass, rscratch1); // load displayed supertype
1125 
1126   // This check has worked decisively for primary supers.
1127   // Secondary supers are sought in the super_cache (&#39;super_cache_addr&#39;).
1128   // (Secondary supers are interfaces and very deeply nested subtypes.)
1129   // This works in the same check above because of a tricky aliasing
1130   // between the super_cache and the primary super display elements.
1131   // (The &#39;super_check_addr&#39; can address either, as the case requires.)
1132   // Note that the cache is updated below if it does not help us find
1133   // what we need immediately.
1134   // So if it was a primary super, we can just fail immediately.
1135   // Otherwise, it&#39;s the slow path for us (no success at this point).
1136 
1137   if (super_check_offset.is_register()) {
1138     br(Assembler::EQ, *L_success);
1139     subs(zr, super_check_offset.as_register(), sc_offset);
1140     if (L_failure == &amp;L_fallthrough) {
1141       br(Assembler::EQ, *L_slow_path);
1142     } else {
1143       br(Assembler::NE, *L_failure);
1144       final_jmp(*L_slow_path);
1145     }
1146   } else if (super_check_offset.as_constant() == sc_offset) {
1147     // Need a slow path; fast failure is impossible.
1148     if (L_slow_path == &amp;L_fallthrough) {
1149       br(Assembler::EQ, *L_success);
1150     } else {
1151       br(Assembler::NE, *L_slow_path);
1152       final_jmp(*L_success);
1153     }
1154   } else {
1155     // No slow path; it&#39;s a fast decision.
1156     if (L_failure == &amp;L_fallthrough) {
1157       br(Assembler::EQ, *L_success);
1158     } else {
1159       br(Assembler::NE, *L_failure);
1160       final_jmp(*L_success);
1161     }
1162   }
1163 
1164   bind(L_fallthrough);
1165 
1166 #undef final_jmp
1167 }
1168 
1169 // These two are taken from x86, but they look generally useful
1170 
1171 // scans count pointer sized words at [addr] for occurence of value,
1172 // generic
1173 void MacroAssembler::repne_scan(Register addr, Register value, Register count,
1174                                 Register scratch) {
1175   Label Lloop, Lexit;
1176   cbz(count, Lexit);
1177   bind(Lloop);
1178   ldr(scratch, post(addr, wordSize));
1179   cmp(value, scratch);
1180   br(EQ, Lexit);
1181   sub(count, count, 1);
1182   cbnz(count, Lloop);
1183   bind(Lexit);
1184 }
1185 
1186 // scans count 4 byte words at [addr] for occurence of value,
1187 // generic
1188 void MacroAssembler::repne_scanw(Register addr, Register value, Register count,
1189                                 Register scratch) {
1190   Label Lloop, Lexit;
1191   cbz(count, Lexit);
1192   bind(Lloop);
1193   ldrw(scratch, post(addr, wordSize));
1194   cmpw(value, scratch);
1195   br(EQ, Lexit);
1196   sub(count, count, 1);
1197   cbnz(count, Lloop);
1198   bind(Lexit);
1199 }
1200 
1201 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
1202                                                    Register super_klass,
1203                                                    Register temp_reg,
1204                                                    Register temp2_reg,
1205                                                    Label* L_success,
1206                                                    Label* L_failure,
1207                                                    bool set_cond_codes) {
1208   assert_different_registers(sub_klass, super_klass, temp_reg);
1209   if (temp2_reg != noreg)
1210     assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg, rscratch1);
1211 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg)
1212 
1213   Label L_fallthrough;
1214   int label_nulls = 0;
1215   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1216   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1217   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1218 
1219   // a couple of useful fields in sub_klass:
1220   int ss_offset = in_bytes(Klass::secondary_supers_offset());
1221   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1222   Address secondary_supers_addr(sub_klass, ss_offset);
1223   Address super_cache_addr(     sub_klass, sc_offset);
1224 
1225   BLOCK_COMMENT(&quot;check_klass_subtype_slow_path&quot;);
1226 
1227   // Do a linear scan of the secondary super-klass chain.
1228   // This code is rarely used, so simplicity is a virtue here.
1229   // The repne_scan instruction uses fixed registers, which we must spill.
1230   // Don&#39;t worry too much about pre-existing connections with the input regs.
1231 
1232   assert(sub_klass != r0, &quot;killed reg&quot;); // killed by mov(r0, super)
1233   assert(sub_klass != r2, &quot;killed reg&quot;); // killed by lea(r2, &amp;pst_counter)
1234 
1235   RegSet pushed_registers;
1236   if (!IS_A_TEMP(r2))    pushed_registers += r2;
1237   if (!IS_A_TEMP(r5))    pushed_registers += r5;
1238 
1239   if (super_klass != r0 || UseCompressedOops) {
1240     if (!IS_A_TEMP(r0))   pushed_registers += r0;
1241   }
1242 
1243   push(pushed_registers, sp);
1244 
1245   // Get super_klass value into r0 (even if it was in r5 or r2).
1246   if (super_klass != r0) {
1247     mov(r0, super_klass);
1248   }
1249 
1250 #ifndef PRODUCT
1251   mov(rscratch2, (address)&amp;SharedRuntime::_partial_subtype_ctr);
1252   Address pst_counter_addr(rscratch2);
1253   ldr(rscratch1, pst_counter_addr);
1254   add(rscratch1, rscratch1, 1);
1255   str(rscratch1, pst_counter_addr);
1256 #endif //PRODUCT
1257 
1258   // We will consult the secondary-super array.
1259   ldr(r5, secondary_supers_addr);
1260   // Load the array length.
1261   ldrw(r2, Address(r5, Array&lt;Klass*&gt;::length_offset_in_bytes()));
1262   // Skip to start of data.
1263   add(r5, r5, Array&lt;Klass*&gt;::base_offset_in_bytes());
1264 
1265   cmp(sp, zr); // Clear Z flag; SP is never zero
1266   // Scan R2 words at [R5] for an occurrence of R0.
1267   // Set NZ/Z based on last compare.
1268   repne_scan(r5, r0, r2, rscratch1);
1269 
1270   // Unspill the temp. registers:
1271   pop(pushed_registers, sp);
1272 
1273   br(Assembler::NE, *L_failure);
1274 
1275   // Success.  Cache the super we found and proceed in triumph.
1276   str(super_klass, super_cache_addr);
1277 
1278   if (L_success != &amp;L_fallthrough) {
1279     b(*L_success);
1280   }
1281 
1282 #undef IS_A_TEMP
1283 
1284   bind(L_fallthrough);
1285 }
1286 
1287 void MacroAssembler::clinit_barrier(Register klass, Register scratch, Label* L_fast_path, Label* L_slow_path) {
1288   assert(L_fast_path != NULL || L_slow_path != NULL, &quot;at least one is required&quot;);
1289   assert_different_registers(klass, rthread, scratch);
1290 
1291   Label L_fallthrough, L_tmp;
1292   if (L_fast_path == NULL) {
1293     L_fast_path = &amp;L_fallthrough;
1294   } else if (L_slow_path == NULL) {
1295     L_slow_path = &amp;L_fallthrough;
1296   }
1297   // Fast path check: class is fully initialized
1298   ldrb(scratch, Address(klass, InstanceKlass::init_state_offset()));
1299   subs(zr, scratch, InstanceKlass::fully_initialized);
1300   br(Assembler::EQ, *L_fast_path);
1301 
1302   // Fast path check: current thread is initializer thread
1303   ldr(scratch, Address(klass, InstanceKlass::init_thread_offset()));
1304   cmp(rthread, scratch);
1305 
1306   if (L_slow_path == &amp;L_fallthrough) {
1307     br(Assembler::EQ, *L_fast_path);
1308     bind(*L_slow_path);
1309   } else if (L_fast_path == &amp;L_fallthrough) {
1310     br(Assembler::NE, *L_slow_path);
1311     bind(*L_fast_path);
1312   } else {
1313     Unimplemented();
1314   }
1315 }
1316 
1317 void MacroAssembler::verify_oop(Register reg, const char* s) {
1318   if (!VerifyOops || VerifyAdapterSharing) {
1319     // Below address of the code string confuses VerifyAdapterSharing
1320     // because it may differ between otherwise equivalent adapters.
1321     return;
1322   }
1323 
1324   // Pass register number to verify_oop_subroutine
1325   const char* b = NULL;
1326   {
1327     ResourceMark rm;
1328     stringStream ss;
1329     ss.print(&quot;verify_oop: %s: %s&quot;, reg-&gt;name(), s);
1330     b = code_string(ss.as_string());
1331   }
1332   BLOCK_COMMENT(&quot;verify_oop {&quot;);
1333 
1334   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1335   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1336 
1337   mov(r0, reg);
1338   movptr(rscratch1, (uintptr_t)(address)b);
1339 
1340   // call indirectly to solve generation ordering problem
1341   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1342   ldr(rscratch2, Address(rscratch2));
1343   blr(rscratch2);
1344 
1345   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1346   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1347 
1348   BLOCK_COMMENT(&quot;} verify_oop&quot;);
1349 }
1350 
1351 void MacroAssembler::verify_oop_addr(Address addr, const char* s) {
1352   if (!VerifyOops || VerifyAdapterSharing) {
1353     // Below address of the code string confuses VerifyAdapterSharing
1354     // because it may differ between otherwise equivalent adapters.
1355     return;
1356   }
1357 
1358   const char* b = NULL;
1359   {
1360     ResourceMark rm;
1361     stringStream ss;
1362     ss.print(&quot;verify_oop_addr: %s&quot;, s);
1363     b = code_string(ss.as_string());
1364   }
1365   BLOCK_COMMENT(&quot;verify_oop_addr {&quot;);
1366 
1367   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1368   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1369 
1370   // addr may contain sp so we will have to adjust it based on the
1371   // pushes that we just did.
1372   if (addr.uses(sp)) {
1373     lea(r0, addr);
1374     ldr(r0, Address(r0, 4 * wordSize));
1375   } else {
1376     ldr(r0, addr);
1377   }
1378   movptr(rscratch1, (uintptr_t)(address)b);
1379 
1380   // call indirectly to solve generation ordering problem
1381   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1382   ldr(rscratch2, Address(rscratch2));
1383   blr(rscratch2);
1384 
1385   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1386   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1387 
1388   BLOCK_COMMENT(&quot;} verify_oop_addr&quot;);
1389 }
1390 
1391 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
1392                                          int extra_slot_offset) {
1393   // cf. TemplateTable::prepare_invoke(), if (load_receiver).
1394   int stackElementSize = Interpreter::stackElementSize;
1395   int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0);
1396 #ifdef ASSERT
1397   int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1);
1398   assert(offset1 - offset == stackElementSize, &quot;correct arithmetic&quot;);
1399 #endif
1400   if (arg_slot.is_constant()) {
1401     return Address(esp, arg_slot.as_constant() * stackElementSize
1402                    + offset);
1403   } else {
1404     add(rscratch1, esp, arg_slot.as_register(),
1405         ext::uxtx, exact_log2(stackElementSize));
1406     return Address(rscratch1, offset);
1407   }
1408 }
1409 
1410 void MacroAssembler::call_VM_leaf_base(address entry_point,
1411                                        int number_of_arguments,
1412                                        Label *retaddr) {
1413   Label E, L;
1414 
1415   stp(rscratch1, rmethod, Address(pre(sp, -2 * wordSize)));
1416 
1417   mov(rscratch1, entry_point);
1418   blr(rscratch1);
1419   if (retaddr)
1420     bind(*retaddr);
1421 
1422   ldp(rscratch1, rmethod, Address(post(sp, 2 * wordSize)));
1423   maybe_isb();
1424 }
1425 
1426 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) {
1427   call_VM_leaf_base(entry_point, number_of_arguments);
1428 }
1429 
1430 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) {
1431   pass_arg0(this, arg_0);
1432   call_VM_leaf_base(entry_point, 1);
1433 }
1434 
1435 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1436   pass_arg0(this, arg_0);
1437   pass_arg1(this, arg_1);
1438   call_VM_leaf_base(entry_point, 2);
1439 }
1440 
1441 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0,
1442                                   Register arg_1, Register arg_2) {
1443   pass_arg0(this, arg_0);
1444   pass_arg1(this, arg_1);
1445   pass_arg2(this, arg_2);
1446   call_VM_leaf_base(entry_point, 3);
1447 }
1448 
1449 void MacroAssembler::super_call_VM_leaf(address entry_point) {
1450   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1451 }
1452 
1453 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0) {
1454   pass_arg0(this, arg_0);
1455   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1456 }
1457 
1458 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1459 
1460   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1461   pass_arg1(this, arg_1);
1462   pass_arg0(this, arg_0);
1463   MacroAssembler::call_VM_leaf_base(entry_point, 2);
1464 }
1465 
1466 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) {
1467   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1468   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1469   pass_arg2(this, arg_2);
1470   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1471   pass_arg1(this, arg_1);
1472   pass_arg0(this, arg_0);
1473   MacroAssembler::call_VM_leaf_base(entry_point, 3);
1474 }
1475 
1476 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2, Register arg_3) {
1477   assert(arg_0 != c_rarg3, &quot;smashed arg&quot;);
1478   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
1479   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
1480   pass_arg3(this, arg_3);
1481   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1482   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1483   pass_arg2(this, arg_2);
1484   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1485   pass_arg1(this, arg_1);
1486   pass_arg0(this, arg_0);
1487   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1488 }
1489 
1490 void MacroAssembler::null_check(Register reg, int offset) {
1491   if (needs_explicit_null_check(offset)) {
1492     // provoke OS NULL exception if reg = NULL by
1493     // accessing M[reg] w/o changing any registers
1494     // NOTE: this is plenty to provoke a segv
1495     ldr(zr, Address(reg));
1496   } else {
1497     // nothing to do, (later) access of M[reg + offset]
1498     // will provoke OS NULL exception if reg = NULL
1499   }
1500 }
1501 
1502 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1503   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1504   andr(temp_reg, temp_reg, JVM_ACC_INLINE);
1505   cbnz(temp_reg, is_value);
1506 }
1507 
1508 void MacroAssembler::test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline) {
1509   (void) temp_reg; // keep signature uniform with x86
1510   tbnz(flags, ConstantPoolCacheEntry::is_inline_field_shift, is_inline);
1511 }
1512 
1513 void MacroAssembler::test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline) {
1514   (void) temp_reg; // keep signature uniform with x86
1515   tbz(flags, ConstantPoolCacheEntry::is_inline_field_shift, not_inline);
1516 }
1517 
1518 void MacroAssembler::test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened) {
1519   (void) temp_reg; // keep signature uniform with x86
1520   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1521 }
1522 
1523 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1524   load_storage_props(temp_reg, oop);
1525   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1526   cbnz(temp_reg, is_flattened_array);
1527 }
1528 
1529 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1530   load_storage_props(temp_reg, oop);
1531   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1532   cbnz(temp_reg, is_null_free_array);
1533 }
1534 
1535 // MacroAssembler protected routines needed to implement
1536 // public methods
1537 
1538 void MacroAssembler::mov(Register r, Address dest) {
1539   code_section()-&gt;relocate(pc(), dest.rspec());
1540   u_int64_t imm64 = (u_int64_t)dest.target();
1541   movptr(r, imm64);
1542 }
1543 
1544 // Move a constant pointer into r.  In AArch64 mode the virtual
1545 // address space is 48 bits in size, so we only need three
1546 // instructions to create a patchable instruction sequence that can
1547 // reach anywhere.
1548 void MacroAssembler::movptr(Register r, uintptr_t imm64) {
1549 #ifndef PRODUCT
1550   {
1551     char buffer[64];
1552     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1553     block_comment(buffer);
1554   }
1555 #endif
1556   assert(imm64 &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
1557   movz(r, imm64 &amp; 0xffff);
1558   imm64 &gt;&gt;= 16;
1559   movk(r, imm64 &amp; 0xffff, 16);
1560   imm64 &gt;&gt;= 16;
1561   movk(r, imm64 &amp; 0xffff, 32);
1562 }
1563 
1564 // Macro to mov replicated immediate to vector register.
1565 //  Vd will get the following values for different arrangements in T
1566 //   imm32 == hex 000000gh  T8B:  Vd = ghghghghghghghgh
1567 //   imm32 == hex 000000gh  T16B: Vd = ghghghghghghghghghghghghghghghgh
1568 //   imm32 == hex 0000efgh  T4H:  Vd = efghefghefghefgh
1569 //   imm32 == hex 0000efgh  T8H:  Vd = efghefghefghefghefghefghefghefgh
1570 //   imm32 == hex abcdefgh  T2S:  Vd = abcdefghabcdefgh
1571 //   imm32 == hex abcdefgh  T4S:  Vd = abcdefghabcdefghabcdefghabcdefgh
1572 //   T1D/T2D: invalid
1573 void MacroAssembler::mov(FloatRegister Vd, SIMD_Arrangement T, u_int32_t imm32) {
1574   assert(T != T1D &amp;&amp; T != T2D, &quot;invalid arrangement&quot;);
1575   if (T == T8B || T == T16B) {
1576     assert((imm32 &amp; ~0xff) == 0, &quot;extraneous bits in unsigned imm32 (T8B/T16B)&quot;);
1577     movi(Vd, T, imm32 &amp; 0xff, 0);
1578     return;
1579   }
1580   u_int32_t nimm32 = ~imm32;
1581   if (T == T4H || T == T8H) {
1582     assert((imm32  &amp; ~0xffff) == 0, &quot;extraneous bits in unsigned imm32 (T4H/T8H)&quot;);
1583     imm32 &amp;= 0xffff;
1584     nimm32 &amp;= 0xffff;
1585   }
1586   u_int32_t x = imm32;
1587   int movi_cnt = 0;
1588   int movn_cnt = 0;
1589   while (x) { if (x &amp; 0xff) movi_cnt++; x &gt;&gt;= 8; }
1590   x = nimm32;
1591   while (x) { if (x &amp; 0xff) movn_cnt++; x &gt;&gt;= 8; }
1592   if (movn_cnt &lt; movi_cnt) imm32 = nimm32;
1593   unsigned lsl = 0;
1594   while (imm32 &amp;&amp; (imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1595   if (movn_cnt &lt; movi_cnt)
1596     mvni(Vd, T, imm32 &amp; 0xff, lsl);
1597   else
1598     movi(Vd, T, imm32 &amp; 0xff, lsl);
1599   imm32 &gt;&gt;= 8; lsl += 8;
1600   while (imm32) {
1601     while ((imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1602     if (movn_cnt &lt; movi_cnt)
1603       bici(Vd, T, imm32 &amp; 0xff, lsl);
1604     else
1605       orri(Vd, T, imm32 &amp; 0xff, lsl);
1606     lsl += 8; imm32 &gt;&gt;= 8;
1607   }
1608 }
1609 
1610 void MacroAssembler::mov_immediate64(Register dst, u_int64_t imm64)
1611 {
1612 #ifndef PRODUCT
1613   {
1614     char buffer[64];
1615     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1616     block_comment(buffer);
1617   }
1618 #endif
1619   if (operand_valid_for_logical_immediate(false, imm64)) {
1620     orr(dst, zr, imm64);
1621   } else {
1622     // we can use a combination of MOVZ or MOVN with
1623     // MOVK to build up the constant
1624     u_int64_t imm_h[4];
1625     int zero_count = 0;
1626     int neg_count = 0;
1627     int i;
1628     for (i = 0; i &lt; 4; i++) {
1629       imm_h[i] = ((imm64 &gt;&gt; (i * 16)) &amp; 0xffffL);
1630       if (imm_h[i] == 0) {
1631         zero_count++;
1632       } else if (imm_h[i] == 0xffffL) {
1633         neg_count++;
1634       }
1635     }
1636     if (zero_count == 4) {
1637       // one MOVZ will do
1638       movz(dst, 0);
1639     } else if (neg_count == 4) {
1640       // one MOVN will do
1641       movn(dst, 0);
1642     } else if (zero_count == 3) {
1643       for (i = 0; i &lt; 4; i++) {
1644         if (imm_h[i] != 0L) {
1645           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1646           break;
1647         }
1648       }
1649     } else if (neg_count == 3) {
1650       // one MOVN will do
1651       for (int i = 0; i &lt; 4; i++) {
1652         if (imm_h[i] != 0xffffL) {
1653           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1654           break;
1655         }
1656       }
1657     } else if (zero_count == 2) {
1658       // one MOVZ and one MOVK will do
1659       for (i = 0; i &lt; 3; i++) {
1660         if (imm_h[i] != 0L) {
1661           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1662           i++;
1663           break;
1664         }
1665       }
1666       for (;i &lt; 4; i++) {
1667         if (imm_h[i] != 0L) {
1668           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1669         }
1670       }
1671     } else if (neg_count == 2) {
1672       // one MOVN and one MOVK will do
1673       for (i = 0; i &lt; 4; i++) {
1674         if (imm_h[i] != 0xffffL) {
1675           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1676           i++;
1677           break;
1678         }
1679       }
1680       for (;i &lt; 4; i++) {
1681         if (imm_h[i] != 0xffffL) {
1682           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1683         }
1684       }
1685     } else if (zero_count == 1) {
1686       // one MOVZ and two MOVKs will do
1687       for (i = 0; i &lt; 4; i++) {
1688         if (imm_h[i] != 0L) {
1689           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1690           i++;
1691           break;
1692         }
1693       }
1694       for (;i &lt; 4; i++) {
1695         if (imm_h[i] != 0x0L) {
1696           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1697         }
1698       }
1699     } else if (neg_count == 1) {
1700       // one MOVN and two MOVKs will do
1701       for (i = 0; i &lt; 4; i++) {
1702         if (imm_h[i] != 0xffffL) {
1703           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1704           i++;
1705           break;
1706         }
1707       }
1708       for (;i &lt; 4; i++) {
1709         if (imm_h[i] != 0xffffL) {
1710           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1711         }
1712       }
1713     } else {
1714       // use a MOVZ and 3 MOVKs (makes it easier to debug)
1715       movz(dst, (u_int32_t)imm_h[0], 0);
1716       for (i = 1; i &lt; 4; i++) {
1717         movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1718       }
1719     }
1720   }
1721 }
1722 
1723 void MacroAssembler::mov_immediate32(Register dst, u_int32_t imm32)
1724 {
1725 #ifndef PRODUCT
1726     {
1727       char buffer[64];
1728       snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX32, imm32);
1729       block_comment(buffer);
1730     }
1731 #endif
1732   if (operand_valid_for_logical_immediate(true, imm32)) {
1733     orrw(dst, zr, imm32);
1734   } else {
1735     // we can use MOVZ, MOVN or two calls to MOVK to build up the
1736     // constant
1737     u_int32_t imm_h[2];
1738     imm_h[0] = imm32 &amp; 0xffff;
1739     imm_h[1] = ((imm32 &gt;&gt; 16) &amp; 0xffff);
1740     if (imm_h[0] == 0) {
1741       movzw(dst, imm_h[1], 16);
1742     } else if (imm_h[0] == 0xffff) {
1743       movnw(dst, imm_h[1] ^ 0xffff, 16);
1744     } else if (imm_h[1] == 0) {
1745       movzw(dst, imm_h[0], 0);
1746     } else if (imm_h[1] == 0xffff) {
1747       movnw(dst, imm_h[0] ^ 0xffff, 0);
1748     } else {
1749       // use a MOVZ and MOVK (makes it easier to debug)
1750       movzw(dst, imm_h[0], 0);
1751       movkw(dst, imm_h[1], 16);
1752     }
1753   }
1754 }
1755 
1756 // Form an address from base + offset in Rd.  Rd may or may
1757 // not actually be used: you must use the Address that is returned.
1758 // It is up to you to ensure that the shift provided matches the size
1759 // of your data.
1760 Address MacroAssembler::form_address(Register Rd, Register base, long byte_offset, int shift) {
1761   if (Address::offset_ok_for_immed(byte_offset, shift))
1762     // It fits; no need for any heroics
1763     return Address(base, byte_offset);
1764 
1765   // Don&#39;t do anything clever with negative or misaligned offsets
1766   unsigned mask = (1 &lt;&lt; shift) - 1;
1767   if (byte_offset &lt; 0 || byte_offset &amp; mask) {
1768     mov(Rd, byte_offset);
1769     add(Rd, base, Rd);
1770     return Address(Rd);
1771   }
1772 
1773   // See if we can do this with two 12-bit offsets
1774   {
1775     unsigned long word_offset = byte_offset &gt;&gt; shift;
1776     unsigned long masked_offset = word_offset &amp; 0xfff000;
1777     if (Address::offset_ok_for_immed(word_offset - masked_offset, 0)
1778         &amp;&amp; Assembler::operand_valid_for_add_sub_immediate(masked_offset &lt;&lt; shift)) {
1779       add(Rd, base, masked_offset &lt;&lt; shift);
1780       word_offset -= masked_offset;
1781       return Address(Rd, word_offset &lt;&lt; shift);
1782     }
1783   }
1784 
1785   // Do it the hard way
1786   mov(Rd, byte_offset);
1787   add(Rd, base, Rd);
1788   return Address(Rd);
1789 }
1790 
1791 void MacroAssembler::atomic_incw(Register counter_addr, Register tmp, Register tmp2) {
1792   if (UseLSE) {
1793     mov(tmp, 1);
1794     ldadd(Assembler::word, tmp, zr, counter_addr);
1795     return;
1796   }
1797   Label retry_load;
1798   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
1799     prfm(Address(counter_addr), PSTL1STRM);
1800   bind(retry_load);
1801   // flush and load exclusive from the memory location
1802   ldxrw(tmp, counter_addr);
1803   addw(tmp, tmp, 1);
1804   // if we store+flush with no intervening write tmp wil be zero
1805   stxrw(tmp2, tmp, counter_addr);
1806   cbnzw(tmp2, retry_load);
1807 }
1808 
1809 
1810 int MacroAssembler::corrected_idivl(Register result, Register ra, Register rb,
1811                                     bool want_remainder, Register scratch)
1812 {
1813   // Full implementation of Java idiv and irem.  The function
1814   // returns the (pc) offset of the div instruction - may be needed
1815   // for implicit exceptions.
1816   //
1817   // constraint : ra/rb =/= scratch
1818   //         normal case
1819   //
1820   // input : ra: dividend
1821   //         rb: divisor
1822   //
1823   // result: either
1824   //         quotient  (= ra idiv rb)
1825   //         remainder (= ra irem rb)
1826 
1827   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1828 
1829   int idivl_offset = offset();
1830   if (! want_remainder) {
1831     sdivw(result, ra, rb);
1832   } else {
1833     sdivw(scratch, ra, rb);
1834     Assembler::msubw(result, scratch, rb, ra);
1835   }
1836 
1837   return idivl_offset;
1838 }
1839 
1840 int MacroAssembler::corrected_idivq(Register result, Register ra, Register rb,
1841                                     bool want_remainder, Register scratch)
1842 {
1843   // Full implementation of Java ldiv and lrem.  The function
1844   // returns the (pc) offset of the div instruction - may be needed
1845   // for implicit exceptions.
1846   //
1847   // constraint : ra/rb =/= scratch
1848   //         normal case
1849   //
1850   // input : ra: dividend
1851   //         rb: divisor
1852   //
1853   // result: either
1854   //         quotient  (= ra idiv rb)
1855   //         remainder (= ra irem rb)
1856 
1857   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1858 
1859   int idivq_offset = offset();
1860   if (! want_remainder) {
1861     sdiv(result, ra, rb);
1862   } else {
1863     sdiv(scratch, ra, rb);
1864     Assembler::msub(result, scratch, rb, ra);
1865   }
1866 
1867   return idivq_offset;
1868 }
1869 
1870 void MacroAssembler::membar(Membar_mask_bits order_constraint) {
1871   address prev = pc() - NativeMembar::instruction_size;
1872   address last = code()-&gt;last_insn();
1873   if (last != NULL &amp;&amp; nativeInstruction_at(last)-&gt;is_Membar() &amp;&amp; prev == last) {
1874     NativeMembar *bar = NativeMembar_at(prev);
1875     // We are merging two memory barrier instructions.  On AArch64 we
1876     // can do this simply by ORing them together.
1877     bar-&gt;set_kind(bar-&gt;get_kind() | order_constraint);
1878     BLOCK_COMMENT(&quot;merged membar&quot;);
1879   } else {
1880     code()-&gt;set_last_insn(pc());
1881     dmb(Assembler::barrier(order_constraint));
1882   }
1883 }
1884 
1885 bool MacroAssembler::try_merge_ldst(Register rt, const Address &amp;adr, size_t size_in_bytes, bool is_store) {
1886   if (ldst_can_merge(rt, adr, size_in_bytes, is_store)) {
1887     merge_ldst(rt, adr, size_in_bytes, is_store);
1888     code()-&gt;clear_last_insn();
1889     return true;
1890   } else {
1891     assert(size_in_bytes == 8 || size_in_bytes == 4, &quot;only 8 bytes or 4 bytes load/store is supported.&quot;);
1892     const unsigned mask = size_in_bytes - 1;
1893     if (adr.getMode() == Address::base_plus_offset &amp;&amp;
1894         (adr.offset() &amp; mask) == 0) { // only supports base_plus_offset.
1895       code()-&gt;set_last_insn(pc());
1896     }
1897     return false;
1898   }
1899 }
1900 
1901 void MacroAssembler::ldr(Register Rx, const Address &amp;adr) {
1902   // We always try to merge two adjacent loads into one ldp.
1903   if (!try_merge_ldst(Rx, adr, 8, false)) {
1904     Assembler::ldr(Rx, adr);
1905   }
1906 }
1907 
1908 void MacroAssembler::ldrw(Register Rw, const Address &amp;adr) {
1909   // We always try to merge two adjacent loads into one ldp.
1910   if (!try_merge_ldst(Rw, adr, 4, false)) {
1911     Assembler::ldrw(Rw, adr);
1912   }
1913 }
1914 
1915 void MacroAssembler::str(Register Rx, const Address &amp;adr) {
1916   // We always try to merge two adjacent stores into one stp.
1917   if (!try_merge_ldst(Rx, adr, 8, true)) {
1918     Assembler::str(Rx, adr);
1919   }
1920 }
1921 
1922 void MacroAssembler::strw(Register Rw, const Address &amp;adr) {
1923   // We always try to merge two adjacent stores into one stp.
1924   if (!try_merge_ldst(Rw, adr, 4, true)) {
1925     Assembler::strw(Rw, adr);
1926   }
1927 }
1928 
1929 // MacroAssembler routines found actually to be needed
1930 
1931 void MacroAssembler::push(Register src)
1932 {
1933   str(src, Address(pre(esp, -1 * wordSize)));
1934 }
1935 
1936 void MacroAssembler::pop(Register dst)
1937 {
1938   ldr(dst, Address(post(esp, 1 * wordSize)));
1939 }
1940 
1941 // Note: load_unsigned_short used to be called load_unsigned_word.
1942 int MacroAssembler::load_unsigned_short(Register dst, Address src) {
1943   int off = offset();
1944   ldrh(dst, src);
1945   return off;
1946 }
1947 
1948 int MacroAssembler::load_unsigned_byte(Register dst, Address src) {
1949   int off = offset();
1950   ldrb(dst, src);
1951   return off;
1952 }
1953 
1954 int MacroAssembler::load_signed_short(Register dst, Address src) {
1955   int off = offset();
1956   ldrsh(dst, src);
1957   return off;
1958 }
1959 
1960 int MacroAssembler::load_signed_byte(Register dst, Address src) {
1961   int off = offset();
1962   ldrsb(dst, src);
1963   return off;
1964 }
1965 
1966 int MacroAssembler::load_signed_short32(Register dst, Address src) {
1967   int off = offset();
1968   ldrshw(dst, src);
1969   return off;
1970 }
1971 
1972 int MacroAssembler::load_signed_byte32(Register dst, Address src) {
1973   int off = offset();
1974   ldrsbw(dst, src);
1975   return off;
1976 }
1977 
1978 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) {
1979   switch (size_in_bytes) {
1980   case  8:  ldr(dst, src); break;
1981   case  4:  ldrw(dst, src); break;
1982   case  2:  is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break;
1983   case  1:  is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break;
1984   default:  ShouldNotReachHere();
1985   }
1986 }
1987 
1988 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) {
1989   switch (size_in_bytes) {
1990   case  8:  str(src, dst); break;
1991   case  4:  strw(src, dst); break;
1992   case  2:  strh(src, dst); break;
1993   case  1:  strb(src, dst); break;
1994   default:  ShouldNotReachHere();
1995   }
1996 }
1997 
1998 void MacroAssembler::decrementw(Register reg, int value)
1999 {
2000   if (value &lt; 0)  { incrementw(reg, -value);      return; }
2001   if (value == 0) {                               return; }
2002   if (value &lt; (1 &lt;&lt; 12)) { subw(reg, reg, value); return; }
2003   /* else */ {
2004     guarantee(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
2005     movw(rscratch2, (unsigned)value);
2006     subw(reg, reg, rscratch2);
2007   }
2008 }
2009 
2010 void MacroAssembler::decrement(Register reg, int value)
2011 {
2012   if (value &lt; 0)  { increment(reg, -value);      return; }
2013   if (value == 0) {                              return; }
2014   if (value &lt; (1 &lt;&lt; 12)) { sub(reg, reg, value); return; }
2015   /* else */ {
2016     assert(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
2017     mov(rscratch2, (unsigned long)value);
2018     sub(reg, reg, rscratch2);
2019   }
2020 }
2021 
2022 void MacroAssembler::decrementw(Address dst, int value)
2023 {
2024   assert(!dst.uses(rscratch1), &quot;invalid dst for address decrement&quot;);
2025   if (dst.getMode() == Address::literal) {
2026     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2027     lea(rscratch2, dst);
2028     dst = Address(rscratch2);
2029   }
2030   ldrw(rscratch1, dst);
2031   decrementw(rscratch1, value);
2032   strw(rscratch1, dst);
2033 }
2034 
2035 void MacroAssembler::decrement(Address dst, int value)
2036 {
2037   assert(!dst.uses(rscratch1), &quot;invalid address for decrement&quot;);
2038   if (dst.getMode() == Address::literal) {
2039     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2040     lea(rscratch2, dst);
2041     dst = Address(rscratch2);
2042   }
2043   ldr(rscratch1, dst);
2044   decrement(rscratch1, value);
2045   str(rscratch1, dst);
2046 }
2047 
2048 void MacroAssembler::incrementw(Register reg, int value)
2049 {
2050   if (value &lt; 0)  { decrementw(reg, -value);      return; }
2051   if (value == 0) {                               return; }
2052   if (value &lt; (1 &lt;&lt; 12)) { addw(reg, reg, value); return; }
2053   /* else */ {
2054     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2055     movw(rscratch2, (unsigned)value);
2056     addw(reg, reg, rscratch2);
2057   }
2058 }
2059 
2060 void MacroAssembler::increment(Register reg, int value)
2061 {
2062   if (value &lt; 0)  { decrement(reg, -value);      return; }
2063   if (value == 0) {                              return; }
2064   if (value &lt; (1 &lt;&lt; 12)) { add(reg, reg, value); return; }
2065   /* else */ {
2066     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2067     movw(rscratch2, (unsigned)value);
2068     add(reg, reg, rscratch2);
2069   }
2070 }
2071 
2072 void MacroAssembler::incrementw(Address dst, int value)
2073 {
2074   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2075   if (dst.getMode() == Address::literal) {
2076     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2077     lea(rscratch2, dst);
2078     dst = Address(rscratch2);
2079   }
2080   ldrw(rscratch1, dst);
2081   incrementw(rscratch1, value);
2082   strw(rscratch1, dst);
2083 }
2084 
2085 void MacroAssembler::increment(Address dst, int value)
2086 {
2087   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2088   if (dst.getMode() == Address::literal) {
2089     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2090     lea(rscratch2, dst);
2091     dst = Address(rscratch2);
2092   }
2093   ldr(rscratch1, dst);
2094   increment(rscratch1, value);
2095   str(rscratch1, dst);
2096 }
2097 
2098 
2099 void MacroAssembler::pusha() {
2100   push(0x7fffffff, sp);
2101 }
2102 
2103 void MacroAssembler::popa() {
2104   pop(0x7fffffff, sp);
2105 }
2106 
2107 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2108 // Return the number of words pushed
2109 int MacroAssembler::push(unsigned int bitset, Register stack) {
2110   int words_pushed = 0;
2111 
2112   // Scan bitset to accumulate register pairs
2113   unsigned char regs[32];
2114   int count = 0;
2115   for (int reg = 0; reg &lt;= 30; reg++) {
2116     if (1 &amp; bitset)
2117       regs[count++] = reg;
2118     bitset &gt;&gt;= 1;
2119   }
2120   regs[count++] = zr-&gt;encoding_nocheck();
2121   count &amp;= ~1;  // Only push an even nuber of regs
2122 
2123   if (count) {
2124     stp(as_Register(regs[0]), as_Register(regs[1]),
2125        Address(pre(stack, -count * wordSize)));
2126     words_pushed += 2;
2127   }
2128   for (int i = 2; i &lt; count; i += 2) {
2129     stp(as_Register(regs[i]), as_Register(regs[i+1]),
2130        Address(stack, i * wordSize));
2131     words_pushed += 2;
2132   }
2133 
2134   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2135 
2136   return count;
2137 }
2138 
2139 int MacroAssembler::pop(unsigned int bitset, Register stack) {
2140   int words_pushed = 0;
2141 
2142   // Scan bitset to accumulate register pairs
2143   unsigned char regs[32];
2144   int count = 0;
2145   for (int reg = 0; reg &lt;= 30; reg++) {
2146     if (1 &amp; bitset)
2147       regs[count++] = reg;
2148     bitset &gt;&gt;= 1;
2149   }
2150   regs[count++] = zr-&gt;encoding_nocheck();
2151   count &amp;= ~1;
2152 
2153   for (int i = 2; i &lt; count; i += 2) {
2154     ldp(as_Register(regs[i]), as_Register(regs[i+1]),
2155        Address(stack, i * wordSize));
2156     words_pushed += 2;
2157   }
2158   if (count) {
2159     ldp(as_Register(regs[0]), as_Register(regs[1]),
2160        Address(post(stack, count * wordSize)));
2161     words_pushed += 2;
2162   }
2163 
2164   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2165 
2166   return count;
2167 }
2168 
2169 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2170 // Return the number of words pushed
2171 int MacroAssembler::push_fp(unsigned int bitset, Register stack) {
2172   int words_pushed = 0;
2173 
2174   // Scan bitset to accumulate register pairs
2175   unsigned char regs[32];
2176   int count = 0;
2177   for (int reg = 0; reg &lt;= 31; reg++) {
2178     if (1 &amp; bitset)
2179       regs[count++] = reg;
2180     bitset &gt;&gt;= 1;
2181   }
2182 
2183   if (count == 0) {
2184     return 0;
2185   }
2186 
2187   if (count == 1) {
2188     strq(as_FloatRegister(regs[0]), Address(pre(stack, -wordSize * 2)));
2189     return 1;
2190   }
2191 
2192   bool odd = (count &amp; 1) == 1;
2193   int push_slots = count + (odd ? 1 : 0);
2194 
2195   // Always pushing full 128 bit registers.
2196   stpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(pre(stack, -push_slots * wordSize * 2)));
2197   words_pushed += 2;
2198 
2199   for (int i = 2; i + 1 &lt; count; i += 2) {
2200     stpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2201     words_pushed += 2;
2202   }
2203 
2204   if (odd) {
2205     strq(as_FloatRegister(regs[count - 1]), Address(stack, (count - 1) * wordSize * 2));
2206     words_pushed++;
2207   }
2208 
2209   assert(words_pushed == count, &quot;oops, pushed(%d) != count(%d)&quot;, words_pushed, count);
2210   return count;
2211 }
2212 
2213 int MacroAssembler::pop_fp(unsigned int bitset, Register stack) {
2214   int words_pushed = 0;
2215 
2216   // Scan bitset to accumulate register pairs
2217   unsigned char regs[32];
2218   int count = 0;
2219   for (int reg = 0; reg &lt;= 31; reg++) {
2220     if (1 &amp; bitset)
2221       regs[count++] = reg;
2222     bitset &gt;&gt;= 1;
2223   }
2224 
2225   if (count == 0) {
2226     return 0;
2227   }
2228 
2229   if (count == 1) {
2230     ldrq(as_FloatRegister(regs[0]), Address(post(stack, wordSize * 2)));
2231     return 1;
2232   }
2233 
2234   bool odd = (count &amp; 1) == 1;
2235   int push_slots = count + (odd ? 1 : 0);
2236 
2237   if (odd) {
2238     ldrq(as_FloatRegister(regs[count - 1]), Address(stack, (count - 1) * wordSize * 2));
2239     words_pushed++;
2240   }
2241 
2242   for (int i = 2; i + 1 &lt; count; i += 2) {
2243     ldpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2244     words_pushed += 2;
2245   }
2246 
2247   ldpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(post(stack, push_slots * wordSize * 2)));
2248   words_pushed += 2;
2249 
2250   assert(words_pushed == count, &quot;oops, pushed(%d) != count(%d)&quot;, words_pushed, count);
2251 
2252   return count;
2253 }
2254 
2255 #ifdef ASSERT
2256 void MacroAssembler::verify_heapbase(const char* msg) {
2257 #if 0
2258   assert (UseCompressedOops || UseCompressedClassPointers, &quot;should be compressed&quot;);
2259   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
2260   if (!UseCompressedOops || Universe::ptr_base() == NULL) {
2261     // rheapbase is allocated as general register
2262     return;
2263   }
2264   if (CheckCompressedOops) {
2265     Label ok;
2266     push(1 &lt;&lt; rscratch1-&gt;encoding(), sp); // cmpptr trashes rscratch1
2267     cmpptr(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2268     br(Assembler::EQ, ok);
2269     stop(msg);
2270     bind(ok);
2271     pop(1 &lt;&lt; rscratch1-&gt;encoding(), sp);
2272   }
2273 #endif
2274 }
2275 #endif
2276 
2277 void MacroAssembler::resolve_jobject(Register value, Register thread, Register tmp) {
2278   Label done, not_weak;
2279   cbz(value, done);           // Use NULL as-is.
2280 
2281   STATIC_ASSERT(JNIHandles::weak_tag_mask == 1u);
2282   tbz(r0, 0, not_weak);    // Test for jweak tag.
2283 
2284   // Resolve jweak.
2285   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF, value,
2286                  Address(value, -JNIHandles::weak_tag_value), tmp, thread);
2287   verify_oop(value);
2288   b(done);
2289 
2290   bind(not_weak);
2291   // Resolve (untagged) jobject.
2292   access_load_at(T_OBJECT, IN_NATIVE, value, Address(value, 0), tmp, thread);
2293   verify_oop(value);
2294   bind(done);
2295 }
2296 
2297 void MacroAssembler::stop(const char* msg) {
2298   BLOCK_COMMENT(msg);
2299   dcps1(0xdeae);
2300   emit_int64((uintptr_t)msg);
2301 }
2302 
2303 void MacroAssembler::unimplemented(const char* what) {
2304   const char* buf = NULL;
2305   {
2306     ResourceMark rm;
2307     stringStream ss;
2308     ss.print(&quot;unimplemented: %s&quot;, what);
2309     buf = code_string(ss.as_string());
2310   }
2311   stop(buf);
2312 }
2313 
2314 // If a constant does not fit in an immediate field, generate some
2315 // number of MOV instructions and then perform the operation.
2316 void MacroAssembler::wrap_add_sub_imm_insn(Register Rd, Register Rn, unsigned imm,
2317                                            add_sub_imm_insn insn1,
2318                                            add_sub_reg_insn insn2) {
2319   assert(Rd != zr, &quot;Rd = zr and not setting flags?&quot;);
2320   if (operand_valid_for_add_sub_immediate((int)imm)) {
2321     (this-&gt;*insn1)(Rd, Rn, imm);
2322   } else {
2323     if (uabs(imm) &lt; (1 &lt;&lt; 24)) {
2324        (this-&gt;*insn1)(Rd, Rn, imm &amp; -(1 &lt;&lt; 12));
2325        (this-&gt;*insn1)(Rd, Rd, imm &amp; ((1 &lt;&lt; 12)-1));
2326     } else {
2327        assert_different_registers(Rd, Rn);
2328        mov(Rd, (uint64_t)imm);
2329        (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2330     }
2331   }
2332 }
2333 
2334 // Seperate vsn which sets the flags. Optimisations are more restricted
2335 // because we must set the flags correctly.
2336 void MacroAssembler::wrap_adds_subs_imm_insn(Register Rd, Register Rn, unsigned imm,
2337                                            add_sub_imm_insn insn1,
2338                                            add_sub_reg_insn insn2) {
2339   if (operand_valid_for_add_sub_immediate((int)imm)) {
2340     (this-&gt;*insn1)(Rd, Rn, imm);
2341   } else {
2342     assert_different_registers(Rd, Rn);
2343     assert(Rd != zr, &quot;overflow in immediate operand&quot;);
2344     mov(Rd, (uint64_t)imm);
2345     (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2346   }
2347 }
2348 
2349 
2350 void MacroAssembler::add(Register Rd, Register Rn, RegisterOrConstant increment) {
2351   if (increment.is_register()) {
2352     add(Rd, Rn, increment.as_register());
2353   } else {
2354     add(Rd, Rn, increment.as_constant());
2355   }
2356 }
2357 
2358 void MacroAssembler::addw(Register Rd, Register Rn, RegisterOrConstant increment) {
2359   if (increment.is_register()) {
2360     addw(Rd, Rn, increment.as_register());
2361   } else {
2362     addw(Rd, Rn, increment.as_constant());
2363   }
2364 }
2365 
2366 void MacroAssembler::sub(Register Rd, Register Rn, RegisterOrConstant decrement) {
2367   if (decrement.is_register()) {
2368     sub(Rd, Rn, decrement.as_register());
2369   } else {
2370     sub(Rd, Rn, decrement.as_constant());
2371   }
2372 }
2373 
2374 void MacroAssembler::subw(Register Rd, Register Rn, RegisterOrConstant decrement) {
2375   if (decrement.is_register()) {
2376     subw(Rd, Rn, decrement.as_register());
2377   } else {
2378     subw(Rd, Rn, decrement.as_constant());
2379   }
2380 }
2381 
2382 void MacroAssembler::reinit_heapbase()
2383 {
2384   if (UseCompressedOops) {
2385     if (Universe::is_fully_initialized()) {
2386       mov(rheapbase, CompressedOops::ptrs_base());
2387     } else {
2388       lea(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2389       ldr(rheapbase, Address(rheapbase));
2390     }
2391   }
2392 }
2393 
2394 // this simulates the behaviour of the x86 cmpxchg instruction using a
2395 // load linked/store conditional pair. we use the acquire/release
2396 // versions of these instructions so that we flush pending writes as
2397 // per Java semantics.
2398 
2399 // n.b the x86 version assumes the old value to be compared against is
2400 // in rax and updates rax with the value located in memory if the
2401 // cmpxchg fails. we supply a register for the old value explicitly
2402 
2403 // the aarch64 load linked/store conditional instructions do not
2404 // accept an offset. so, unlike x86, we must provide a plain register
2405 // to identify the memory word to be compared/exchanged rather than a
2406 // register+offset Address.
2407 
2408 void MacroAssembler::cmpxchgptr(Register oldv, Register newv, Register addr, Register tmp,
2409                                 Label &amp;succeed, Label *fail) {
2410   // oldv holds comparison value
2411   // newv holds value to write in exchange
2412   // addr identifies memory word to compare against/update
2413   if (UseLSE) {
2414     mov(tmp, oldv);
2415     casal(Assembler::xword, oldv, newv, addr);
2416     cmp(tmp, oldv);
2417     br(Assembler::EQ, succeed);
2418     membar(AnyAny);
2419   } else {
2420     Label retry_load, nope;
2421     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2422       prfm(Address(addr), PSTL1STRM);
2423     bind(retry_load);
2424     // flush and load exclusive from the memory location
2425     // and fail if it is not what we expect
2426     ldaxr(tmp, addr);
2427     cmp(tmp, oldv);
2428     br(Assembler::NE, nope);
2429     // if we store+flush with no intervening write tmp wil be zero
2430     stlxr(tmp, newv, addr);
2431     cbzw(tmp, succeed);
2432     // retry so we only ever return after a load fails to compare
2433     // ensures we don&#39;t return a stale value after a failed write.
2434     b(retry_load);
2435     // if the memory word differs we return it in oldv and signal a fail
2436     bind(nope);
2437     membar(AnyAny);
2438     mov(oldv, tmp);
2439   }
2440   if (fail)
2441     b(*fail);
2442 }
2443 
2444 void MacroAssembler::cmpxchg_obj_header(Register oldv, Register newv, Register obj, Register tmp,
2445                                         Label &amp;succeed, Label *fail) {
2446   assert(oopDesc::mark_offset_in_bytes() == 0, &quot;assumption&quot;);
2447   cmpxchgptr(oldv, newv, obj, tmp, succeed, fail);
2448 }
2449 
2450 void MacroAssembler::cmpxchgw(Register oldv, Register newv, Register addr, Register tmp,
2451                                 Label &amp;succeed, Label *fail) {
2452   // oldv holds comparison value
2453   // newv holds value to write in exchange
2454   // addr identifies memory word to compare against/update
2455   // tmp returns 0/1 for success/failure
2456   if (UseLSE) {
2457     mov(tmp, oldv);
2458     casal(Assembler::word, oldv, newv, addr);
2459     cmp(tmp, oldv);
2460     br(Assembler::EQ, succeed);
2461     membar(AnyAny);
2462   } else {
2463     Label retry_load, nope;
2464     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2465       prfm(Address(addr), PSTL1STRM);
2466     bind(retry_load);
2467     // flush and load exclusive from the memory location
2468     // and fail if it is not what we expect
2469     ldaxrw(tmp, addr);
2470     cmp(tmp, oldv);
2471     br(Assembler::NE, nope);
2472     // if we store+flush with no intervening write tmp wil be zero
2473     stlxrw(tmp, newv, addr);
2474     cbzw(tmp, succeed);
2475     // retry so we only ever return after a load fails to compare
2476     // ensures we don&#39;t return a stale value after a failed write.
2477     b(retry_load);
2478     // if the memory word differs we return it in oldv and signal a fail
2479     bind(nope);
2480     membar(AnyAny);
2481     mov(oldv, tmp);
2482   }
2483   if (fail)
2484     b(*fail);
2485 }
2486 
2487 // A generic CAS; success or failure is in the EQ flag.  A weak CAS
2488 // doesn&#39;t retry and may fail spuriously.  If the oldval is wanted,
2489 // Pass a register for the result, otherwise pass noreg.
2490 
2491 // Clobbers rscratch1
2492 void MacroAssembler::cmpxchg(Register addr, Register expected,
2493                              Register new_val,
2494                              enum operand_size size,
2495                              bool acquire, bool release,
2496                              bool weak,
2497                              Register result) {
2498   if (result == noreg)  result = rscratch1;
2499   BLOCK_COMMENT(&quot;cmpxchg {&quot;);
2500   if (UseLSE) {
2501     mov(result, expected);
2502     lse_cas(result, new_val, addr, size, acquire, release, /*not_pair*/ true);
2503     compare_eq(result, expected, size);
2504   } else {
2505     Label retry_load, done;
2506     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2507       prfm(Address(addr), PSTL1STRM);
2508     bind(retry_load);
2509     load_exclusive(result, addr, size, acquire);
2510     compare_eq(result, expected, size);
2511     br(Assembler::NE, done);
2512     store_exclusive(rscratch1, new_val, addr, size, release);
2513     if (weak) {
2514       cmpw(rscratch1, 0u);  // If the store fails, return NE to our caller.
2515     } else {
2516       cbnzw(rscratch1, retry_load);
2517     }
2518     bind(done);
2519   }
2520   BLOCK_COMMENT(&quot;} cmpxchg&quot;);
2521 }
2522 
2523 // A generic comparison. Only compares for equality, clobbers rscratch1.
2524 void MacroAssembler::compare_eq(Register rm, Register rn, enum operand_size size) {
2525   if (size == xword) {
2526     cmp(rm, rn);
2527   } else if (size == word) {
2528     cmpw(rm, rn);
2529   } else if (size == halfword) {
2530     eorw(rscratch1, rm, rn);
2531     ands(zr, rscratch1, 0xffff);
2532   } else if (size == byte) {
2533     eorw(rscratch1, rm, rn);
2534     ands(zr, rscratch1, 0xff);
2535   } else {
2536     ShouldNotReachHere();
2537   }
2538 }
2539 
2540 
2541 static bool different(Register a, RegisterOrConstant b, Register c) {
2542   if (b.is_constant())
2543     return a != c;
2544   else
2545     return a != b.as_register() &amp;&amp; a != c &amp;&amp; b.as_register() != c;
2546 }
2547 
2548 #define ATOMIC_OP(NAME, LDXR, OP, IOP, AOP, STXR, sz)                   \
2549 void MacroAssembler::atomic_##NAME(Register prev, RegisterOrConstant incr, Register addr) { \
2550   if (UseLSE) {                                                         \
2551     prev = prev-&gt;is_valid() ? prev : zr;                                \
2552     if (incr.is_register()) {                                           \
2553       AOP(sz, incr.as_register(), prev, addr);                          \
2554     } else {                                                            \
2555       mov(rscratch2, incr.as_constant());                               \
2556       AOP(sz, rscratch2, prev, addr);                                   \
2557     }                                                                   \
2558     return;                                                             \
2559   }                                                                     \
2560   Register result = rscratch2;                                          \
2561   if (prev-&gt;is_valid())                                                 \
2562     result = different(prev, incr, addr) ? prev : rscratch2;            \
2563                                                                         \
2564   Label retry_load;                                                     \
2565   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2566     prfm(Address(addr), PSTL1STRM);                                     \
2567   bind(retry_load);                                                     \
2568   LDXR(result, addr);                                                   \
2569   OP(rscratch1, result, incr);                                          \
2570   STXR(rscratch2, rscratch1, addr);                                     \
2571   cbnzw(rscratch2, retry_load);                                         \
2572   if (prev-&gt;is_valid() &amp;&amp; prev != result) {                             \
2573     IOP(prev, rscratch1, incr);                                         \
2574   }                                                                     \
2575 }
2576 
2577 ATOMIC_OP(add, ldxr, add, sub, ldadd, stxr, Assembler::xword)
2578 ATOMIC_OP(addw, ldxrw, addw, subw, ldadd, stxrw, Assembler::word)
2579 ATOMIC_OP(addal, ldaxr, add, sub, ldaddal, stlxr, Assembler::xword)
2580 ATOMIC_OP(addalw, ldaxrw, addw, subw, ldaddal, stlxrw, Assembler::word)
2581 
2582 #undef ATOMIC_OP
2583 
2584 #define ATOMIC_XCHG(OP, AOP, LDXR, STXR, sz)                            \
2585 void MacroAssembler::atomic_##OP(Register prev, Register newv, Register addr) { \
2586   if (UseLSE) {                                                         \
2587     prev = prev-&gt;is_valid() ? prev : zr;                                \
2588     AOP(sz, newv, prev, addr);                                          \
2589     return;                                                             \
2590   }                                                                     \
2591   Register result = rscratch2;                                          \
2592   if (prev-&gt;is_valid())                                                 \
2593     result = different(prev, newv, addr) ? prev : rscratch2;            \
2594                                                                         \
2595   Label retry_load;                                                     \
2596   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2597     prfm(Address(addr), PSTL1STRM);                                     \
2598   bind(retry_load);                                                     \
2599   LDXR(result, addr);                                                   \
2600   STXR(rscratch1, newv, addr);                                          \
2601   cbnzw(rscratch1, retry_load);                                         \
2602   if (prev-&gt;is_valid() &amp;&amp; prev != result)                               \
2603     mov(prev, result);                                                  \
2604 }
2605 
2606 ATOMIC_XCHG(xchg, swp, ldxr, stxr, Assembler::xword)
2607 ATOMIC_XCHG(xchgw, swp, ldxrw, stxrw, Assembler::word)
2608 ATOMIC_XCHG(xchgal, swpal, ldaxr, stlxr, Assembler::xword)
2609 ATOMIC_XCHG(xchgalw, swpal, ldaxrw, stlxrw, Assembler::word)
2610 
2611 #undef ATOMIC_XCHG
2612 
2613 #ifndef PRODUCT
2614 extern &quot;C&quot; void findpc(intptr_t x);
2615 #endif
2616 
2617 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[])
2618 {
2619   // In order to get locks to work, we need to fake a in_VM state
2620   if (ShowMessageBoxOnError ) {
2621     JavaThread* thread = JavaThread::current();
2622     JavaThreadState saved_state = thread-&gt;thread_state();
2623     thread-&gt;set_thread_state(_thread_in_vm);
2624 #ifndef PRODUCT
2625     if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
2626       ttyLocker ttyl;
2627       BytecodeCounter::print();
2628     }
2629 #endif
2630     if (os::message_box(msg, &quot;Execution stopped, print registers?&quot;)) {
2631       ttyLocker ttyl;
2632       tty-&gt;print_cr(&quot; pc = 0x%016lx&quot;, pc);
2633 #ifndef PRODUCT
2634       tty-&gt;cr();
2635       findpc(pc);
2636       tty-&gt;cr();
2637 #endif
2638       tty-&gt;print_cr(&quot; r0 = 0x%016lx&quot;, regs[0]);
2639       tty-&gt;print_cr(&quot; r1 = 0x%016lx&quot;, regs[1]);
2640       tty-&gt;print_cr(&quot; r2 = 0x%016lx&quot;, regs[2]);
2641       tty-&gt;print_cr(&quot; r3 = 0x%016lx&quot;, regs[3]);
2642       tty-&gt;print_cr(&quot; r4 = 0x%016lx&quot;, regs[4]);
2643       tty-&gt;print_cr(&quot; r5 = 0x%016lx&quot;, regs[5]);
2644       tty-&gt;print_cr(&quot; r6 = 0x%016lx&quot;, regs[6]);
2645       tty-&gt;print_cr(&quot; r7 = 0x%016lx&quot;, regs[7]);
2646       tty-&gt;print_cr(&quot; r8 = 0x%016lx&quot;, regs[8]);
2647       tty-&gt;print_cr(&quot; r9 = 0x%016lx&quot;, regs[9]);
2648       tty-&gt;print_cr(&quot;r10 = 0x%016lx&quot;, regs[10]);
2649       tty-&gt;print_cr(&quot;r11 = 0x%016lx&quot;, regs[11]);
2650       tty-&gt;print_cr(&quot;r12 = 0x%016lx&quot;, regs[12]);
2651       tty-&gt;print_cr(&quot;r13 = 0x%016lx&quot;, regs[13]);
2652       tty-&gt;print_cr(&quot;r14 = 0x%016lx&quot;, regs[14]);
2653       tty-&gt;print_cr(&quot;r15 = 0x%016lx&quot;, regs[15]);
2654       tty-&gt;print_cr(&quot;r16 = 0x%016lx&quot;, regs[16]);
2655       tty-&gt;print_cr(&quot;r17 = 0x%016lx&quot;, regs[17]);
2656       tty-&gt;print_cr(&quot;r18 = 0x%016lx&quot;, regs[18]);
2657       tty-&gt;print_cr(&quot;r19 = 0x%016lx&quot;, regs[19]);
2658       tty-&gt;print_cr(&quot;r20 = 0x%016lx&quot;, regs[20]);
2659       tty-&gt;print_cr(&quot;r21 = 0x%016lx&quot;, regs[21]);
2660       tty-&gt;print_cr(&quot;r22 = 0x%016lx&quot;, regs[22]);
2661       tty-&gt;print_cr(&quot;r23 = 0x%016lx&quot;, regs[23]);
2662       tty-&gt;print_cr(&quot;r24 = 0x%016lx&quot;, regs[24]);
2663       tty-&gt;print_cr(&quot;r25 = 0x%016lx&quot;, regs[25]);
2664       tty-&gt;print_cr(&quot;r26 = 0x%016lx&quot;, regs[26]);
2665       tty-&gt;print_cr(&quot;r27 = 0x%016lx&quot;, regs[27]);
2666       tty-&gt;print_cr(&quot;r28 = 0x%016lx&quot;, regs[28]);
2667       tty-&gt;print_cr(&quot;r30 = 0x%016lx&quot;, regs[30]);
2668       tty-&gt;print_cr(&quot;r31 = 0x%016lx&quot;, regs[31]);
2669       BREAKPOINT;
2670     }
2671   }
2672   fatal(&quot;DEBUG MESSAGE: %s&quot;, msg);
2673 }
2674 
2675 void MacroAssembler::push_call_clobbered_registers() {
2676   int step = 4 * wordSize;
2677   push(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2678   sub(sp, sp, step);
2679   mov(rscratch1, -step);
2680   // Push v0-v7, v16-v31.
2681   for (int i = 31; i&gt;= 4; i -= 4) {
2682     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2683       st1(as_FloatRegister(i-3), as_FloatRegister(i-2), as_FloatRegister(i-1),
2684           as_FloatRegister(i), T1D, Address(post(sp, rscratch1)));
2685   }
2686   st1(as_FloatRegister(0), as_FloatRegister(1), as_FloatRegister(2),
2687       as_FloatRegister(3), T1D, Address(sp));
2688 }
2689 
2690 void MacroAssembler::pop_call_clobbered_registers() {
2691   for (int i = 0; i &lt; 32; i += 4) {
2692     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2693       ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2694           as_FloatRegister(i+3), T1D, Address(post(sp, 4 * wordSize)));
2695   }
2696 
2697   pop(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2698 }
2699 
2700 void MacroAssembler::push_CPU_state(bool save_vectors) {
2701   int step = (save_vectors ? 8 : 4) * wordSize;
2702   push(0x3fffffff, sp);         // integer registers except lr &amp; sp
2703   mov(rscratch1, -step);
2704   sub(sp, sp, step);
2705   for (int i = 28; i &gt;= 4; i -= 4) {
2706     st1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2707         as_FloatRegister(i+3), save_vectors ? T2D : T1D, Address(post(sp, rscratch1)));
2708   }
2709   st1(v0, v1, v2, v3, save_vectors ? T2D : T1D, sp);
2710 }
2711 
2712 void MacroAssembler::pop_CPU_state(bool restore_vectors) {
2713   int step = (restore_vectors ? 8 : 4) * wordSize;
2714   for (int i = 0; i &lt;= 28; i += 4)
2715     ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2716         as_FloatRegister(i+3), restore_vectors ? T2D : T1D, Address(post(sp, step)));
2717   pop(0x3fffffff, sp);         // integer registers except lr &amp; sp
2718 }
2719 
2720 /**
2721  * Helpers for multiply_to_len().
2722  */
2723 void MacroAssembler::add2_with_carry(Register final_dest_hi, Register dest_hi, Register dest_lo,
2724                                      Register src1, Register src2) {
2725   adds(dest_lo, dest_lo, src1);
2726   adc(dest_hi, dest_hi, zr);
2727   adds(dest_lo, dest_lo, src2);
2728   adc(final_dest_hi, dest_hi, zr);
2729 }
2730 
2731 // Generate an address from (r + r1 extend offset).  &quot;size&quot; is the
2732 // size of the operand.  The result may be in rscratch2.
2733 Address MacroAssembler::offsetted_address(Register r, Register r1,
2734                                           Address::extend ext, int offset, int size) {
2735   if (offset || (ext.shift() % size != 0)) {
2736     lea(rscratch2, Address(r, r1, ext));
2737     return Address(rscratch2, offset);
2738   } else {
2739     return Address(r, r1, ext);
2740   }
2741 }
2742 
2743 Address MacroAssembler::spill_address(int size, int offset, Register tmp)
2744 {
2745   assert(offset &gt;= 0, &quot;spill to negative address?&quot;);
2746   // Offset reachable ?
2747   //   Not aligned - 9 bits signed offset
2748   //   Aligned - 12 bits unsigned offset shifted
2749   Register base = sp;
2750   if ((offset &amp; (size-1)) &amp;&amp; offset &gt;= (1&lt;&lt;8)) {
2751     add(tmp, base, offset &amp; ((1&lt;&lt;12)-1));
2752     base = tmp;
2753     offset &amp;= -1u&lt;&lt;12;
2754   }
2755 
2756   if (offset &gt;= (1&lt;&lt;12) * size) {
2757     add(tmp, base, offset &amp; (((1&lt;&lt;12)-1)&lt;&lt;12));
2758     base = tmp;
2759     offset &amp;= ~(((1&lt;&lt;12)-1)&lt;&lt;12);
2760   }
2761 
2762   return Address(base, offset);
2763 }
2764 
2765 // Checks whether offset is aligned.
2766 // Returns true if it is, else false.
2767 bool MacroAssembler::merge_alignment_check(Register base,
2768                                            size_t size,
2769                                            long cur_offset,
2770                                            long prev_offset) const {
2771   if (AvoidUnalignedAccesses) {
2772     if (base == sp) {
2773       // Checks whether low offset if aligned to pair of registers.
2774       long pair_mask = size * 2 - 1;
2775       long offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2776       return (offset &amp; pair_mask) == 0;
2777     } else { // If base is not sp, we can&#39;t guarantee the access is aligned.
2778       return false;
2779     }
2780   } else {
2781     long mask = size - 1;
2782     // Load/store pair instruction only supports element size aligned offset.
2783     return (cur_offset &amp; mask) == 0 &amp;&amp; (prev_offset &amp; mask) == 0;
2784   }
2785 }
2786 
2787 // Checks whether current and previous loads/stores can be merged.
2788 // Returns true if it can be merged, else false.
2789 bool MacroAssembler::ldst_can_merge(Register rt,
2790                                     const Address &amp;adr,
2791                                     size_t cur_size_in_bytes,
2792                                     bool is_store) const {
2793   address prev = pc() - NativeInstruction::instruction_size;
2794   address last = code()-&gt;last_insn();
2795 
2796   if (last == NULL || !nativeInstruction_at(last)-&gt;is_Imm_LdSt()) {
2797     return false;
2798   }
2799 
2800   if (adr.getMode() != Address::base_plus_offset || prev != last) {
2801     return false;
2802   }
2803 
2804   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2805   size_t prev_size_in_bytes = prev_ldst-&gt;size_in_bytes();
2806 
2807   assert(prev_size_in_bytes == 4 || prev_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2808   assert(cur_size_in_bytes == 4 || cur_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2809 
2810   if (cur_size_in_bytes != prev_size_in_bytes || is_store != prev_ldst-&gt;is_store()) {
2811     return false;
2812   }
2813 
2814   long max_offset = 63 * prev_size_in_bytes;
2815   long min_offset = -64 * prev_size_in_bytes;
2816 
2817   assert(prev_ldst-&gt;is_not_pre_post_index(), &quot;pre-index or post-index is not supported to be merged.&quot;);
2818 
2819   // Only same base can be merged.
2820   if (adr.base() != prev_ldst-&gt;base()) {
2821     return false;
2822   }
2823 
2824   long cur_offset = adr.offset();
2825   long prev_offset = prev_ldst-&gt;offset();
2826   size_t diff = abs(cur_offset - prev_offset);
2827   if (diff != prev_size_in_bytes) {
2828     return false;
2829   }
2830 
2831   // Following cases can not be merged:
2832   // ldr x2, [x2, #8]
2833   // ldr x3, [x2, #16]
2834   // or:
2835   // ldr x2, [x3, #8]
2836   // ldr x2, [x3, #16]
2837   // If t1 and t2 is the same in &quot;ldp t1, t2, [xn, #imm]&quot;, we&#39;ll get SIGILL.
2838   if (!is_store &amp;&amp; (adr.base() == prev_ldst-&gt;target() || rt == prev_ldst-&gt;target())) {
2839     return false;
2840   }
2841 
2842   long low_offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2843   // Offset range must be in ldp/stp instruction&#39;s range.
2844   if (low_offset &gt; max_offset || low_offset &lt; min_offset) {
2845     return false;
2846   }
2847 
2848   if (merge_alignment_check(adr.base(), prev_size_in_bytes, cur_offset, prev_offset)) {
2849     return true;
2850   }
2851 
2852   return false;
2853 }
2854 
2855 // Merge current load/store with previous load/store into ldp/stp.
2856 void MacroAssembler::merge_ldst(Register rt,
2857                                 const Address &amp;adr,
2858                                 size_t cur_size_in_bytes,
2859                                 bool is_store) {
2860 
2861   assert(ldst_can_merge(rt, adr, cur_size_in_bytes, is_store) == true, &quot;cur and prev must be able to be merged.&quot;);
2862 
2863   Register rt_low, rt_high;
2864   address prev = pc() - NativeInstruction::instruction_size;
2865   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2866 
2867   long offset;
2868 
2869   if (adr.offset() &lt; prev_ldst-&gt;offset()) {
2870     offset = adr.offset();
2871     rt_low = rt;
2872     rt_high = prev_ldst-&gt;target();
2873   } else {
2874     offset = prev_ldst-&gt;offset();
2875     rt_low = prev_ldst-&gt;target();
2876     rt_high = rt;
2877   }
2878 
2879   Address adr_p = Address(prev_ldst-&gt;base(), offset);
2880   // Overwrite previous generated binary.
2881   code_section()-&gt;set_end(prev);
2882 
2883   const int sz = prev_ldst-&gt;size_in_bytes();
2884   assert(sz == 8 || sz == 4, &quot;only supports 64/32bit merging.&quot;);
2885   if (!is_store) {
2886     BLOCK_COMMENT(&quot;merged ldr pair&quot;);
2887     if (sz == 8) {
2888       ldp(rt_low, rt_high, adr_p);
2889     } else {
2890       ldpw(rt_low, rt_high, adr_p);
2891     }
2892   } else {
2893     BLOCK_COMMENT(&quot;merged str pair&quot;);
2894     if (sz == 8) {
2895       stp(rt_low, rt_high, adr_p);
2896     } else {
2897       stpw(rt_low, rt_high, adr_p);
2898     }
2899   }
2900 }
2901 
2902 /**
2903  * Multiply 64 bit by 64 bit first loop.
2904  */
2905 void MacroAssembler::multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
2906                                            Register y, Register y_idx, Register z,
2907                                            Register carry, Register product,
2908                                            Register idx, Register kdx) {
2909   //
2910   //  jlong carry, x[], y[], z[];
2911   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
2912   //    huge_128 product = y[idx] * x[xstart] + carry;
2913   //    z[kdx] = (jlong)product;
2914   //    carry  = (jlong)(product &gt;&gt;&gt; 64);
2915   //  }
2916   //  z[xstart] = carry;
2917   //
2918 
2919   Label L_first_loop, L_first_loop_exit;
2920   Label L_one_x, L_one_y, L_multiply;
2921 
2922   subsw(xstart, xstart, 1);
2923   br(Assembler::MI, L_one_x);
2924 
2925   lea(rscratch1, Address(x, xstart, Address::lsl(LogBytesPerInt)));
2926   ldr(x_xstart, Address(rscratch1));
2927   ror(x_xstart, x_xstart, 32); // convert big-endian to little-endian
2928 
2929   bind(L_first_loop);
2930   subsw(idx, idx, 1);
2931   br(Assembler::MI, L_first_loop_exit);
2932   subsw(idx, idx, 1);
2933   br(Assembler::MI, L_one_y);
2934   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2935   ldr(y_idx, Address(rscratch1));
2936   ror(y_idx, y_idx, 32); // convert big-endian to little-endian
2937   bind(L_multiply);
2938 
2939   // AArch64 has a multiply-accumulate instruction that we can&#39;t use
2940   // here because it has no way to process carries, so we have to use
2941   // separate add and adc instructions.  Bah.
2942   umulh(rscratch1, x_xstart, y_idx); // x_xstart * y_idx -&gt; rscratch1:product
2943   mul(product, x_xstart, y_idx);
2944   adds(product, product, carry);
2945   adc(carry, rscratch1, zr);   // x_xstart * y_idx + carry -&gt; carry:product
2946 
2947   subw(kdx, kdx, 2);
2948   ror(product, product, 32); // back to big-endian
2949   str(product, offsetted_address(z, kdx, Address::uxtw(LogBytesPerInt), 0, BytesPerLong));
2950 
2951   b(L_first_loop);
2952 
2953   bind(L_one_y);
2954   ldrw(y_idx, Address(y,  0));
2955   b(L_multiply);
2956 
2957   bind(L_one_x);
2958   ldrw(x_xstart, Address(x,  0));
2959   b(L_first_loop);
2960 
2961   bind(L_first_loop_exit);
2962 }
2963 
2964 /**
2965  * Multiply 128 bit by 128. Unrolled inner loop.
2966  *
2967  */
2968 void MacroAssembler::multiply_128_x_128_loop(Register y, Register z,
2969                                              Register carry, Register carry2,
2970                                              Register idx, Register jdx,
2971                                              Register yz_idx1, Register yz_idx2,
2972                                              Register tmp, Register tmp3, Register tmp4,
2973                                              Register tmp6, Register product_hi) {
2974 
2975   //   jlong carry, x[], y[], z[];
2976   //   int kdx = ystart+1;
2977   //   for (int idx=ystart-2; idx &gt;= 0; idx -= 2) { // Third loop
2978   //     huge_128 tmp3 = (y[idx+1] * product_hi) + z[kdx+idx+1] + carry;
2979   //     jlong carry2  = (jlong)(tmp3 &gt;&gt;&gt; 64);
2980   //     huge_128 tmp4 = (y[idx]   * product_hi) + z[kdx+idx] + carry2;
2981   //     carry  = (jlong)(tmp4 &gt;&gt;&gt; 64);
2982   //     z[kdx+idx+1] = (jlong)tmp3;
2983   //     z[kdx+idx] = (jlong)tmp4;
2984   //   }
2985   //   idx += 2;
2986   //   if (idx &gt; 0) {
2987   //     yz_idx1 = (y[idx] * product_hi) + z[kdx+idx] + carry;
2988   //     z[kdx+idx] = (jlong)yz_idx1;
2989   //     carry  = (jlong)(yz_idx1 &gt;&gt;&gt; 64);
2990   //   }
2991   //
2992 
2993   Label L_third_loop, L_third_loop_exit, L_post_third_loop_done;
2994 
2995   lsrw(jdx, idx, 2);
2996 
2997   bind(L_third_loop);
2998 
2999   subsw(jdx, jdx, 1);
3000   br(Assembler::MI, L_third_loop_exit);
3001   subw(idx, idx, 4);
3002 
3003   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3004 
3005   ldp(yz_idx2, yz_idx1, Address(rscratch1, 0));
3006 
3007   lea(tmp6, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3008 
3009   ror(yz_idx1, yz_idx1, 32); // convert big-endian to little-endian
3010   ror(yz_idx2, yz_idx2, 32);
3011 
3012   ldp(rscratch2, rscratch1, Address(tmp6, 0));
3013 
3014   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
3015   umulh(tmp4, product_hi, yz_idx1);
3016 
3017   ror(rscratch1, rscratch1, 32); // convert big-endian to little-endian
3018   ror(rscratch2, rscratch2, 32);
3019 
3020   mul(tmp, product_hi, yz_idx2);   //  yz_idx2 * product_hi -&gt; carry2:tmp
3021   umulh(carry2, product_hi, yz_idx2);
3022 
3023   // propagate sum of both multiplications into carry:tmp4:tmp3
3024   adds(tmp3, tmp3, carry);
3025   adc(tmp4, tmp4, zr);
3026   adds(tmp3, tmp3, rscratch1);
3027   adcs(tmp4, tmp4, tmp);
3028   adc(carry, carry2, zr);
3029   adds(tmp4, tmp4, rscratch2);
3030   adc(carry, carry, zr);
3031 
3032   ror(tmp3, tmp3, 32); // convert little-endian to big-endian
3033   ror(tmp4, tmp4, 32);
3034   stp(tmp4, tmp3, Address(tmp6, 0));
3035 
3036   b(L_third_loop);
3037   bind (L_third_loop_exit);
3038 
3039   andw (idx, idx, 0x3);
3040   cbz(idx, L_post_third_loop_done);
3041 
3042   Label L_check_1;
3043   subsw(idx, idx, 2);
3044   br(Assembler::MI, L_check_1);
3045 
3046   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3047   ldr(yz_idx1, Address(rscratch1, 0));
3048   ror(yz_idx1, yz_idx1, 32);
3049   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
3050   umulh(tmp4, product_hi, yz_idx1);
3051   lea(rscratch1, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3052   ldr(yz_idx2, Address(rscratch1, 0));
3053   ror(yz_idx2, yz_idx2, 32);
3054 
3055   add2_with_carry(carry, tmp4, tmp3, carry, yz_idx2);
3056 
3057   ror(tmp3, tmp3, 32);
3058   str(tmp3, Address(rscratch1, 0));
3059 
3060   bind (L_check_1);
3061 
3062   andw (idx, idx, 0x1);
3063   subsw(idx, idx, 1);
3064   br(Assembler::MI, L_post_third_loop_done);
3065   ldrw(tmp4, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3066   mul(tmp3, tmp4, product_hi);  //  tmp4 * product_hi -&gt; carry2:tmp3
3067   umulh(carry2, tmp4, product_hi);
3068   ldrw(tmp4, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3069 
3070   add2_with_carry(carry2, tmp3, tmp4, carry);
3071 
3072   strw(tmp3, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3073   extr(carry, carry2, tmp3, 32);
3074 
3075   bind(L_post_third_loop_done);
3076 }
3077 
3078 /**
3079  * Code for BigInteger::multiplyToLen() instrinsic.
3080  *
3081  * r0: x
3082  * r1: xlen
3083  * r2: y
3084  * r3: ylen
3085  * r4:  z
3086  * r5: zlen
3087  * r10: tmp1
3088  * r11: tmp2
3089  * r12: tmp3
3090  * r13: tmp4
3091  * r14: tmp5
3092  * r15: tmp6
3093  * r16: tmp7
3094  *
3095  */
3096 void MacroAssembler::multiply_to_len(Register x, Register xlen, Register y, Register ylen,
3097                                      Register z, Register zlen,
3098                                      Register tmp1, Register tmp2, Register tmp3, Register tmp4,
3099                                      Register tmp5, Register tmp6, Register product_hi) {
3100 
3101   assert_different_registers(x, xlen, y, ylen, z, zlen, tmp1, tmp2, tmp3, tmp4, tmp5, tmp6);
3102 
3103   const Register idx = tmp1;
3104   const Register kdx = tmp2;
3105   const Register xstart = tmp3;
3106 
3107   const Register y_idx = tmp4;
3108   const Register carry = tmp5;
3109   const Register product  = xlen;
3110   const Register x_xstart = zlen;  // reuse register
3111 
3112   // First Loop.
3113   //
3114   //  final static long LONG_MASK = 0xffffffffL;
3115   //  int xstart = xlen - 1;
3116   //  int ystart = ylen - 1;
3117   //  long carry = 0;
3118   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
3119   //    long product = (y[idx] &amp; LONG_MASK) * (x[xstart] &amp; LONG_MASK) + carry;
3120   //    z[kdx] = (int)product;
3121   //    carry = product &gt;&gt;&gt; 32;
3122   //  }
3123   //  z[xstart] = (int)carry;
3124   //
3125 
3126   movw(idx, ylen);      // idx = ylen;
3127   movw(kdx, zlen);      // kdx = xlen+ylen;
3128   mov(carry, zr);       // carry = 0;
3129 
3130   Label L_done;
3131 
3132   movw(xstart, xlen);
3133   subsw(xstart, xstart, 1);
3134   br(Assembler::MI, L_done);
3135 
3136   multiply_64_x_64_loop(x, xstart, x_xstart, y, y_idx, z, carry, product, idx, kdx);
3137 
3138   Label L_second_loop;
3139   cbzw(kdx, L_second_loop);
3140 
3141   Label L_carry;
3142   subw(kdx, kdx, 1);
3143   cbzw(kdx, L_carry);
3144 
3145   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3146   lsr(carry, carry, 32);
3147   subw(kdx, kdx, 1);
3148 
3149   bind(L_carry);
3150   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3151 
3152   // Second and third (nested) loops.
3153   //
3154   // for (int i = xstart-1; i &gt;= 0; i--) { // Second loop
3155   //   carry = 0;
3156   //   for (int jdx=ystart, k=ystart+1+i; jdx &gt;= 0; jdx--, k--) { // Third loop
3157   //     long product = (y[jdx] &amp; LONG_MASK) * (x[i] &amp; LONG_MASK) +
3158   //                    (z[k] &amp; LONG_MASK) + carry;
3159   //     z[k] = (int)product;
3160   //     carry = product &gt;&gt;&gt; 32;
3161   //   }
3162   //   z[i] = (int)carry;
3163   // }
3164   //
3165   // i = xlen, j = tmp1, k = tmp2, carry = tmp5, x[i] = product_hi
3166 
3167   const Register jdx = tmp1;
3168 
3169   bind(L_second_loop);
3170   mov(carry, zr);                // carry = 0;
3171   movw(jdx, ylen);               // j = ystart+1
3172 
3173   subsw(xstart, xstart, 1);      // i = xstart-1;
3174   br(Assembler::MI, L_done);
3175 
3176   str(z, Address(pre(sp, -4 * wordSize)));
3177 
3178   Label L_last_x;
3179   lea(z, offsetted_address(z, xstart, Address::uxtw(LogBytesPerInt), 4, BytesPerInt)); // z = z + k - j
3180   subsw(xstart, xstart, 1);       // i = xstart-1;
3181   br(Assembler::MI, L_last_x);
3182 
3183   lea(rscratch1, Address(x, xstart, Address::uxtw(LogBytesPerInt)));
3184   ldr(product_hi, Address(rscratch1));
3185   ror(product_hi, product_hi, 32);  // convert big-endian to little-endian
3186 
3187   Label L_third_loop_prologue;
3188   bind(L_third_loop_prologue);
3189 
3190   str(ylen, Address(sp, wordSize));
3191   stp(x, xstart, Address(sp, 2 * wordSize));
3192   multiply_128_x_128_loop(y, z, carry, x, jdx, ylen, product,
3193                           tmp2, x_xstart, tmp3, tmp4, tmp6, product_hi);
3194   ldp(z, ylen, Address(post(sp, 2 * wordSize)));
3195   ldp(x, xlen, Address(post(sp, 2 * wordSize)));   // copy old xstart -&gt; xlen
3196 
3197   addw(tmp3, xlen, 1);
3198   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3199   subsw(tmp3, tmp3, 1);
3200   br(Assembler::MI, L_done);
3201 
3202   lsr(carry, carry, 32);
3203   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3204   b(L_second_loop);
3205 
3206   // Next infrequent code is moved outside loops.
3207   bind(L_last_x);
3208   ldrw(product_hi, Address(x,  0));
3209   b(L_third_loop_prologue);
3210 
3211   bind(L_done);
3212 }
3213 
3214 // Code for BigInteger::mulAdd instrinsic
3215 // out     = r0
3216 // in      = r1
3217 // offset  = r2  (already out.length-offset)
3218 // len     = r3
3219 // k       = r4
3220 //
3221 // pseudo code from java implementation:
3222 // carry = 0;
3223 // offset = out.length-offset - 1;
3224 // for (int j=len-1; j &gt;= 0; j--) {
3225 //     product = (in[j] &amp; LONG_MASK) * kLong + (out[offset] &amp; LONG_MASK) + carry;
3226 //     out[offset--] = (int)product;
3227 //     carry = product &gt;&gt;&gt; 32;
3228 // }
3229 // return (int)carry;
3230 void MacroAssembler::mul_add(Register out, Register in, Register offset,
3231       Register len, Register k) {
3232     Label LOOP, END;
3233     // pre-loop
3234     cmp(len, zr); // cmp, not cbz/cbnz: to use condition twice =&gt; less branches
3235     csel(out, zr, out, Assembler::EQ);
3236     br(Assembler::EQ, END);
3237     add(in, in, len, LSL, 2); // in[j+1] address
3238     add(offset, out, offset, LSL, 2); // out[offset + 1] address
3239     mov(out, zr); // used to keep carry now
3240     BIND(LOOP);
3241     ldrw(rscratch1, Address(pre(in, -4)));
3242     madd(rscratch1, rscratch1, k, out);
3243     ldrw(rscratch2, Address(pre(offset, -4)));
3244     add(rscratch1, rscratch1, rscratch2);
3245     strw(rscratch1, Address(offset));
3246     lsr(out, rscratch1, 32);
3247     subs(len, len, 1);
3248     br(Assembler::NE, LOOP);
3249     BIND(END);
3250 }
3251 
3252 /**
3253  * Emits code to update CRC-32 with a byte value according to constants in table
3254  *
3255  * @param [in,out]crc   Register containing the crc.
3256  * @param [in]val       Register containing the byte to fold into the CRC.
3257  * @param [in]table     Register containing the table of crc constants.
3258  *
3259  * uint32_t crc;
3260  * val = crc_table[(val ^ crc) &amp; 0xFF];
3261  * crc = val ^ (crc &gt;&gt; 8);
3262  *
3263  */
3264 void MacroAssembler::update_byte_crc32(Register crc, Register val, Register table) {
3265   eor(val, val, crc);
3266   andr(val, val, 0xff);
3267   ldrw(val, Address(table, val, Address::lsl(2)));
3268   eor(crc, val, crc, Assembler::LSR, 8);
3269 }
3270 
3271 /**
3272  * Emits code to update CRC-32 with a 32-bit value according to tables 0 to 3
3273  *
3274  * @param [in,out]crc   Register containing the crc.
3275  * @param [in]v         Register containing the 32-bit to fold into the CRC.
3276  * @param [in]table0    Register containing table 0 of crc constants.
3277  * @param [in]table1    Register containing table 1 of crc constants.
3278  * @param [in]table2    Register containing table 2 of crc constants.
3279  * @param [in]table3    Register containing table 3 of crc constants.
3280  *
3281  * uint32_t crc;
3282  *   v = crc ^ v
3283  *   crc = table3[v&amp;0xff]^table2[(v&gt;&gt;8)&amp;0xff]^table1[(v&gt;&gt;16)&amp;0xff]^table0[v&gt;&gt;24]
3284  *
3285  */
3286 void MacroAssembler::update_word_crc32(Register crc, Register v, Register tmp,
3287         Register table0, Register table1, Register table2, Register table3,
3288         bool upper) {
3289   eor(v, crc, v, upper ? LSR:LSL, upper ? 32:0);
3290   uxtb(tmp, v);
3291   ldrw(crc, Address(table3, tmp, Address::lsl(2)));
3292   ubfx(tmp, v, 8, 8);
3293   ldrw(tmp, Address(table2, tmp, Address::lsl(2)));
3294   eor(crc, crc, tmp);
3295   ubfx(tmp, v, 16, 8);
3296   ldrw(tmp, Address(table1, tmp, Address::lsl(2)));
3297   eor(crc, crc, tmp);
3298   ubfx(tmp, v, 24, 8);
3299   ldrw(tmp, Address(table0, tmp, Address::lsl(2)));
3300   eor(crc, crc, tmp);
3301 }
3302 
3303 void MacroAssembler::kernel_crc32_using_crc32(Register crc, Register buf,
3304         Register len, Register tmp0, Register tmp1, Register tmp2,
3305         Register tmp3) {
3306     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3307     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3308 
3309     mvnw(crc, crc);
3310 
3311     subs(len, len, 128);
3312     br(Assembler::GE, CRC_by64_pre);
3313   BIND(CRC_less64);
3314     adds(len, len, 128-32);
3315     br(Assembler::GE, CRC_by32_loop);
3316   BIND(CRC_less32);
3317     adds(len, len, 32-4);
3318     br(Assembler::GE, CRC_by4_loop);
3319     adds(len, len, 4);
3320     br(Assembler::GT, CRC_by1_loop);
3321     b(L_exit);
3322 
3323   BIND(CRC_by32_loop);
3324     ldp(tmp0, tmp1, Address(post(buf, 16)));
3325     subs(len, len, 32);
3326     crc32x(crc, crc, tmp0);
3327     ldr(tmp2, Address(post(buf, 8)));
3328     crc32x(crc, crc, tmp1);
3329     ldr(tmp3, Address(post(buf, 8)));
3330     crc32x(crc, crc, tmp2);
3331     crc32x(crc, crc, tmp3);
3332     br(Assembler::GE, CRC_by32_loop);
3333     cmn(len, 32);
3334     br(Assembler::NE, CRC_less32);
3335     b(L_exit);
3336 
3337   BIND(CRC_by4_loop);
3338     ldrw(tmp0, Address(post(buf, 4)));
3339     subs(len, len, 4);
3340     crc32w(crc, crc, tmp0);
3341     br(Assembler::GE, CRC_by4_loop);
3342     adds(len, len, 4);
3343     br(Assembler::LE, L_exit);
3344   BIND(CRC_by1_loop);
3345     ldrb(tmp0, Address(post(buf, 1)));
3346     subs(len, len, 1);
3347     crc32b(crc, crc, tmp0);
3348     br(Assembler::GT, CRC_by1_loop);
3349     b(L_exit);
3350 
3351   BIND(CRC_by64_pre);
3352     sub(buf, buf, 8);
3353     ldp(tmp0, tmp1, Address(buf, 8));
3354     crc32x(crc, crc, tmp0);
3355     ldr(tmp2, Address(buf, 24));
3356     crc32x(crc, crc, tmp1);
3357     ldr(tmp3, Address(buf, 32));
3358     crc32x(crc, crc, tmp2);
3359     ldr(tmp0, Address(buf, 40));
3360     crc32x(crc, crc, tmp3);
3361     ldr(tmp1, Address(buf, 48));
3362     crc32x(crc, crc, tmp0);
3363     ldr(tmp2, Address(buf, 56));
3364     crc32x(crc, crc, tmp1);
3365     ldr(tmp3, Address(pre(buf, 64)));
3366 
3367     b(CRC_by64_loop);
3368 
3369     align(CodeEntryAlignment);
3370   BIND(CRC_by64_loop);
3371     subs(len, len, 64);
3372     crc32x(crc, crc, tmp2);
3373     ldr(tmp0, Address(buf, 8));
3374     crc32x(crc, crc, tmp3);
3375     ldr(tmp1, Address(buf, 16));
3376     crc32x(crc, crc, tmp0);
3377     ldr(tmp2, Address(buf, 24));
3378     crc32x(crc, crc, tmp1);
3379     ldr(tmp3, Address(buf, 32));
3380     crc32x(crc, crc, tmp2);
3381     ldr(tmp0, Address(buf, 40));
3382     crc32x(crc, crc, tmp3);
3383     ldr(tmp1, Address(buf, 48));
3384     crc32x(crc, crc, tmp0);
3385     ldr(tmp2, Address(buf, 56));
3386     crc32x(crc, crc, tmp1);
3387     ldr(tmp3, Address(pre(buf, 64)));
3388     br(Assembler::GE, CRC_by64_loop);
3389 
3390     // post-loop
3391     crc32x(crc, crc, tmp2);
3392     crc32x(crc, crc, tmp3);
3393 
3394     sub(len, len, 64);
3395     add(buf, buf, 8);
3396     cmn(len, 128);
3397     br(Assembler::NE, CRC_less64);
3398   BIND(L_exit);
3399     mvnw(crc, crc);
3400 }
3401 
3402 /**
3403  * @param crc   register containing existing CRC (32-bit)
3404  * @param buf   register pointing to input byte buffer (byte*)
3405  * @param len   register containing number of bytes
3406  * @param table register that will contain address of CRC table
3407  * @param tmp   scratch register
3408  */
3409 void MacroAssembler::kernel_crc32(Register crc, Register buf, Register len,
3410         Register table0, Register table1, Register table2, Register table3,
3411         Register tmp, Register tmp2, Register tmp3) {
3412   Label L_by16, L_by16_loop, L_by4, L_by4_loop, L_by1, L_by1_loop, L_exit;
3413   unsigned long offset;
3414 
3415   if (UseCRC32) {
3416       kernel_crc32_using_crc32(crc, buf, len, table0, table1, table2, table3);
3417       return;
3418   }
3419 
3420     mvnw(crc, crc);
3421 
3422     adrp(table0, ExternalAddress(StubRoutines::crc_table_addr()), offset);
3423     if (offset) add(table0, table0, offset);
3424     add(table1, table0, 1*256*sizeof(juint));
3425     add(table2, table0, 2*256*sizeof(juint));
3426     add(table3, table0, 3*256*sizeof(juint));
3427 
3428   if (UseNeon) {
3429       cmp(len, (u1)64);
3430       br(Assembler::LT, L_by16);
3431       eor(v16, T16B, v16, v16);
3432 
3433     Label L_fold;
3434 
3435       add(tmp, table0, 4*256*sizeof(juint)); // Point at the Neon constants
3436 
3437       ld1(v0, v1, T2D, post(buf, 32));
3438       ld1r(v4, T2D, post(tmp, 8));
3439       ld1r(v5, T2D, post(tmp, 8));
3440       ld1r(v6, T2D, post(tmp, 8));
3441       ld1r(v7, T2D, post(tmp, 8));
3442       mov(v16, T4S, 0, crc);
3443 
3444       eor(v0, T16B, v0, v16);
3445       sub(len, len, 64);
3446 
3447     BIND(L_fold);
3448       pmull(v22, T8H, v0, v5, T8B);
3449       pmull(v20, T8H, v0, v7, T8B);
3450       pmull(v23, T8H, v0, v4, T8B);
3451       pmull(v21, T8H, v0, v6, T8B);
3452 
3453       pmull2(v18, T8H, v0, v5, T16B);
3454       pmull2(v16, T8H, v0, v7, T16B);
3455       pmull2(v19, T8H, v0, v4, T16B);
3456       pmull2(v17, T8H, v0, v6, T16B);
3457 
3458       uzp1(v24, T8H, v20, v22);
3459       uzp2(v25, T8H, v20, v22);
3460       eor(v20, T16B, v24, v25);
3461 
3462       uzp1(v26, T8H, v16, v18);
3463       uzp2(v27, T8H, v16, v18);
3464       eor(v16, T16B, v26, v27);
3465 
3466       ushll2(v22, T4S, v20, T8H, 8);
3467       ushll(v20, T4S, v20, T4H, 8);
3468 
3469       ushll2(v18, T4S, v16, T8H, 8);
3470       ushll(v16, T4S, v16, T4H, 8);
3471 
3472       eor(v22, T16B, v23, v22);
3473       eor(v18, T16B, v19, v18);
3474       eor(v20, T16B, v21, v20);
3475       eor(v16, T16B, v17, v16);
3476 
3477       uzp1(v17, T2D, v16, v20);
3478       uzp2(v21, T2D, v16, v20);
3479       eor(v17, T16B, v17, v21);
3480 
3481       ushll2(v20, T2D, v17, T4S, 16);
3482       ushll(v16, T2D, v17, T2S, 16);
3483 
3484       eor(v20, T16B, v20, v22);
3485       eor(v16, T16B, v16, v18);
3486 
3487       uzp1(v17, T2D, v20, v16);
3488       uzp2(v21, T2D, v20, v16);
3489       eor(v28, T16B, v17, v21);
3490 
3491       pmull(v22, T8H, v1, v5, T8B);
3492       pmull(v20, T8H, v1, v7, T8B);
3493       pmull(v23, T8H, v1, v4, T8B);
3494       pmull(v21, T8H, v1, v6, T8B);
3495 
3496       pmull2(v18, T8H, v1, v5, T16B);
3497       pmull2(v16, T8H, v1, v7, T16B);
3498       pmull2(v19, T8H, v1, v4, T16B);
3499       pmull2(v17, T8H, v1, v6, T16B);
3500 
3501       ld1(v0, v1, T2D, post(buf, 32));
3502 
3503       uzp1(v24, T8H, v20, v22);
3504       uzp2(v25, T8H, v20, v22);
3505       eor(v20, T16B, v24, v25);
3506 
3507       uzp1(v26, T8H, v16, v18);
3508       uzp2(v27, T8H, v16, v18);
3509       eor(v16, T16B, v26, v27);
3510 
3511       ushll2(v22, T4S, v20, T8H, 8);
3512       ushll(v20, T4S, v20, T4H, 8);
3513 
3514       ushll2(v18, T4S, v16, T8H, 8);
3515       ushll(v16, T4S, v16, T4H, 8);
3516 
3517       eor(v22, T16B, v23, v22);
3518       eor(v18, T16B, v19, v18);
3519       eor(v20, T16B, v21, v20);
3520       eor(v16, T16B, v17, v16);
3521 
3522       uzp1(v17, T2D, v16, v20);
3523       uzp2(v21, T2D, v16, v20);
3524       eor(v16, T16B, v17, v21);
3525 
3526       ushll2(v20, T2D, v16, T4S, 16);
3527       ushll(v16, T2D, v16, T2S, 16);
3528 
3529       eor(v20, T16B, v22, v20);
3530       eor(v16, T16B, v16, v18);
3531 
3532       uzp1(v17, T2D, v20, v16);
3533       uzp2(v21, T2D, v20, v16);
3534       eor(v20, T16B, v17, v21);
3535 
3536       shl(v16, T2D, v28, 1);
3537       shl(v17, T2D, v20, 1);
3538 
3539       eor(v0, T16B, v0, v16);
3540       eor(v1, T16B, v1, v17);
3541 
3542       subs(len, len, 32);
3543       br(Assembler::GE, L_fold);
3544 
3545       mov(crc, 0);
3546       mov(tmp, v0, T1D, 0);
3547       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3548       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3549       mov(tmp, v0, T1D, 1);
3550       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3551       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3552       mov(tmp, v1, T1D, 0);
3553       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3554       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3555       mov(tmp, v1, T1D, 1);
3556       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3557       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3558 
3559       add(len, len, 32);
3560   }
3561 
3562   BIND(L_by16);
3563     subs(len, len, 16);
3564     br(Assembler::GE, L_by16_loop);
3565     adds(len, len, 16-4);
3566     br(Assembler::GE, L_by4_loop);
3567     adds(len, len, 4);
3568     br(Assembler::GT, L_by1_loop);
3569     b(L_exit);
3570 
3571   BIND(L_by4_loop);
3572     ldrw(tmp, Address(post(buf, 4)));
3573     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3);
3574     subs(len, len, 4);
3575     br(Assembler::GE, L_by4_loop);
3576     adds(len, len, 4);
3577     br(Assembler::LE, L_exit);
3578   BIND(L_by1_loop);
3579     subs(len, len, 1);
3580     ldrb(tmp, Address(post(buf, 1)));
3581     update_byte_crc32(crc, tmp, table0);
3582     br(Assembler::GT, L_by1_loop);
3583     b(L_exit);
3584 
3585     align(CodeEntryAlignment);
3586   BIND(L_by16_loop);
3587     subs(len, len, 16);
3588     ldp(tmp, tmp3, Address(post(buf, 16)));
3589     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3590     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3591     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, false);
3592     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, true);
3593     br(Assembler::GE, L_by16_loop);
3594     adds(len, len, 16-4);
3595     br(Assembler::GE, L_by4_loop);
3596     adds(len, len, 4);
3597     br(Assembler::GT, L_by1_loop);
3598   BIND(L_exit);
3599     mvnw(crc, crc);
3600 }
3601 
3602 void MacroAssembler::kernel_crc32c_using_crc32c(Register crc, Register buf,
3603         Register len, Register tmp0, Register tmp1, Register tmp2,
3604         Register tmp3) {
3605     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3606     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3607 
3608     subs(len, len, 128);
3609     br(Assembler::GE, CRC_by64_pre);
3610   BIND(CRC_less64);
3611     adds(len, len, 128-32);
3612     br(Assembler::GE, CRC_by32_loop);
3613   BIND(CRC_less32);
3614     adds(len, len, 32-4);
3615     br(Assembler::GE, CRC_by4_loop);
3616     adds(len, len, 4);
3617     br(Assembler::GT, CRC_by1_loop);
3618     b(L_exit);
3619 
3620   BIND(CRC_by32_loop);
3621     ldp(tmp0, tmp1, Address(post(buf, 16)));
3622     subs(len, len, 32);
3623     crc32cx(crc, crc, tmp0);
3624     ldr(tmp2, Address(post(buf, 8)));
3625     crc32cx(crc, crc, tmp1);
3626     ldr(tmp3, Address(post(buf, 8)));
3627     crc32cx(crc, crc, tmp2);
3628     crc32cx(crc, crc, tmp3);
3629     br(Assembler::GE, CRC_by32_loop);
3630     cmn(len, 32);
3631     br(Assembler::NE, CRC_less32);
3632     b(L_exit);
3633 
3634   BIND(CRC_by4_loop);
3635     ldrw(tmp0, Address(post(buf, 4)));
3636     subs(len, len, 4);
3637     crc32cw(crc, crc, tmp0);
3638     br(Assembler::GE, CRC_by4_loop);
3639     adds(len, len, 4);
3640     br(Assembler::LE, L_exit);
3641   BIND(CRC_by1_loop);
3642     ldrb(tmp0, Address(post(buf, 1)));
3643     subs(len, len, 1);
3644     crc32cb(crc, crc, tmp0);
3645     br(Assembler::GT, CRC_by1_loop);
3646     b(L_exit);
3647 
3648   BIND(CRC_by64_pre);
3649     sub(buf, buf, 8);
3650     ldp(tmp0, tmp1, Address(buf, 8));
3651     crc32cx(crc, crc, tmp0);
3652     ldr(tmp2, Address(buf, 24));
3653     crc32cx(crc, crc, tmp1);
3654     ldr(tmp3, Address(buf, 32));
3655     crc32cx(crc, crc, tmp2);
3656     ldr(tmp0, Address(buf, 40));
3657     crc32cx(crc, crc, tmp3);
3658     ldr(tmp1, Address(buf, 48));
3659     crc32cx(crc, crc, tmp0);
3660     ldr(tmp2, Address(buf, 56));
3661     crc32cx(crc, crc, tmp1);
3662     ldr(tmp3, Address(pre(buf, 64)));
3663 
3664     b(CRC_by64_loop);
3665 
3666     align(CodeEntryAlignment);
3667   BIND(CRC_by64_loop);
3668     subs(len, len, 64);
3669     crc32cx(crc, crc, tmp2);
3670     ldr(tmp0, Address(buf, 8));
3671     crc32cx(crc, crc, tmp3);
3672     ldr(tmp1, Address(buf, 16));
3673     crc32cx(crc, crc, tmp0);
3674     ldr(tmp2, Address(buf, 24));
3675     crc32cx(crc, crc, tmp1);
3676     ldr(tmp3, Address(buf, 32));
3677     crc32cx(crc, crc, tmp2);
3678     ldr(tmp0, Address(buf, 40));
3679     crc32cx(crc, crc, tmp3);
3680     ldr(tmp1, Address(buf, 48));
3681     crc32cx(crc, crc, tmp0);
3682     ldr(tmp2, Address(buf, 56));
3683     crc32cx(crc, crc, tmp1);
3684     ldr(tmp3, Address(pre(buf, 64)));
3685     br(Assembler::GE, CRC_by64_loop);
3686 
3687     // post-loop
3688     crc32cx(crc, crc, tmp2);
3689     crc32cx(crc, crc, tmp3);
3690 
3691     sub(len, len, 64);
3692     add(buf, buf, 8);
3693     cmn(len, 128);
3694     br(Assembler::NE, CRC_less64);
3695   BIND(L_exit);
3696 }
3697 
3698 /**
3699  * @param crc   register containing existing CRC (32-bit)
3700  * @param buf   register pointing to input byte buffer (byte*)
3701  * @param len   register containing number of bytes
3702  * @param table register that will contain address of CRC table
3703  * @param tmp   scratch register
3704  */
3705 void MacroAssembler::kernel_crc32c(Register crc, Register buf, Register len,
3706         Register table0, Register table1, Register table2, Register table3,
3707         Register tmp, Register tmp2, Register tmp3) {
3708   kernel_crc32c_using_crc32c(crc, buf, len, table0, table1, table2, table3);
3709 }
3710 
3711 
3712 SkipIfEqual::SkipIfEqual(
3713     MacroAssembler* masm, const bool* flag_addr, bool value) {
3714   _masm = masm;
3715   unsigned long offset;
3716   _masm-&gt;adrp(rscratch1, ExternalAddress((address)flag_addr), offset);
3717   _masm-&gt;ldrb(rscratch1, Address(rscratch1, offset));
3718   _masm-&gt;cbzw(rscratch1, _label);
3719 }
3720 
3721 SkipIfEqual::~SkipIfEqual() {
3722   _masm-&gt;bind(_label);
3723 }
3724 
3725 void MacroAssembler::addptr(const Address &amp;dst, int32_t src) {
3726   Address adr;
3727   switch(dst.getMode()) {
3728   case Address::base_plus_offset:
3729     // This is the expected mode, although we allow all the other
3730     // forms below.
3731     adr = form_address(rscratch2, dst.base(), dst.offset(), LogBytesPerWord);
3732     break;
3733   default:
3734     lea(rscratch2, dst);
3735     adr = Address(rscratch2);
3736     break;
3737   }
3738   ldr(rscratch1, adr);
3739   add(rscratch1, rscratch1, src);
3740   str(rscratch1, adr);
3741 }
3742 
3743 void MacroAssembler::cmpptr(Register src1, Address src2) {
3744   unsigned long offset;
3745   adrp(rscratch1, src2, offset);
3746   ldr(rscratch1, Address(rscratch1, offset));
3747   cmp(src1, rscratch1);
3748 }
3749 
3750 void MacroAssembler::cmpoop(Register obj1, Register obj2) {
3751   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
3752   bs-&gt;obj_equals(this, obj1, obj2);
3753 }
3754 
3755 void MacroAssembler::load_method_holder_cld(Register rresult, Register rmethod) {
3756   load_method_holder(rresult, rmethod);
3757   ldr(rresult, Address(rresult, InstanceKlass::class_loader_data_offset()));
3758 }
3759 
3760 void MacroAssembler::load_method_holder(Register holder, Register method) {
3761   ldr(holder, Address(method, Method::const_offset()));                      // ConstMethod*
3762   ldr(holder, Address(holder, ConstMethod::constants_offset()));             // ConstantPool*
3763   ldr(holder, Address(holder, ConstantPool::pool_holder_offset_in_bytes())); // InstanceKlass*
3764 }
3765 
3766 void MacroAssembler::load_metadata(Register dst, Register src) {
3767   if (UseCompressedClassPointers) {
3768     ldrw(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3769   } else {
3770     ldr(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3771   }
3772 }
3773 
3774 void MacroAssembler::load_klass(Register dst, Register src) {
3775   load_metadata(dst, src);
3776   if (UseCompressedClassPointers) {
3777     andr(dst, dst, oopDesc::compressed_klass_mask());
3778     decode_klass_not_null(dst);
3779   } else {
3780     ubfm(dst, dst, 0, 63 - oopDesc::storage_props_nof_bits);
3781   }
3782 }
3783 
3784 // ((OopHandle)result).resolve();
3785 void MacroAssembler::resolve_oop_handle(Register result, Register tmp) {
3786   // OopHandle::resolve is an indirection.
3787   access_load_at(T_OBJECT, IN_NATIVE, result, Address(result, 0), tmp, noreg);
3788 }
3789 
3790 // ((WeakHandle)result).resolve();
3791 void MacroAssembler::resolve_weak_handle(Register rresult, Register rtmp) {
3792   assert_different_registers(rresult, rtmp);
3793   Label resolved;
3794 
3795   // A null weak handle resolves to null.
3796   cbz(rresult, resolved);
3797 
3798   // Only 64 bit platforms support GCs that require a tmp register
3799   // Only IN_HEAP loads require a thread_tmp register
3800   // WeakHandle::resolve is an indirection like jweak.
3801   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF,
3802                  rresult, Address(rresult), rtmp, /*tmp_thread*/noreg);
3803   bind(resolved);
3804 }
3805 
3806 void MacroAssembler::load_mirror(Register dst, Register method, Register tmp) {
3807   const int mirror_offset = in_bytes(Klass::java_mirror_offset());
3808   ldr(dst, Address(rmethod, Method::const_offset()));
3809   ldr(dst, Address(dst, ConstMethod::constants_offset()));
3810   ldr(dst, Address(dst, ConstantPool::pool_holder_offset_in_bytes()));
3811   ldr(dst, Address(dst, mirror_offset));
3812   resolve_oop_handle(dst, tmp);
3813 }
3814 
3815 void MacroAssembler::load_storage_props(Register dst, Register src) {
3816   load_metadata(dst, src);
3817   if (UseCompressedClassPointers) {
3818     asrw(dst, dst, oopDesc::narrow_storage_props_shift);
3819   } else {
3820     asr(dst, dst, oopDesc::wide_storage_props_shift);
3821   }
3822 }
3823 
3824 void MacroAssembler::cmp_klass(Register oop, Register trial_klass, Register tmp) {
3825   if (UseCompressedClassPointers) {
3826     ldrw(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3827     if (CompressedKlassPointers::base() == NULL) {
3828       cmp(trial_klass, tmp, LSL, CompressedKlassPointers::shift());
3829       return;
3830     } else if (((uint64_t)CompressedKlassPointers::base() &amp; 0xffffffff) == 0
3831                &amp;&amp; CompressedKlassPointers::shift() == 0) {
3832       // Only the bottom 32 bits matter
3833       cmpw(trial_klass, tmp);
3834       return;
3835     }
3836     decode_klass_not_null(tmp);
3837   } else {
3838     ldr(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3839   }
3840   cmp(trial_klass, tmp);
3841 }
3842 
3843 void MacroAssembler::load_prototype_header(Register dst, Register src) {
3844   load_klass(dst, src);
3845   ldr(dst, Address(dst, Klass::prototype_header_offset()));
3846 }
3847 
3848 void MacroAssembler::store_klass(Register dst, Register src) {
3849   // FIXME: Should this be a store release?  concurrent gcs assumes
3850   // klass length is valid if klass field is not null.
3851   if (UseCompressedClassPointers) {
3852     encode_klass_not_null(src);
3853     strw(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3854   } else {
3855     str(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3856   }
3857 }
3858 
3859 void MacroAssembler::store_klass_gap(Register dst, Register src) {
3860   if (UseCompressedClassPointers) {
3861     // Store to klass gap in destination
3862     strw(src, Address(dst, oopDesc::klass_gap_offset_in_bytes()));
3863   }
3864 }
3865 
3866 // Algorithm must match CompressedOops::encode.
3867 void MacroAssembler::encode_heap_oop(Register d, Register s) {
3868 #ifdef ASSERT
3869   verify_heapbase(&quot;MacroAssembler::encode_heap_oop: heap base corrupted?&quot;);
3870 #endif
3871   verify_oop(s, &quot;broken oop in encode_heap_oop&quot;);
3872   if (CompressedOops::base() == NULL) {
3873     if (CompressedOops::shift() != 0) {
3874       assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3875       lsr(d, s, LogMinObjAlignmentInBytes);
3876     } else {
3877       mov(d, s);
3878     }
3879   } else {
3880     subs(d, s, rheapbase);
3881     csel(d, d, zr, Assembler::HS);
3882     lsr(d, d, LogMinObjAlignmentInBytes);
3883 
3884     /*  Old algorithm: is this any worse?
3885     Label nonnull;
3886     cbnz(r, nonnull);
3887     sub(r, r, rheapbase);
3888     bind(nonnull);
3889     lsr(r, r, LogMinObjAlignmentInBytes);
3890     */
3891   }
3892 }
3893 
3894 void MacroAssembler::encode_heap_oop_not_null(Register r) {
3895 #ifdef ASSERT
3896   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null: heap base corrupted?&quot;);
3897   if (CheckCompressedOops) {
3898     Label ok;
3899     cbnz(r, ok);
3900     stop(&quot;null oop passed to encode_heap_oop_not_null&quot;);
3901     bind(ok);
3902   }
3903 #endif
3904   verify_oop(r, &quot;broken oop in encode_heap_oop_not_null&quot;);
3905   if (CompressedOops::base() != NULL) {
3906     sub(r, r, rheapbase);
3907   }
3908   if (CompressedOops::shift() != 0) {
3909     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3910     lsr(r, r, LogMinObjAlignmentInBytes);
3911   }
3912 }
3913 
3914 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) {
3915 #ifdef ASSERT
3916   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?&quot;);
3917   if (CheckCompressedOops) {
3918     Label ok;
3919     cbnz(src, ok);
3920     stop(&quot;null oop passed to encode_heap_oop_not_null2&quot;);
3921     bind(ok);
3922   }
3923 #endif
3924   verify_oop(src, &quot;broken oop in encode_heap_oop_not_null2&quot;);
3925 
3926   Register data = src;
3927   if (CompressedOops::base() != NULL) {
3928     sub(dst, src, rheapbase);
3929     data = dst;
3930   }
3931   if (CompressedOops::shift() != 0) {
3932     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3933     lsr(dst, data, LogMinObjAlignmentInBytes);
3934     data = dst;
3935   }
3936   if (data == src)
3937     mov(dst, src);
3938 }
3939 
3940 void  MacroAssembler::decode_heap_oop(Register d, Register s) {
3941 #ifdef ASSERT
3942   verify_heapbase(&quot;MacroAssembler::decode_heap_oop: heap base corrupted?&quot;);
3943 #endif
3944   if (CompressedOops::base() == NULL) {
3945     if (CompressedOops::shift() != 0 || d != s) {
3946       lsl(d, s, CompressedOops::shift());
3947     }
3948   } else {
3949     Label done;
3950     if (d != s)
3951       mov(d, s);
3952     cbz(s, done);
3953     add(d, rheapbase, s, Assembler::LSL, LogMinObjAlignmentInBytes);
3954     bind(done);
3955   }
3956   verify_oop(d, &quot;broken oop in decode_heap_oop&quot;);
3957 }
3958 
3959 void  MacroAssembler::decode_heap_oop_not_null(Register r) {
3960   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3961   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3962   // Cannot assert, unverified entry point counts instructions (see .ad file)
3963   // vtableStubs also counts instructions in pd_code_size_limit.
3964   // Also do not verify_oop as this is called by verify_oop.
3965   if (CompressedOops::shift() != 0) {
3966     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3967     if (CompressedOops::base() != NULL) {
3968       add(r, rheapbase, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3969     } else {
3970       add(r, zr, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3971     }
3972   } else {
3973     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3974   }
3975 }
3976 
3977 void  MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) {
3978   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3979   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3980   // Cannot assert, unverified entry point counts instructions (see .ad file)
3981   // vtableStubs also counts instructions in pd_code_size_limit.
3982   // Also do not verify_oop as this is called by verify_oop.
3983   if (CompressedOops::shift() != 0) {
3984     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3985     if (CompressedOops::base() != NULL) {
3986       add(dst, rheapbase, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3987     } else {
3988       add(dst, zr, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3989     }
3990   } else {
3991     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3992     if (dst != src) {
3993       mov(dst, src);
3994     }
3995   }
3996 }
3997 
3998 MacroAssembler::KlassDecodeMode MacroAssembler::_klass_decode_mode(KlassDecodeNone);
3999 
4000 MacroAssembler::KlassDecodeMode MacroAssembler::klass_decode_mode() {
4001   assert(UseCompressedClassPointers, &quot;not using compressed class pointers&quot;);
4002   assert(Metaspace::initialized(), &quot;metaspace not initialized yet&quot;);
4003 
4004   if (_klass_decode_mode != KlassDecodeNone) {
4005     return _klass_decode_mode;
4006   }
4007 
4008   assert(LogKlassAlignmentInBytes == CompressedKlassPointers::shift()
4009          || 0 == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
4010 
4011   if (CompressedKlassPointers::base() == NULL) {
4012     return (_klass_decode_mode = KlassDecodeZero);
4013   }
4014 
4015   if (operand_valid_for_logical_immediate(
4016         /*is32*/false, (uint64_t)CompressedKlassPointers::base())) {
4017     const uint64_t range_mask =
4018       (1UL &lt;&lt; log2_intptr(CompressedKlassPointers::range())) - 1;
4019     if (((uint64_t)CompressedKlassPointers::base() &amp; range_mask) == 0) {
4020       return (_klass_decode_mode = KlassDecodeXor);
4021     }
4022   }
4023 
4024   const uint64_t shifted_base =
4025     (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
4026   guarantee((shifted_base &amp; 0xffff0000ffffffff) == 0,
4027             &quot;compressed class base bad alignment&quot;);
4028 
4029   return (_klass_decode_mode = KlassDecodeMovk);
4030 }
4031 
4032 void MacroAssembler::encode_klass_not_null(Register dst, Register src) {
4033   switch (klass_decode_mode()) {
4034   case KlassDecodeZero:
4035     if (CompressedKlassPointers::shift() != 0) {
4036       lsr(dst, src, LogKlassAlignmentInBytes);
4037     } else {
4038       if (dst != src) mov(dst, src);
4039     }
4040     break;
4041 
4042   case KlassDecodeXor:
4043     if (CompressedKlassPointers::shift() != 0) {
4044       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4045       lsr(dst, dst, LogKlassAlignmentInBytes);
4046     } else {
4047       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4048     }
4049     break;
4050 
4051   case KlassDecodeMovk:
4052     if (CompressedKlassPointers::shift() != 0) {
4053       ubfx(dst, src, LogKlassAlignmentInBytes, 32);
4054     } else {
4055       movw(dst, src);
4056     }
4057     break;
4058 
4059   case KlassDecodeNone:
4060     ShouldNotReachHere();
4061     break;
4062   }
4063 }
4064 
4065 void MacroAssembler::encode_klass_not_null(Register r) {
4066   encode_klass_not_null(r, r);
4067 }
4068 
4069 void  MacroAssembler::decode_klass_not_null(Register dst, Register src) {
4070   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4071 
4072   switch (klass_decode_mode()) {
4073   case KlassDecodeZero:
4074     if (CompressedKlassPointers::shift() != 0) {
4075       lsl(dst, src, LogKlassAlignmentInBytes);
4076     } else {
4077       if (dst != src) mov(dst, src);
4078     }
4079     break;
4080 
4081   case KlassDecodeXor:
4082     if (CompressedKlassPointers::shift() != 0) {
4083       lsl(dst, src, LogKlassAlignmentInBytes);
4084       eor(dst, dst, (uint64_t)CompressedKlassPointers::base());
4085     } else {
4086       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4087     }
4088     break;
4089 
4090   case KlassDecodeMovk: {
4091     const uint64_t shifted_base =
4092       (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
4093 
4094     if (dst != src) movw(dst, src);
4095     movk(dst, shifted_base &gt;&gt; 32, 32);
4096 
4097     if (CompressedKlassPointers::shift() != 0) {
4098       lsl(dst, dst, LogKlassAlignmentInBytes);
4099     }
4100 
4101     break;
4102   }
4103 
4104   case KlassDecodeNone:
4105     ShouldNotReachHere();
4106     break;
4107   }
4108 }
4109 
4110 void  MacroAssembler::decode_klass_not_null(Register r) {
4111   decode_klass_not_null(r, r);
4112 }
4113 
4114 void  MacroAssembler::set_narrow_oop(Register dst, jobject obj) {
4115 #ifdef ASSERT
4116   {
4117     ThreadInVMfromUnknown tiv;
4118     assert (UseCompressedOops, &quot;should only be used for compressed oops&quot;);
4119     assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4120     assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4121     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4122   }
4123 #endif
4124   int oop_index = oop_recorder()-&gt;find_index(obj);
4125   InstructionMark im(this);
4126   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4127   code_section()-&gt;relocate(inst_mark(), rspec);
4128   movz(dst, 0xDEAD, 16);
4129   movk(dst, 0xBEEF);
4130 }
4131 
4132 void  MacroAssembler::set_narrow_klass(Register dst, Klass* k) {
4133   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4134   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4135   int index = oop_recorder()-&gt;find_index(k);
4136   assert(! Universe::heap()-&gt;is_in(k), &quot;should not be an oop&quot;);
4137 
4138   InstructionMark im(this);
4139   RelocationHolder rspec = metadata_Relocation::spec(index);
4140   code_section()-&gt;relocate(inst_mark(), rspec);
4141   narrowKlass nk = CompressedKlassPointers::encode(k);
4142   movz(dst, (nk &gt;&gt; 16), 16);
4143   movk(dst, nk &amp; 0xffff);
4144 }
4145 
4146 void MacroAssembler::access_load_at(BasicType type, DecoratorSet decorators,
4147                                     Register dst, Address src,
4148                                     Register tmp1, Register thread_tmp) {
4149   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4150   decorators = AccessInternal::decorator_fixup(decorators);
4151   bool as_raw = (decorators &amp; AS_RAW) != 0;
4152   if (as_raw) {
4153     bs-&gt;BarrierSetAssembler::load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4154   } else {
4155     bs-&gt;load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4156   }
4157 }
4158 
4159 void MacroAssembler::access_store_at(BasicType type, DecoratorSet decorators,
4160                                      Address dst, Register src,
4161                                      Register tmp1, Register thread_tmp, Register tmp3) {
4162 
4163   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4164   decorators = AccessInternal::decorator_fixup(decorators);
4165   bool as_raw = (decorators &amp; AS_RAW) != 0;
4166   if (as_raw) {
4167     bs-&gt;BarrierSetAssembler::store_at(this, decorators, type, dst, src, tmp1, thread_tmp, tmp3);
4168   } else {
4169     bs-&gt;store_at(this, decorators, type, dst, src, tmp1, thread_tmp, tmp3);
4170   }
4171 }
4172 
4173 void MacroAssembler::resolve(DecoratorSet decorators, Register obj) {
4174   // Use stronger ACCESS_WRITE|ACCESS_READ by default.
4175   if ((decorators &amp; (ACCESS_READ | ACCESS_WRITE)) == 0) {
4176     decorators |= ACCESS_READ | ACCESS_WRITE;
4177   }
4178   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4179   return bs-&gt;resolve(this, decorators, obj);
4180 }
4181 
4182 void MacroAssembler::load_heap_oop(Register dst, Address src, Register tmp1,
4183                                    Register thread_tmp, DecoratorSet decorators) {
4184   access_load_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp);
4185 }
4186 
4187 void MacroAssembler::load_heap_oop_not_null(Register dst, Address src, Register tmp1,
4188                                             Register thread_tmp, DecoratorSet decorators) {
4189   access_load_at(T_OBJECT, IN_HEAP | IS_NOT_NULL | decorators, dst, src, tmp1, thread_tmp);
4190 }
4191 
4192 void MacroAssembler::store_heap_oop(Address dst, Register src, Register tmp1,
4193                                     Register thread_tmp, Register tmp3, DecoratorSet decorators) {
4194   access_store_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp, tmp3);
4195 }
4196 
4197 // Used for storing NULLs.
4198 void MacroAssembler::store_heap_oop_null(Address dst) {
4199   access_store_at(T_OBJECT, IN_HEAP, dst, noreg, noreg, noreg, noreg);
4200 }
4201 
4202 Address MacroAssembler::allocate_metadata_address(Metadata* obj) {
4203   assert(oop_recorder() != NULL, &quot;this assembler needs a Recorder&quot;);
4204   int index = oop_recorder()-&gt;allocate_metadata_index(obj);
4205   RelocationHolder rspec = metadata_Relocation::spec(index);
4206   return Address((address)obj, rspec);
4207 }
4208 
4209 // Move an oop into a register.  immediate is true if we want
4210 // immediate instructions and nmethod entry barriers are not enabled.
4211 // i.e. we are not going to patch this instruction while the code is being
4212 // executed by another thread.
4213 void MacroAssembler::movoop(Register dst, jobject obj, bool immediate) {
4214   int oop_index;
4215   if (obj == NULL) {
4216     oop_index = oop_recorder()-&gt;allocate_oop_index(obj);
4217   } else {
4218 #ifdef ASSERT
4219     {
4220       ThreadInVMfromUnknown tiv;
4221       assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4222     }
4223 #endif
4224     oop_index = oop_recorder()-&gt;find_index(obj);
4225   }
4226   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4227 
4228   // nmethod entry barrier necessitate using the constant pool. They have to be
4229   // ordered with respected to oop accesses.
4230   // Using immediate literals would necessitate ISBs.
4231   if (BarrierSet::barrier_set()-&gt;barrier_set_nmethod() != NULL || !immediate) {
4232     address dummy = address(uintptr_t(pc()) &amp; -wordSize); // A nearby aligned address
4233     ldr_constant(dst, Address(dummy, rspec));
4234   } else
4235     mov(dst, Address((address)obj, rspec));
4236 
4237 }
4238 
4239 // Move a metadata address into a register.
4240 void MacroAssembler::mov_metadata(Register dst, Metadata* obj) {
4241   int oop_index;
4242   if (obj == NULL) {
4243     oop_index = oop_recorder()-&gt;allocate_metadata_index(obj);
4244   } else {
4245     oop_index = oop_recorder()-&gt;find_index(obj);
4246   }
4247   RelocationHolder rspec = metadata_Relocation::spec(oop_index);
4248   mov(dst, Address((address)obj, rspec));
4249 }
4250 
4251 Address MacroAssembler::constant_oop_address(jobject obj) {
4252 #ifdef ASSERT
4253   {
4254     ThreadInVMfromUnknown tiv;
4255     assert(oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4256     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;not an oop&quot;);
4257   }
4258 #endif
4259   int oop_index = oop_recorder()-&gt;find_index(obj);
4260   return Address((address)obj, oop_Relocation::spec(oop_index));
4261 }
4262 
4263 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes.
4264 void MacroAssembler::tlab_allocate(Register obj,
4265                                    Register var_size_in_bytes,
4266                                    int con_size_in_bytes,
4267                                    Register t1,
4268                                    Register t2,
4269                                    Label&amp; slow_case) {
4270   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4271   bs-&gt;tlab_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, t2, slow_case);
4272 }
4273 
4274 // Defines obj, preserves var_size_in_bytes
4275 void MacroAssembler::eden_allocate(Register obj,
4276                                    Register var_size_in_bytes,
4277                                    int con_size_in_bytes,
4278                                    Register t1,
4279                                    Label&amp; slow_case) {
4280   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4281   bs-&gt;eden_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, slow_case);
4282 }
4283 
4284 // Zero words; len is in bytes
4285 // Destroys all registers except addr
4286 // len must be a nonzero multiple of wordSize
4287 void MacroAssembler::zero_memory(Register addr, Register len, Register t1) {
4288   assert_different_registers(addr, len, t1, rscratch1, rscratch2);
4289 
4290 #ifdef ASSERT
4291   { Label L;
4292     tst(len, BytesPerWord - 1);
4293     br(Assembler::EQ, L);
4294     stop(&quot;len is not a multiple of BytesPerWord&quot;);
4295     bind(L);
4296   }
4297 #endif
4298 
4299 #ifndef PRODUCT
4300   block_comment(&quot;zero memory&quot;);
4301 #endif
4302 
4303   Label loop;
4304   Label entry;
4305 
4306 //  Algorithm:
4307 //
4308 //    scratch1 = cnt &amp; 7;
4309 //    cnt -= scratch1;
4310 //    p += scratch1;
4311 //    switch (scratch1) {
4312 //      do {
4313 //        cnt -= 8;
4314 //          p[-8] = 0;
4315 //        case 7:
4316 //          p[-7] = 0;
4317 //        case 6:
4318 //          p[-6] = 0;
4319 //          // ...
4320 //        case 1:
4321 //          p[-1] = 0;
4322 //        case 0:
4323 //          p += 8;
4324 //      } while (cnt);
4325 //    }
4326 
4327   const int unroll = 8; // Number of str(zr) instructions we&#39;ll unroll
4328 
4329   lsr(len, len, LogBytesPerWord);
4330   andr(rscratch1, len, unroll - 1);  // tmp1 = cnt % unroll
4331   sub(len, len, rscratch1);      // cnt -= unroll
4332   // t1 always points to the end of the region we&#39;re about to zero
4333   add(t1, addr, rscratch1, Assembler::LSL, LogBytesPerWord);
4334   adr(rscratch2, entry);
4335   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 2);
4336   br(rscratch2);
4337   bind(loop);
4338   sub(len, len, unroll);
4339   for (int i = -unroll; i &lt; 0; i++)
4340     Assembler::str(zr, Address(t1, i * wordSize));
4341   bind(entry);
4342   add(t1, t1, unroll * wordSize);
4343   cbnz(len, loop);
4344 }
4345 
4346 void MacroAssembler::verify_tlab() {
4347 #ifdef ASSERT
4348   if (UseTLAB &amp;&amp; VerifyOops) {
4349     Label next, ok;
4350 
4351     stp(rscratch2, rscratch1, Address(pre(sp, -16)));
4352 
4353     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4354     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_start_offset())));
4355     cmp(rscratch2, rscratch1);
4356     br(Assembler::HS, next);
4357     STOP(&quot;assert(top &gt;= start)&quot;);
4358     should_not_reach_here();
4359 
4360     bind(next);
4361     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_end_offset())));
4362     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4363     cmp(rscratch2, rscratch1);
4364     br(Assembler::HS, ok);
4365     STOP(&quot;assert(top &lt;= end)&quot;);
4366     should_not_reach_here();
4367 
4368     bind(ok);
4369     ldp(rscratch2, rscratch1, Address(post(sp, 16)));
4370   }
4371 #endif
4372 }
4373 
4374 // Writes to stack successive pages until offset reached to check for
4375 // stack overflow + shadow pages.  This clobbers tmp.
4376 void MacroAssembler::bang_stack_size(Register size, Register tmp) {
4377   assert_different_registers(tmp, size, rscratch1);
4378   mov(tmp, sp);
4379   // Bang stack for total size given plus shadow page size.
4380   // Bang one page at a time because large size can bang beyond yellow and
4381   // red zones.
4382   Label loop;
4383   mov(rscratch1, os::vm_page_size());
4384   bind(loop);
4385   lea(tmp, Address(tmp, -os::vm_page_size()));
4386   subsw(size, size, rscratch1);
4387   str(size, Address(tmp));
4388   br(Assembler::GT, loop);
4389 
4390   // Bang down shadow pages too.
4391   // At this point, (tmp-0) is the last address touched, so don&#39;t
4392   // touch it again.  (It was touched as (tmp-pagesize) but then tmp
4393   // was post-decremented.)  Skip this address by starting at i=1, and
4394   // touch a few more pages below.  N.B.  It is important to touch all
4395   // the way down to and including i=StackShadowPages.
4396   for (int i = 0; i &lt; (int)(JavaThread::stack_shadow_zone_size() / os::vm_page_size()) - 1; i++) {
4397     // this could be any sized move but this is can be a debugging crumb
4398     // so the bigger the better.
4399     lea(tmp, Address(tmp, -os::vm_page_size()));
4400     str(size, Address(tmp));
4401   }
4402 }
4403 
4404 // Move the address of the polling page into dest.
4405 void MacroAssembler::get_polling_page(Register dest, relocInfo::relocType rtype) {
4406   ldr(dest, Address(rthread, Thread::polling_page_offset()));
4407 }
4408 
4409 // Move the address of the polling page into r, then read the polling
4410 // page.
4411 address MacroAssembler::fetch_and_read_polling_page(Register r, relocInfo::relocType rtype) {
4412   get_polling_page(r, rtype);
4413   return read_polling_page(r, rtype);
4414 }
4415 
4416 // Read the polling page.  The address of the polling page must
4417 // already be in r.
4418 address MacroAssembler::read_polling_page(Register r, relocInfo::relocType rtype) {
4419   InstructionMark im(this);
4420   code_section()-&gt;relocate(inst_mark(), rtype);
4421   ldrw(zr, Address(r, 0));
4422   return inst_mark();
4423 }
4424 
4425 void MacroAssembler::adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset) {
4426   relocInfo::relocType rtype = dest.rspec().reloc()-&gt;type();
4427   unsigned long low_page = (unsigned long)CodeCache::low_bound() &gt;&gt; 12;
4428   unsigned long high_page = (unsigned long)(CodeCache::high_bound()-1) &gt;&gt; 12;
4429   unsigned long dest_page = (unsigned long)dest.target() &gt;&gt; 12;
4430   long offset_low = dest_page - low_page;
4431   long offset_high = dest_page - high_page;
4432 
4433   assert(is_valid_AArch64_address(dest.target()), &quot;bad address&quot;);
4434   assert(dest.getMode() == Address::literal, &quot;ADRP must be applied to a literal address&quot;);
4435 
4436   InstructionMark im(this);
4437   code_section()-&gt;relocate(inst_mark(), dest.rspec());
4438   // 8143067: Ensure that the adrp can reach the dest from anywhere within
4439   // the code cache so that if it is relocated we know it will still reach
4440   if (offset_high &gt;= -(1&lt;&lt;20) &amp;&amp; offset_low &lt; (1&lt;&lt;20)) {
4441     _adrp(reg1, dest.target());
4442   } else {
4443     unsigned long target = (unsigned long)dest.target();
4444     unsigned long adrp_target
4445       = (target &amp; 0xffffffffUL) | ((unsigned long)pc() &amp; 0xffff00000000UL);
4446 
4447     _adrp(reg1, (address)adrp_target);
4448     movk(reg1, target &gt;&gt; 32, 32);
4449   }
4450   byte_offset = (unsigned long)dest.target() &amp; 0xfff;
4451 }
4452 
4453 void MacroAssembler::load_byte_map_base(Register reg) {
4454   CardTable::CardValue* byte_map_base =
4455     ((CardTableBarrierSet*)(BarrierSet::barrier_set()))-&gt;card_table()-&gt;byte_map_base();
4456 
4457   if (is_valid_AArch64_address((address)byte_map_base)) {
4458     // Strictly speaking the byte_map_base isn&#39;t an address at all,
4459     // and it might even be negative.
4460     unsigned long offset;
4461     adrp(reg, ExternalAddress((address)byte_map_base), offset);
4462     // We expect offset to be zero with most collectors.
4463     if (offset != 0) {
4464       add(reg, reg, offset);
4465     }
4466   } else {
4467     mov(reg, (uint64_t)byte_map_base);
4468   }
4469 }
4470 
4471 void MacroAssembler::build_frame(int framesize) {
4472   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4473   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4474     sub(sp, sp, framesize);
4475     stp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4476     if (PreserveFramePointer) add(rfp, sp, framesize - 2 * wordSize);
4477   } else {
4478     stp(rfp, lr, Address(pre(sp, -2 * wordSize)));
4479     if (PreserveFramePointer) mov(rfp, sp);
4480     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4481       sub(sp, sp, framesize - 2 * wordSize);
4482     else {
4483       mov(rscratch1, framesize - 2 * wordSize);
4484       sub(sp, sp, rscratch1);
4485     }
4486   }
4487 }
4488 
4489 void MacroAssembler::remove_frame(int framesize) {
4490   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4491   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4492     ldp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4493     add(sp, sp, framesize);
4494   } else {
4495     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4496       add(sp, sp, framesize - 2 * wordSize);
4497     else {
4498       mov(rscratch1, framesize - 2 * wordSize);
4499       add(sp, sp, rscratch1);
4500     }
4501     ldp(rfp, lr, Address(post(sp, 2 * wordSize)));
4502   }
4503 }
4504 
4505 
4506 // This method checks if provided byte array contains byte with highest bit set.
4507 void MacroAssembler::has_negatives(Register ary1, Register len, Register result) {
4508     // Simple and most common case of aligned small array which is not at the
4509     // end of memory page is placed here. All other cases are in stub.
4510     Label LOOP, END, STUB, STUB_LONG, SET_RESULT, DONE;
4511     const uint64_t UPPER_BIT_MASK=0x8080808080808080;
4512     assert_different_registers(ary1, len, result);
4513 
4514     cmpw(len, 0);
4515     br(LE, SET_RESULT);
4516     cmpw(len, 4 * wordSize);
4517     br(GE, STUB_LONG); // size &gt; 32 then go to stub
4518 
4519     int shift = 64 - exact_log2(os::vm_page_size());
4520     lsl(rscratch1, ary1, shift);
4521     mov(rscratch2, (size_t)(4 * wordSize) &lt;&lt; shift);
4522     adds(rscratch2, rscratch1, rscratch2);  // At end of page?
4523     br(CS, STUB); // at the end of page then go to stub
4524     subs(len, len, wordSize);
4525     br(LT, END);
4526 
4527   BIND(LOOP);
4528     ldr(rscratch1, Address(post(ary1, wordSize)));
4529     tst(rscratch1, UPPER_BIT_MASK);
4530     br(NE, SET_RESULT);
4531     subs(len, len, wordSize);
4532     br(GE, LOOP);
4533     cmpw(len, -wordSize);
4534     br(EQ, SET_RESULT);
4535 
4536   BIND(END);
4537     ldr(result, Address(ary1));
4538     sub(len, zr, len, LSL, 3); // LSL 3 is to get bits from bytes
4539     lslv(result, result, len);
4540     tst(result, UPPER_BIT_MASK);
4541     b(SET_RESULT);
4542 
4543   BIND(STUB);
4544     RuntimeAddress has_neg =  RuntimeAddress(StubRoutines::aarch64::has_negatives());
4545     assert(has_neg.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4546     trampoline_call(has_neg);
4547     b(DONE);
4548 
4549   BIND(STUB_LONG);
4550     RuntimeAddress has_neg_long =  RuntimeAddress(
4551             StubRoutines::aarch64::has_negatives_long());
4552     assert(has_neg_long.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4553     trampoline_call(has_neg_long);
4554     b(DONE);
4555 
4556   BIND(SET_RESULT);
4557     cset(result, NE); // set true or false
4558 
4559   BIND(DONE);
4560 }
4561 
4562 void MacroAssembler::arrays_equals(Register a1, Register a2, Register tmp3,
4563                                    Register tmp4, Register tmp5, Register result,
4564                                    Register cnt1, int elem_size) {
4565   Label DONE, SAME;
4566   Register tmp1 = rscratch1;
4567   Register tmp2 = rscratch2;
4568   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4569   int elem_per_word = wordSize/elem_size;
4570   int log_elem_size = exact_log2(elem_size);
4571   int length_offset = arrayOopDesc::length_offset_in_bytes();
4572   int base_offset
4573     = arrayOopDesc::base_offset_in_bytes(elem_size == 2 ? T_CHAR : T_BYTE);
4574   int stubBytesThreshold = 3 * 64 + (UseSIMDForArrayEquals ? 0 : 16);
4575 
4576   assert(elem_size == 1 || elem_size == 2, &quot;must be char or byte&quot;);
4577   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4578 
4579 #ifndef PRODUCT
4580   {
4581     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4582     char comment[64];
4583     snprintf(comment, sizeof comment, &quot;array_equals%c{&quot;, kind);
4584     BLOCK_COMMENT(comment);
4585   }
4586 #endif
4587 
4588   // if (a1 == a2)
4589   //     return true;
4590   cmpoop(a1, a2); // May have read barriers for a1 and a2.
4591   br(EQ, SAME);
4592 
4593   if (UseSimpleArrayEquals) {
4594     Label NEXT_WORD, SHORT, TAIL03, TAIL01, A_MIGHT_BE_NULL, A_IS_NOT_NULL;
4595     // if (a1 == null || a2 == null)
4596     //     return false;
4597     // a1 &amp; a2 == 0 means (some-pointer is null) or
4598     // (very-rare-or-even-probably-impossible-pointer-values)
4599     // so, we can save one branch in most cases
4600     tst(a1, a2);
4601     mov(result, false);
4602     br(EQ, A_MIGHT_BE_NULL);
4603     // if (a1.length != a2.length)
4604     //      return false;
4605     bind(A_IS_NOT_NULL);
4606     ldrw(cnt1, Address(a1, length_offset));
4607     ldrw(cnt2, Address(a2, length_offset));
4608     eorw(tmp5, cnt1, cnt2);
4609     cbnzw(tmp5, DONE);
4610     lea(a1, Address(a1, base_offset));
4611     lea(a2, Address(a2, base_offset));
4612     // Check for short strings, i.e. smaller than wordSize.
4613     subs(cnt1, cnt1, elem_per_word);
4614     br(Assembler::LT, SHORT);
4615     // Main 8 byte comparison loop.
4616     bind(NEXT_WORD); {
4617       ldr(tmp1, Address(post(a1, wordSize)));
4618       ldr(tmp2, Address(post(a2, wordSize)));
4619       subs(cnt1, cnt1, elem_per_word);
4620       eor(tmp5, tmp1, tmp2);
4621       cbnz(tmp5, DONE);
4622     } br(GT, NEXT_WORD);
4623     // Last longword.  In the case where length == 4 we compare the
4624     // same longword twice, but that&#39;s still faster than another
4625     // conditional branch.
4626     // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4627     // length == 4.
4628     if (log_elem_size &gt; 0)
4629       lsl(cnt1, cnt1, log_elem_size);
4630     ldr(tmp3, Address(a1, cnt1));
4631     ldr(tmp4, Address(a2, cnt1));
4632     eor(tmp5, tmp3, tmp4);
4633     cbnz(tmp5, DONE);
4634     b(SAME);
4635     bind(A_MIGHT_BE_NULL);
4636     // in case both a1 and a2 are not-null, proceed with loads
4637     cbz(a1, DONE);
4638     cbz(a2, DONE);
4639     b(A_IS_NOT_NULL);
4640     bind(SHORT);
4641 
4642     tbz(cnt1, 2 - log_elem_size, TAIL03); // 0-7 bytes left.
4643     {
4644       ldrw(tmp1, Address(post(a1, 4)));
4645       ldrw(tmp2, Address(post(a2, 4)));
4646       eorw(tmp5, tmp1, tmp2);
4647       cbnzw(tmp5, DONE);
4648     }
4649     bind(TAIL03);
4650     tbz(cnt1, 1 - log_elem_size, TAIL01); // 0-3 bytes left.
4651     {
4652       ldrh(tmp3, Address(post(a1, 2)));
4653       ldrh(tmp4, Address(post(a2, 2)));
4654       eorw(tmp5, tmp3, tmp4);
4655       cbnzw(tmp5, DONE);
4656     }
4657     bind(TAIL01);
4658     if (elem_size == 1) { // Only needed when comparing byte arrays.
4659       tbz(cnt1, 0, SAME); // 0-1 bytes left.
4660       {
4661         ldrb(tmp1, a1);
4662         ldrb(tmp2, a2);
4663         eorw(tmp5, tmp1, tmp2);
4664         cbnzw(tmp5, DONE);
4665       }
4666     }
4667   } else {
4668     Label NEXT_DWORD, SHORT, TAIL, TAIL2, STUB, EARLY_OUT,
4669         CSET_EQ, LAST_CHECK;
4670     mov(result, false);
4671     cbz(a1, DONE);
4672     ldrw(cnt1, Address(a1, length_offset));
4673     cbz(a2, DONE);
4674     ldrw(cnt2, Address(a2, length_offset));
4675     // on most CPUs a2 is still &quot;locked&quot;(surprisingly) in ldrw and it&#39;s
4676     // faster to perform another branch before comparing a1 and a2
4677     cmp(cnt1, (u1)elem_per_word);
4678     br(LE, SHORT); // short or same
4679     ldr(tmp3, Address(pre(a1, base_offset)));
4680     subs(zr, cnt1, stubBytesThreshold);
4681     br(GE, STUB);
4682     ldr(tmp4, Address(pre(a2, base_offset)));
4683     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4684     cmp(cnt2, cnt1);
4685     br(NE, DONE);
4686 
4687     // Main 16 byte comparison loop with 2 exits
4688     bind(NEXT_DWORD); {
4689       ldr(tmp1, Address(pre(a1, wordSize)));
4690       ldr(tmp2, Address(pre(a2, wordSize)));
4691       subs(cnt1, cnt1, 2 * elem_per_word);
4692       br(LE, TAIL);
4693       eor(tmp4, tmp3, tmp4);
4694       cbnz(tmp4, DONE);
4695       ldr(tmp3, Address(pre(a1, wordSize)));
4696       ldr(tmp4, Address(pre(a2, wordSize)));
4697       cmp(cnt1, (u1)elem_per_word);
4698       br(LE, TAIL2);
4699       cmp(tmp1, tmp2);
4700     } br(EQ, NEXT_DWORD);
4701     b(DONE);
4702 
4703     bind(TAIL);
4704     eor(tmp4, tmp3, tmp4);
4705     eor(tmp2, tmp1, tmp2);
4706     lslv(tmp2, tmp2, tmp5);
4707     orr(tmp5, tmp4, tmp2);
4708     cmp(tmp5, zr);
4709     b(CSET_EQ);
4710 
4711     bind(TAIL2);
4712     eor(tmp2, tmp1, tmp2);
4713     cbnz(tmp2, DONE);
4714     b(LAST_CHECK);
4715 
4716     bind(STUB);
4717     ldr(tmp4, Address(pre(a2, base_offset)));
4718     cmp(cnt2, cnt1);
4719     br(NE, DONE);
4720     if (elem_size == 2) { // convert to byte counter
4721       lsl(cnt1, cnt1, 1);
4722     }
4723     eor(tmp5, tmp3, tmp4);
4724     cbnz(tmp5, DONE);
4725     RuntimeAddress stub = RuntimeAddress(StubRoutines::aarch64::large_array_equals());
4726     assert(stub.target() != NULL, &quot;array_equals_long stub has not been generated&quot;);
4727     trampoline_call(stub);
4728     b(DONE);
4729 
4730     bind(EARLY_OUT);
4731     // (a1 != null &amp;&amp; a2 == null) || (a1 != null &amp;&amp; a2 != null &amp;&amp; a1 == a2)
4732     // so, if a2 == null =&gt; return false(0), else return true, so we can return a2
4733     mov(result, a2);
4734     b(DONE);
4735     bind(SHORT);
4736     cmp(cnt2, cnt1);
4737     br(NE, DONE);
4738     cbz(cnt1, SAME);
4739     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4740     ldr(tmp3, Address(a1, base_offset));
4741     ldr(tmp4, Address(a2, base_offset));
4742     bind(LAST_CHECK);
4743     eor(tmp4, tmp3, tmp4);
4744     lslv(tmp5, tmp4, tmp5);
4745     cmp(tmp5, zr);
4746     bind(CSET_EQ);
4747     cset(result, EQ);
4748     b(DONE);
4749   }
4750 
4751   bind(SAME);
4752   mov(result, true);
4753   // That&#39;s it.
4754   bind(DONE);
4755 
4756   BLOCK_COMMENT(&quot;} array_equals&quot;);
4757 }
4758 
4759 // Compare Strings
4760 
4761 // For Strings we&#39;re passed the address of the first characters in a1
4762 // and a2 and the length in cnt1.
4763 // elem_size is the element size in bytes: either 1 or 2.
4764 // There are two implementations.  For arrays &gt;= 8 bytes, all
4765 // comparisons (including the final one, which may overlap) are
4766 // performed 8 bytes at a time.  For strings &lt; 8 bytes, we compare a
4767 // halfword, then a short, and then a byte.
4768 
4769 void MacroAssembler::string_equals(Register a1, Register a2,
4770                                    Register result, Register cnt1, int elem_size)
4771 {
4772   Label SAME, DONE, SHORT, NEXT_WORD;
4773   Register tmp1 = rscratch1;
4774   Register tmp2 = rscratch2;
4775   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4776 
4777   assert(elem_size == 1 || elem_size == 2, &quot;must be 2 or 1 byte&quot;);
4778   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4779 
4780 #ifndef PRODUCT
4781   {
4782     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4783     char comment[64];
4784     snprintf(comment, sizeof comment, &quot;{string_equals%c&quot;, kind);
4785     BLOCK_COMMENT(comment);
4786   }
4787 #endif
4788 
4789   mov(result, false);
4790 
4791   // Check for short strings, i.e. smaller than wordSize.
4792   subs(cnt1, cnt1, wordSize);
4793   br(Assembler::LT, SHORT);
4794   // Main 8 byte comparison loop.
4795   bind(NEXT_WORD); {
4796     ldr(tmp1, Address(post(a1, wordSize)));
4797     ldr(tmp2, Address(post(a2, wordSize)));
4798     subs(cnt1, cnt1, wordSize);
4799     eor(tmp1, tmp1, tmp2);
4800     cbnz(tmp1, DONE);
4801   } br(GT, NEXT_WORD);
4802   // Last longword.  In the case where length == 4 we compare the
4803   // same longword twice, but that&#39;s still faster than another
4804   // conditional branch.
4805   // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4806   // length == 4.
4807   ldr(tmp1, Address(a1, cnt1));
4808   ldr(tmp2, Address(a2, cnt1));
4809   eor(tmp2, tmp1, tmp2);
4810   cbnz(tmp2, DONE);
4811   b(SAME);
4812 
4813   bind(SHORT);
4814   Label TAIL03, TAIL01;
4815 
4816   tbz(cnt1, 2, TAIL03); // 0-7 bytes left.
4817   {
4818     ldrw(tmp1, Address(post(a1, 4)));
4819     ldrw(tmp2, Address(post(a2, 4)));
4820     eorw(tmp1, tmp1, tmp2);
4821     cbnzw(tmp1, DONE);
4822   }
4823   bind(TAIL03);
4824   tbz(cnt1, 1, TAIL01); // 0-3 bytes left.
4825   {
4826     ldrh(tmp1, Address(post(a1, 2)));
4827     ldrh(tmp2, Address(post(a2, 2)));
4828     eorw(tmp1, tmp1, tmp2);
4829     cbnzw(tmp1, DONE);
4830   }
4831   bind(TAIL01);
4832   if (elem_size == 1) { // Only needed when comparing 1-byte elements
4833     tbz(cnt1, 0, SAME); // 0-1 bytes left.
4834     {
4835       ldrb(tmp1, a1);
4836       ldrb(tmp2, a2);
4837       eorw(tmp1, tmp1, tmp2);
4838       cbnzw(tmp1, DONE);
4839     }
4840   }
4841   // Arrays are equal.
4842   bind(SAME);
4843   mov(result, true);
4844 
4845   // That&#39;s it.
4846   bind(DONE);
4847   BLOCK_COMMENT(&quot;} string_equals&quot;);
4848 }
4849 
4850 
4851 // The size of the blocks erased by the zero_blocks stub.  We must
4852 // handle anything smaller than this ourselves in zero_words().
4853 const int MacroAssembler::zero_words_block_size = 8;
4854 
4855 // zero_words() is used by C2 ClearArray patterns.  It is as small as
4856 // possible, handling small word counts locally and delegating
4857 // anything larger to the zero_blocks stub.  It is expanded many times
4858 // in compiled code, so it is important to keep it short.
4859 
4860 // ptr:   Address of a buffer to be zeroed.
4861 // cnt:   Count in HeapWords.
4862 //
4863 // ptr, cnt, rscratch1, and rscratch2 are clobbered.
4864 void MacroAssembler::zero_words(Register ptr, Register cnt)
4865 {
4866   assert(is_power_of_2(zero_words_block_size), &quot;adjust this&quot;);
4867   assert(ptr == r10 &amp;&amp; cnt == r11, &quot;mismatch in register usage&quot;);
4868 
4869   BLOCK_COMMENT(&quot;zero_words {&quot;);
4870   cmp(cnt, (u1)zero_words_block_size);
4871   Label around;
4872   br(LO, around);
4873   {
4874     RuntimeAddress zero_blocks =  RuntimeAddress(StubRoutines::aarch64::zero_blocks());
4875     assert(zero_blocks.target() != NULL, &quot;zero_blocks stub has not been generated&quot;);
4876     if (StubRoutines::aarch64::complete()) {
4877       trampoline_call(zero_blocks);
4878     } else {
4879       bl(zero_blocks);
4880     }
4881   }
4882   bind(around);
4883   for (int i = zero_words_block_size &gt;&gt; 1; i &gt; 1; i &gt;&gt;= 1) {
4884     Label l;
4885     tbz(cnt, exact_log2(i), l);
4886     for (int j = 0; j &lt; i; j += 2) {
4887       stp(zr, zr, post(ptr, 16));
4888     }
4889     bind(l);
4890   }
4891   {
4892     Label l;
4893     tbz(cnt, 0, l);
4894     str(zr, Address(ptr));
4895     bind(l);
4896   }
4897   BLOCK_COMMENT(&quot;} zero_words&quot;);
4898 }
4899 
4900 // base:         Address of a buffer to be zeroed, 8 bytes aligned.
4901 // cnt:          Immediate count in HeapWords.
4902 #define SmallArraySize (18 * BytesPerLong)
4903 void MacroAssembler::zero_words(Register base, u_int64_t cnt)
4904 {
4905   BLOCK_COMMENT(&quot;zero_words {&quot;);
4906   int i = cnt &amp; 1;  // store any odd word to start
4907   if (i) str(zr, Address(base));
4908 
4909   if (cnt &lt;= SmallArraySize / BytesPerLong) {
4910     for (; i &lt; (int)cnt; i += 2)
4911       stp(zr, zr, Address(base, i * wordSize));
4912   } else {
4913     const int unroll = 4; // Number of stp(zr, zr) instructions we&#39;ll unroll
4914     int remainder = cnt % (2 * unroll);
4915     for (; i &lt; remainder; i += 2)
4916       stp(zr, zr, Address(base, i * wordSize));
4917 
4918     Label loop;
4919     Register cnt_reg = rscratch1;
4920     Register loop_base = rscratch2;
4921     cnt = cnt - remainder;
4922     mov(cnt_reg, cnt);
4923     // adjust base and prebias by -2 * wordSize so we can pre-increment
4924     add(loop_base, base, (remainder - 2) * wordSize);
4925     bind(loop);
4926     sub(cnt_reg, cnt_reg, 2 * unroll);
4927     for (i = 1; i &lt; unroll; i++)
4928       stp(zr, zr, Address(loop_base, 2 * i * wordSize));
4929     stp(zr, zr, Address(pre(loop_base, 2 * unroll * wordSize)));
4930     cbnz(cnt_reg, loop);
4931   }
4932   BLOCK_COMMENT(&quot;} zero_words&quot;);
4933 }
4934 
4935 // Zero blocks of memory by using DC ZVA.
4936 //
4937 // Aligns the base address first sufficently for DC ZVA, then uses
4938 // DC ZVA repeatedly for every full block.  cnt is the size to be
4939 // zeroed in HeapWords.  Returns the count of words left to be zeroed
4940 // in cnt.
4941 //
4942 // NOTE: This is intended to be used in the zero_blocks() stub.  If
4943 // you want to use it elsewhere, note that cnt must be &gt;= 2*zva_length.
4944 void MacroAssembler::zero_dcache_blocks(Register base, Register cnt) {
4945   Register tmp = rscratch1;
4946   Register tmp2 = rscratch2;
4947   int zva_length = VM_Version::zva_length();
4948   Label initial_table_end, loop_zva;
4949   Label fini;
4950 
4951   // Base must be 16 byte aligned. If not just return and let caller handle it
4952   tst(base, 0x0f);
4953   br(Assembler::NE, fini);
4954   // Align base with ZVA length.
4955   neg(tmp, base);
4956   andr(tmp, tmp, zva_length - 1);
4957 
4958   // tmp: the number of bytes to be filled to align the base with ZVA length.
4959   add(base, base, tmp);
4960   sub(cnt, cnt, tmp, Assembler::ASR, 3);
4961   adr(tmp2, initial_table_end);
4962   sub(tmp2, tmp2, tmp, Assembler::LSR, 2);
4963   br(tmp2);
4964 
4965   for (int i = -zva_length + 16; i &lt; 0; i += 16)
4966     stp(zr, zr, Address(base, i));
4967   bind(initial_table_end);
4968 
4969   sub(cnt, cnt, zva_length &gt;&gt; 3);
4970   bind(loop_zva);
4971   dc(Assembler::ZVA, base);
4972   subs(cnt, cnt, zva_length &gt;&gt; 3);
4973   add(base, base, zva_length);
4974   br(Assembler::GE, loop_zva);
4975   add(cnt, cnt, zva_length &gt;&gt; 3); // count not zeroed by DC ZVA
4976   bind(fini);
4977 }
4978 
4979 // base:   Address of a buffer to be filled, 8 bytes aligned.
4980 // cnt:    Count in 8-byte unit.
4981 // value:  Value to be filled with.
4982 // base will point to the end of the buffer after filling.
4983 void MacroAssembler::fill_words(Register base, Register cnt, Register value)
4984 {
4985 //  Algorithm:
4986 //
4987 //    scratch1 = cnt &amp; 7;
4988 //    cnt -= scratch1;
4989 //    p += scratch1;
4990 //    switch (scratch1) {
4991 //      do {
4992 //        cnt -= 8;
4993 //          p[-8] = v;
4994 //        case 7:
4995 //          p[-7] = v;
4996 //        case 6:
4997 //          p[-6] = v;
4998 //          // ...
4999 //        case 1:
5000 //          p[-1] = v;
5001 //        case 0:
5002 //          p += 8;
5003 //      } while (cnt);
5004 //    }
5005 
5006   assert_different_registers(base, cnt, value, rscratch1, rscratch2);
5007 
5008   Label fini, skip, entry, loop;
5009   const int unroll = 8; // Number of stp instructions we&#39;ll unroll
5010 
5011   cbz(cnt, fini);
5012   tbz(base, 3, skip);
5013   str(value, Address(post(base, 8)));
5014   sub(cnt, cnt, 1);
5015   bind(skip);
5016 
5017   andr(rscratch1, cnt, (unroll-1) * 2);
5018   sub(cnt, cnt, rscratch1);
5019   add(base, base, rscratch1, Assembler::LSL, 3);
5020   adr(rscratch2, entry);
5021   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 1);
5022   br(rscratch2);
5023 
5024   bind(loop);
5025   add(base, base, unroll * 16);
5026   for (int i = -unroll; i &lt; 0; i++)
5027     stp(value, value, Address(base, i * 16));
5028   bind(entry);
5029   subs(cnt, cnt, unroll * 2);
5030   br(Assembler::GE, loop);
5031 
5032   tbz(cnt, 0, fini);
5033   str(value, Address(post(base, 8)));
5034   bind(fini);
5035 }
5036 
5037 // Intrinsic for sun/nio/cs/ISO_8859_1$Encoder.implEncodeISOArray and
5038 // java/lang/StringUTF16.compress.
5039 void MacroAssembler::encode_iso_array(Register src, Register dst,
5040                       Register len, Register result,
5041                       FloatRegister Vtmp1, FloatRegister Vtmp2,
5042                       FloatRegister Vtmp3, FloatRegister Vtmp4)
5043 {
5044     Label DONE, SET_RESULT, NEXT_32, NEXT_32_PRFM, LOOP_8, NEXT_8, LOOP_1, NEXT_1,
5045         NEXT_32_START, NEXT_32_PRFM_START;
5046     Register tmp1 = rscratch1, tmp2 = rscratch2;
5047 
5048       mov(result, len); // Save initial len
5049 
5050       cmp(len, (u1)8); // handle shortest strings first
5051       br(LT, LOOP_1);
5052       cmp(len, (u1)32);
5053       br(LT, NEXT_8);
5054       // The following code uses the SIMD &#39;uzp1&#39; and &#39;uzp2&#39; instructions
5055       // to convert chars to bytes
5056       if (SoftwarePrefetchHintDistance &gt;= 0) {
5057         ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5058         subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
5059         br(LE, NEXT_32_START);
5060         b(NEXT_32_PRFM_START);
5061         BIND(NEXT_32_PRFM);
5062           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5063         BIND(NEXT_32_PRFM_START);
5064           prfm(Address(src, SoftwarePrefetchHintDistance));
5065           orr(v4, T16B, Vtmp1, Vtmp2);
5066           orr(v5, T16B, Vtmp3, Vtmp4);
5067           uzp1(Vtmp1, T16B, Vtmp1, Vtmp2);
5068           uzp1(Vtmp3, T16B, Vtmp3, Vtmp4);
5069           uzp2(v5, T16B, v4, v5); // high bytes
5070           umov(tmp2, v5, D, 1);
5071           fmovd(tmp1, v5);
5072           orr(tmp1, tmp1, tmp2);
5073           cbnz(tmp1, LOOP_8);
5074           stpq(Vtmp1, Vtmp3, dst);
5075           sub(len, len, 32);
5076           add(dst, dst, 32);
5077           add(src, src, 64);
5078           subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
5079           br(GE, NEXT_32_PRFM);
5080           cmp(len, (u1)32);
5081           br(LT, LOOP_8);
5082         BIND(NEXT_32);
5083           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5084         BIND(NEXT_32_START);
5085       } else {
5086         BIND(NEXT_32);
5087           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5088       }
5089       prfm(Address(src, SoftwarePrefetchHintDistance));
5090       uzp1(v4, T16B, Vtmp1, Vtmp2);
5091       uzp1(v5, T16B, Vtmp3, Vtmp4);
5092       orr(Vtmp1, T16B, Vtmp1, Vtmp2);
5093       orr(Vtmp3, T16B, Vtmp3, Vtmp4);
5094       uzp2(Vtmp1, T16B, Vtmp1, Vtmp3); // high bytes
5095       umov(tmp2, Vtmp1, D, 1);
5096       fmovd(tmp1, Vtmp1);
5097       orr(tmp1, tmp1, tmp2);
5098       cbnz(tmp1, LOOP_8);
5099       stpq(v4, v5, dst);
5100       sub(len, len, 32);
5101       add(dst, dst, 32);
5102       add(src, src, 64);
5103       cmp(len, (u1)32);
5104       br(GE, NEXT_32);
5105       cbz(len, DONE);
5106 
5107     BIND(LOOP_8);
5108       cmp(len, (u1)8);
5109       br(LT, LOOP_1);
5110     BIND(NEXT_8);
5111       ld1(Vtmp1, T8H, src);
5112       uzp1(Vtmp2, T16B, Vtmp1, Vtmp1); // low bytes
5113       uzp2(Vtmp3, T16B, Vtmp1, Vtmp1); // high bytes
5114       fmovd(tmp1, Vtmp3);
5115       cbnz(tmp1, NEXT_1);
5116       strd(Vtmp2, dst);
5117 
5118       sub(len, len, 8);
5119       add(dst, dst, 8);
5120       add(src, src, 16);
5121       cmp(len, (u1)8);
5122       br(GE, NEXT_8);
5123 
5124     BIND(LOOP_1);
5125 
5126     cbz(len, DONE);
5127     BIND(NEXT_1);
5128       ldrh(tmp1, Address(post(src, 2)));
5129       tst(tmp1, 0xff00);
5130       br(NE, SET_RESULT);
5131       strb(tmp1, Address(post(dst, 1)));
5132       subs(len, len, 1);
5133       br(GT, NEXT_1);
5134 
5135     BIND(SET_RESULT);
5136       sub(result, result, len); // Return index where we stopped
5137                                 // Return len == 0 if we processed all
5138                                 // characters
5139     BIND(DONE);
5140 }
5141 
5142 
5143 // Inflate byte[] array to char[].
5144 void MacroAssembler::byte_array_inflate(Register src, Register dst, Register len,
5145                                         FloatRegister vtmp1, FloatRegister vtmp2, FloatRegister vtmp3,
5146                                         Register tmp4) {
5147   Label big, done, after_init, to_stub;
5148 
5149   assert_different_registers(src, dst, len, tmp4, rscratch1);
5150 
5151   fmovd(vtmp1, zr);
5152   lsrw(tmp4, len, 3);
5153   bind(after_init);
5154   cbnzw(tmp4, big);
5155   // Short string: less than 8 bytes.
5156   {
5157     Label loop, tiny;
5158 
5159     cmpw(len, 4);
5160     br(LT, tiny);
5161     // Use SIMD to do 4 bytes.
5162     ldrs(vtmp2, post(src, 4));
5163     zip1(vtmp3, T8B, vtmp2, vtmp1);
5164     subw(len, len, 4);
5165     strd(vtmp3, post(dst, 8));
5166 
5167     cbzw(len, done);
5168 
5169     // Do the remaining bytes by steam.
5170     bind(loop);
5171     ldrb(tmp4, post(src, 1));
5172     strh(tmp4, post(dst, 2));
5173     subw(len, len, 1);
5174 
5175     bind(tiny);
5176     cbnz(len, loop);
5177 
5178     b(done);
5179   }
5180 
5181   if (SoftwarePrefetchHintDistance &gt;= 0) {
5182     bind(to_stub);
5183       RuntimeAddress stub =  RuntimeAddress(StubRoutines::aarch64::large_byte_array_inflate());
5184       assert(stub.target() != NULL, &quot;large_byte_array_inflate stub has not been generated&quot;);
5185       trampoline_call(stub);
5186       b(after_init);
5187   }
5188 
5189   // Unpack the bytes 8 at a time.
5190   bind(big);
5191   {
5192     Label loop, around, loop_last, loop_start;
5193 
5194     if (SoftwarePrefetchHintDistance &gt;= 0) {
5195       const int large_loop_threshold = (64 + 16)/8;
5196       ldrd(vtmp2, post(src, 8));
5197       andw(len, len, 7);
5198       cmp(tmp4, (u1)large_loop_threshold);
5199       br(GE, to_stub);
5200       b(loop_start);
5201 
5202       bind(loop);
5203       ldrd(vtmp2, post(src, 8));
5204       bind(loop_start);
5205       subs(tmp4, tmp4, 1);
5206       br(EQ, loop_last);
5207       zip1(vtmp2, T16B, vtmp2, vtmp1);
5208       ldrd(vtmp3, post(src, 8));
5209       st1(vtmp2, T8H, post(dst, 16));
5210       subs(tmp4, tmp4, 1);
5211       zip1(vtmp3, T16B, vtmp3, vtmp1);
5212       st1(vtmp3, T8H, post(dst, 16));
5213       br(NE, loop);
5214       b(around);
5215       bind(loop_last);
5216       zip1(vtmp2, T16B, vtmp2, vtmp1);
5217       st1(vtmp2, T8H, post(dst, 16));
5218       bind(around);
5219       cbz(len, done);
5220     } else {
5221       andw(len, len, 7);
5222       bind(loop);
5223       ldrd(vtmp2, post(src, 8));
5224       sub(tmp4, tmp4, 1);
5225       zip1(vtmp3, T16B, vtmp2, vtmp1);
5226       st1(vtmp3, T8H, post(dst, 16));
5227       cbnz(tmp4, loop);
5228     }
5229   }
5230 
5231   // Do the tail of up to 8 bytes.
5232   add(src, src, len);
5233   ldrd(vtmp3, Address(src, -8));
5234   add(dst, dst, len, ext::uxtw, 1);
5235   zip1(vtmp3, T16B, vtmp3, vtmp1);
5236   strq(vtmp3, Address(dst, -16));
5237 
5238   bind(done);
5239 }
5240 
5241 // Compress char[] array to byte[].
5242 void MacroAssembler::char_array_compress(Register src, Register dst, Register len,
5243                                          FloatRegister tmp1Reg, FloatRegister tmp2Reg,
5244                                          FloatRegister tmp3Reg, FloatRegister tmp4Reg,
5245                                          Register result) {
5246   encode_iso_array(src, dst, len, result,
5247                    tmp1Reg, tmp2Reg, tmp3Reg, tmp4Reg);
5248   cmp(len, zr);
5249   csel(result, result, zr, EQ);
5250 }
5251 
5252 // get_thread() can be called anywhere inside generated code so we
5253 // need to save whatever non-callee save context might get clobbered
5254 // by the call to JavaThread::aarch64_get_thread_helper() or, indeed,
5255 // the call setup code.
5256 //
5257 // aarch64_get_thread_helper() clobbers only r0, r1, and flags.
5258 //
5259 void MacroAssembler::get_thread(Register dst) {
5260   RegSet saved_regs = RegSet::range(r0, r1) + lr - dst;
5261   push(saved_regs, sp);
5262 
5263   mov(lr, CAST_FROM_FN_PTR(address, JavaThread::aarch64_get_thread_helper));
5264   blr(lr);
5265   if (dst != c_rarg0) {
5266     mov(dst, c_rarg0);
5267   }
5268 
5269   pop(saved_regs, sp);
5270 }
5271 
5272 // C2 compiled method&#39;s prolog code
5273 // Moved here from aarch64.ad to support Valhalla code belows
5274 void MacroAssembler::verified_entry(Compile* C, int sp_inc) {
5275 
5276 // n.b. frame size includes space for return pc and rfp
5277   const long framesize = C-&gt;frame_size_in_bytes();
5278   assert(framesize % (2 * wordSize) == 0, &quot;must preserve 2 * wordSize alignment&quot;);
5279 
5280   // insert a nop at the start of the prolog so we can patch in a
5281   // branch if we need to invalidate the method later
5282   nop();
5283 
5284   int bangsize = C-&gt;bang_size_in_bytes();
5285   if (C-&gt;need_stack_bang(bangsize) &amp;&amp; UseStackBanging)
5286      generate_stack_overflow_check(bangsize);
5287 
5288   build_frame(framesize);
5289 
5290   if (VerifyStackAtCalls) {
5291     Unimplemented();
5292   }
5293 }
5294 
5295 int MacroAssembler::store_inline_type_fields_to_buf(ciInlineKlass* vk, bool from_interpreter) {
5296   // An inline type might be returned. If fields are in registers we
5297   // need to allocate an inline type instance and initialize it with
5298   // the value of the fields.
5299   Label skip;
5300   // We only need a new buffered inline type if a new one is not returned
5301   cmp(r0, (u1) 1);
5302   br(Assembler::EQ, skip);
5303   int call_offset = -1;
5304 
5305   Label slow_case;
5306 
5307   // Try to allocate a new buffered inline type (from the heap)
5308   if (UseTLAB) {
5309 
5310     if (vk != NULL) {
5311       // Called from C1, where the return type is statically known.
5312       mov(r1, (intptr_t)vk-&gt;get_InlineKlass());
5313       jint lh = vk-&gt;layout_helper();
5314       assert(lh != Klass::_lh_neutral_value, &quot;inline class in return type must have been resolved&quot;);
5315       mov(r14, lh);
5316     } else {
5317        // Call from interpreter. R0 contains ((the InlineKlass* of the return type) | 0x01)
5318        andr(r1, r0, -2);
5319        // get obj size
5320        ldrw(r14, Address(rscratch1 /*klass*/, Klass::layout_helper_offset()));
5321     }
5322 
5323      ldr(r13, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
5324 
5325      // check whether we have space in TLAB,
5326      // rscratch1 contains pointer to just allocated obj
5327       lea(r14, Address(r13, r14));
5328       ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_end_offset())));
5329 
5330       cmp(r14, rscratch1);
5331       br(Assembler::GT, slow_case);
5332 
5333       // OK we have room in TLAB,
5334       // Set new TLAB top
5335       str(r14, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
5336 
5337       // Set new class always locked
5338       mov(rscratch1, (uint64_t) markWord::always_locked_prototype().value());
5339       str(rscratch1, Address(r13, oopDesc::mark_offset_in_bytes()));
5340 
5341       store_klass_gap(r13, zr);  // zero klass gap for compressed oops
5342       if (vk == NULL) {
5343         // store_klass corrupts rbx, so save it in rax for later use (interpreter case only).
5344          mov(r0, r1);
5345       }
5346 
5347       store_klass(r13, r1);  // klass
5348 
5349       if (vk != NULL) {
5350         // FIXME -- do the packing in-line to avoid the runtime call
5351         mov(r0, r13);
5352         far_call(RuntimeAddress(vk-&gt;pack_handler())); // no need for call info as this will not safepoint.
5353       } else {
5354 
5355         // We have our new buffered inline type, initialize its fields with an inline class specific handler
5356         ldr(r1, Address(r0, InstanceKlass::adr_inlineklass_fixed_block_offset()));
5357         ldr(r1, Address(r1, InlineKlass::pack_handler_offset()));
5358 
5359         // Mov new class to r0 and call pack_handler
5360         mov(r0, r13);
5361         blr(r1);
5362       }
5363       b(skip);
5364   }
5365 
5366   bind(slow_case);
5367   // We failed to allocate a new inline type, fall back to a runtime
5368   // call. Some oop field may be live in some registers but we can&#39;t
5369   // tell. That runtime call will take care of preserving them
5370   // across a GC if there&#39;s one.
5371 
5372 
5373   if (from_interpreter) {
5374     super_call_VM_leaf(StubRoutines::store_inline_type_fields_to_buf());
5375   } else {
5376     ldr(rscratch1, RuntimeAddress(StubRoutines::store_inline_type_fields_to_buf()));
5377     blr(rscratch1);
5378     call_offset = offset();
5379   }
5380 
5381   bind(skip);
5382   return call_offset;
5383 }
5384 
5385 // Move a value between registers/stack slots and update the reg_state
5386 bool MacroAssembler::move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset) {
5387   if (reg_state[to-&gt;value()] == reg_written) {
5388     return true; // Already written
5389   }
5390 
5391   if (from != to &amp;&amp; bt != T_VOID) {
5392     if (reg_state[to-&gt;value()] == reg_readonly) {
5393       return false; // Not yet writable
5394     }
5395     if (from-&gt;is_reg()) {
5396       if (to-&gt;is_reg()) {
5397         mov(to-&gt;as_Register(), from-&gt;as_Register());
5398       } else {
5399         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5400         Address to_addr = Address(sp, st_off);
5401         if (from-&gt;is_FloatRegister()) {
5402           if (bt == T_DOUBLE) {
5403              strd(from-&gt;as_FloatRegister(), to_addr);
5404           } else {
5405              assert(bt == T_FLOAT, &quot;must be float&quot;);
5406              strs(from-&gt;as_FloatRegister(), to_addr);
5407           }
5408         } else {
5409           str(from-&gt;as_Register(), to_addr);
5410         }
5411       }
5412     } else {
5413       Address from_addr = Address(sp, from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset);
5414       if (to-&gt;is_reg()) {
5415         if (to-&gt;is_FloatRegister()) {
5416           if (bt == T_DOUBLE) {
5417              ldrd(to-&gt;as_FloatRegister(), from_addr);
5418           } else {
5419             assert(bt == T_FLOAT, &quot;must be float&quot;);
5420             ldrs(to-&gt;as_FloatRegister(), from_addr);
5421           }
5422         } else {
5423           ldr(to-&gt;as_Register(), from_addr);
5424         }
5425       } else {
5426         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5427         ldr(rscratch1, from_addr);
5428         str(rscratch1, Address(sp, st_off));
5429       }
5430     }
5431   }
5432 
5433   // Update register states
5434   reg_state[from-&gt;value()] = reg_writable;
5435   reg_state[to-&gt;value()] = reg_written;
5436   return true;
5437 }
5438 
5439 // Read all fields from an inline type oop and store the values in registers/stack slots
5440 bool MacroAssembler::unpack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to,
5441                                           int&amp; to_index, RegState reg_state[], int ret_off, int extra_stack_offset) {
5442   Register fromReg = from-&gt;is_reg() ? from-&gt;as_Register() : noreg;
5443   assert(sig-&gt;at(sig_index)._bt == T_VOID, &quot;should be at end delimiter&quot;);
5444 
5445 
5446   int vt = 1;
5447   bool done = true;
5448   bool mark_done = true;
5449   do {
5450     sig_index--;
5451     BasicType bt = sig-&gt;at(sig_index)._bt;
5452     if (bt == T_INLINE_TYPE) {
5453       vt--;
5454     } else if (bt == T_VOID &amp;&amp;
5455                sig-&gt;at(sig_index-1)._bt != T_LONG &amp;&amp;
5456                sig-&gt;at(sig_index-1)._bt != T_DOUBLE) {
5457       vt++;
5458     } else if (SigEntry::is_reserved_entry(sig, sig_index)) {
5459       to_index--; // Ignore this
5460     } else {
5461       assert(to_index &gt;= 0, &quot;invalid to_index&quot;);
5462       VMRegPair pair_to = regs_to[to_index--];
5463       VMReg to = pair_to.first();
5464 
5465       if (bt == T_VOID) continue;
5466 
5467       int idx = (int) to-&gt;value();
5468       if (reg_state[idx] == reg_readonly) {
5469          if (idx != from-&gt;value()) {
5470            mark_done = false;
5471          }
5472          done = false;
5473          continue;
5474       } else if (reg_state[idx] == reg_written) {
5475         continue;
5476       } else {
5477         assert(reg_state[idx] == reg_writable, &quot;must be writable&quot;);
5478         reg_state[idx] = reg_written;
5479       }
5480 
5481       if (fromReg == noreg) {
5482         int st_off = from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5483         ldr(rscratch2, Address(sp, st_off));
5484         fromReg = rscratch2;
5485       }
5486 
5487       int off = sig-&gt;at(sig_index)._offset;
5488       assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5489       bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5490 
5491       Address fromAddr = Address(fromReg, off);
5492       bool is_signed = (bt != T_CHAR) &amp;&amp; (bt != T_BOOLEAN);
5493 
5494       if (!to-&gt;is_FloatRegister()) {
5495 
5496         Register dst = to-&gt;is_stack() ? rscratch1 : to-&gt;as_Register();
5497 
5498         if (is_oop) {
5499           load_heap_oop(dst, fromAddr);
5500         } else {
5501           load_sized_value(dst, fromAddr, type2aelembytes(bt), is_signed);
5502         }
5503         if (to-&gt;is_stack()) {
5504           int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5505           str(dst, Address(sp, st_off));
5506         }
5507       } else {
5508         if (bt == T_DOUBLE) {
5509           ldrd(to-&gt;as_FloatRegister(), fromAddr);
5510         } else {
5511           assert(bt == T_FLOAT, &quot;must be float&quot;);
5512           ldrs(to-&gt;as_FloatRegister(), fromAddr);
5513         }
5514      }
5515 
5516     }
5517 
5518   } while (vt != 0);
5519 
5520   if (mark_done &amp;&amp; reg_state[from-&gt;value()] != reg_written) {
5521     // This is okay because no one else will write to that slot
5522     reg_state[from-&gt;value()] = reg_writable;
5523   }
5524   return done;
5525 }
5526 
5527 // Pack fields back into an inline type oop
5528 bool MacroAssembler::pack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,
5529                                         VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],
5530                                         int ret_off, int extra_stack_offset) {
5531   assert(sig-&gt;at(sig_index)._bt == T_INLINE_TYPE, &quot;should be at end delimiter&quot;);
5532   assert(to-&gt;is_valid(), &quot;must be&quot;);
5533 
5534   if (reg_state[to-&gt;value()] == reg_written) {
5535     skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5536     return true; // Already written
5537   }
5538 
5539   Register val_array = r0;
5540   Register val_obj_tmp = r11;
5541   Register from_reg_tmp = r10;
5542   Register tmp1 = r14;
5543   Register tmp2 = r13;
5544   Register tmp3 = r1;
5545   Register val_obj = to-&gt;is_stack() ? val_obj_tmp : to-&gt;as_Register();
5546 
5547   if (reg_state[to-&gt;value()] == reg_readonly) {
5548     if (!is_reg_in_unpacked_fields(sig, sig_index, to, regs_from, regs_from_count, from_index)) {
5549       skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5550       return false; // Not yet writable
5551     }
5552     val_obj = val_obj_tmp;
5553   }
5554 
5555   int index = arrayOopDesc::base_offset_in_bytes(T_OBJECT) + vtarg_index * type2aelembytes(T_INLINE_TYPE);
5556   load_heap_oop(val_obj, Address(val_array, index));
5557 
5558   ScalarizedValueArgsStream stream(sig, sig_index, regs_from, regs_from_count, from_index);
5559   VMRegPair from_pair;
5560   BasicType bt;
5561 
5562   while (stream.next(from_pair, bt)) {
5563     int off = sig-&gt;at(stream.sig_cc_index())._offset;
5564     assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5565     bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5566     size_t size_in_bytes = is_java_primitive(bt) ? type2aelembytes(bt) : wordSize;
5567 
5568     VMReg from_r1 = from_pair.first();
5569     VMReg from_r2 = from_pair.second();
5570 
5571     // Pack the scalarized field into the value object.
5572     Address dst(val_obj, off);
5573 
5574     if (!from_r1-&gt;is_FloatRegister()) {
5575       Register from_reg;
5576       if (from_r1-&gt;is_stack()) {
5577         from_reg = from_reg_tmp;
5578         int ld_off = from_r1-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5579         load_sized_value(from_reg, Address(sp, ld_off), size_in_bytes, /* is_signed */ false);
5580       } else {
5581         from_reg = from_r1-&gt;as_Register();
5582       }
5583 
5584       if (is_oop) {
5585         DecoratorSet decorators = IN_HEAP | ACCESS_WRITE;
5586         store_heap_oop(dst, from_reg, tmp1, tmp2, tmp3, decorators);
5587       } else {
5588         store_sized_value(dst, from_reg, size_in_bytes);
5589       }
5590     } else {
5591       if (from_r2-&gt;is_valid()) {
5592         strd(from_r1-&gt;as_FloatRegister(), dst);
5593       } else {
5594         strs(from_r1-&gt;as_FloatRegister(), dst);
5595       }
5596     }
5597 
5598     reg_state[from_r1-&gt;value()] = reg_writable;
5599   }
5600   sig_index = stream.sig_cc_index();
5601   from_index = stream.regs_cc_index();
5602 
5603   assert(reg_state[to-&gt;value()] == reg_writable, &quot;must have already been read&quot;);
5604   bool success = move_helper(val_obj-&gt;as_VMReg(), to, T_OBJECT, reg_state, ret_off, extra_stack_offset);
5605   assert(success, &quot;to register must be writeable&quot;);
5606 
5607   return true;
5608 }
5609 
5610 // Unpack all inline type arguments passed as oops
5611 void MacroAssembler::unpack_inline_args(Compile* C, bool receiver_only) {
5612   int sp_inc = unpack_inline_args_common(C, receiver_only);
5613   // Emit code for verified entry and save increment for stack repair on return
5614   verified_entry(C, sp_inc);
5615 }
5616 
5617 int MacroAssembler::shuffle_inline_args(bool is_packing, bool receiver_only, int extra_stack_offset,
5618                                         BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,
5619                                         int args_passed, int args_on_stack, VMRegPair* regs,            // from
5620                                         int args_passed_to, int args_on_stack_to, VMRegPair* regs_to) { // to
5621   // Check if we need to extend the stack for packing/unpacking
5622   int sp_inc = (args_on_stack_to - args_on_stack) * VMRegImpl::stack_slot_size;
5623   if (sp_inc &gt; 0) {
5624     sp_inc = align_up(sp_inc, StackAlignmentInBytes);
5625     if (!is_packing) {
5626       // Save the return address, adjust the stack (make sure it is properly
5627       // 16-byte aligned) and copy the return address to the new top of the stack.
5628       // (Note: C1 does this in C1_MacroAssembler::scalarized_entry).
5629       // FIXME: We need not to preserve return address on aarch64
5630       pop(rscratch1);
5631       sub(sp, sp, sp_inc);
5632       push(rscratch1);
5633     }
5634   } else {
5635     // The scalarized calling convention needs less stack space than the unscalarized one.
5636     // No need to extend the stack, the caller will take care of these adjustments.
5637     sp_inc = 0;
5638   }
5639 
5640   int ret_off; // make sure we don&#39;t overwrite the return address
5641   if (is_packing) {
5642     // For C1 code, the VIEP doesn&#39;t have reserved slots, so we store the returned address at
5643     // rsp[0] during shuffling.
5644     ret_off = 0;
5645   } else {
5646     // C2 code ensures that sp_inc is a reserved slot.
5647     ret_off = sp_inc;
5648   }
5649 
5650   return shuffle_inline_args_common(is_packing, receiver_only, extra_stack_offset,
5651                                     sig_bt, sig_cc,
5652                                     args_passed, args_on_stack, regs,
5653                                     args_passed_to, args_on_stack_to, regs_to,
5654                                     sp_inc, ret_off);
5655 }
5656 
5657 VMReg MacroAssembler::spill_reg_for(VMReg reg) {
5658   return (reg-&gt;is_FloatRegister()) ? v0-&gt;as_VMReg() : r14-&gt;as_VMReg();
5659 }
5660 
5661 void MacroAssembler::cache_wb(Address line) {
5662   assert(line.getMode() == Address::base_plus_offset, &quot;mode should be base_plus_offset&quot;);
5663   assert(line.index() == noreg, &quot;index should be noreg&quot;);
5664   assert(line.offset() == 0, &quot;offset should be 0&quot;);
5665   // would like to assert this
5666   // assert(line._ext.shift == 0, &quot;shift should be zero&quot;);
5667   if (VM_Version::supports_dcpop()) {
5668     // writeback using clear virtual address to point of persistence
5669     dc(Assembler::CVAP, line.base());
5670   } else {
5671     // no need to generate anything as Unsafe.writebackMemory should
5672     // never invoke this stub
5673   }
5674 }
5675 
5676 void MacroAssembler::cache_wbsync(bool is_pre) {
5677   // we only need a barrier post sync
5678   if (!is_pre) {
5679     membar(Assembler::AnyAny);
5680   }
5681 }
    </pre>
  </body>
</html>