create_clock -name {external_clk}    [get_ports {external_clk        }] -period {20.000} -waveform {0.000 10.000}
create_clock -name {rgmii_rxc}       [get_ports {rgmii_rxc           }] -period {8.000 } -waveform {0.000 4.000 }
create_clock -name {rgmii_txc}       [get_ports {rgmii_txc           }] -period {8.000 } -waveform {0.000 4.000 }
create_clock -name {da_clk}          [get_ports {da_clk              }] -period {100.0 } -waveform {0 50.0      }
create_clock -name {ad_clk}          [get_ports {ad_clk              }] -period {100.0 } -waveform {0 50.0      }
# create_clock -name {CCD_PCLK}        [get_ports {CCD_PCLK            }] -period {42    } -waveform {0.000 21.000}
define_attribute   {n:rgmii_rxc} {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
define_attribute   {n:rgmii_txc} {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
define_attribute   {n:da_clk}    {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
define_attribute   {n:ad_clk}    {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
# define_attribute   {n:CCD_PCLK}  {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
define_attribute   {n:hdmi_in_clk}  {PAP_CLOCK_DEDICATED_ROUTE} {FALSE}
create_generated_clock -name {clk_50M} -source [get_ports {external_clk}] [get_nets {clk_pll_top_inst/clkout0}] -master_clock [get_clocks {external_clk}] -multiply_by {50} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {clk_100M} -source [get_ports {external_clk}] [get_nets {clk_pll_top_inst/clkout1}] -master_clock [get_clocks {external_clk}] -multiply_by {100} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {clk_25M} -source [get_ports {external_clk}] [get_nets {clk_pll_top_inst/clkout2}] -master_clock [get_clocks {external_clk}] -multiply_by {25} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {clk_10M} -source [get_ports {external_clk}] [get_nets {clk_pll_top_inst/clkout3}] -master_clock [get_clocks {external_clk}] -multiply_by {10} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {rst_clk} -source [get_pins  {S0.ddr_ref_clk      }] [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.rst_clk_gpll/clkout0}] -master_clock [get_clocks {clk_50M}] -multiply_by {50} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {ddrphy_sysclk} -source [get_pins  {S0.ddr_ref_clk      }] [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_gpll/clkout0}] -master_clock [get_clocks {clk_50M}] -multiply_by {75} -divide_by {50} -duty_cycle {50.000}
create_generated_clock -name {phy_dq_clk_0} -source [get_pins  {S0.ddr_ref_clk      }] [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks {clk_50M}] -multiply_by {12} -divide_by {1} -duty_cycle {50.000}
create_generated_clock -name {phy_dq_sysclk_0} -source [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks {phy_dq_clk_0}] -edges {5 13 21} -edge_shift {0 0 0}
set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
create_generated_clock -name {phy_dq_clk_1} -source [get_pins  {S0.ddr_ref_clk      }] [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks {clk_50M}] -multiply_by {12} -divide_by {1} -duty_cycle {50.000}
create_generated_clock -name {phy_dq_sysclk_1} -source [get_nets {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks {phy_dq_clk_1}] -edges {5 13 21} -edge_shift {0 0 0}
set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
set_clock_uncertainty {0.4} -from [get_clocks {ddrphy_sysclk}] -to [get_clocks {phy_dq_sysclk_0}] -setup -hold
set_clock_uncertainty {0.4} -from [get_clocks {phy_dq_sysclk_0}] -to [get_clocks {ddrphy_sysclk}] -setup -hold
set_clock_uncertainty {0.4} -from [get_clocks {ddrphy_sysclk}] -to [get_clocks {phy_dq_sysclk_1}] -setup -hold
set_clock_uncertainty {0.4} -from [get_clocks {phy_dq_sysclk_1}] -to [get_clocks {ddrphy_sysclk}] -setup -hold

#set_clock_groups -name clk_200M -asynchronous -group [get_clocks {clk_200M}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[0].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[0].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[1].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[1].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[2].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[2].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_addr_fifo_inst.U_ipm2l_fifo_master_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_data_fifo_inst.U_ipm2l_fifo_master_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_rd_data_fifo_inst.U_ipm2l_fifo_master_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_master_async[3].genblk1.u_m_axi_async.master_async_wr_back_fifo_inst.U_ipm2l_fifo_master_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[4].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[5].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[8].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

# set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
# set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
# set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
# set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
# set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
# set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
# set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
# set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
# set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
# set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[9].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}]    -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_addr_fifo_inst.U_ipm2l_fifo_slave_async_addr_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_data_fifo_inst.U_ipm2l_fifo_slave_async_wr_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_rd_data_fifo_inst.U_ipm2l_fifo_slave_async_rd_data_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]
set_max_delay {4.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wrptr1[*]}]
set_max_delay {3.000} -from [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.wptr[*]}] -to [get_cells {u_axi_bus.u_axi_clock_converter.gen_slave_async[10].genblk1.u_s_axi_async.slave_async_wr_back_fifo_inst.U_ipm2l_fifo_slave_async_wr_back_fifo.U_ipm2l_fifo_ctrl.ASYN_CTRL.rwptr1[*]}]

###==== BEGIN "Generated Clocks"
#ads
###==== BEGIN Logical
define_attribute {i:S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.u_ddrphy_cpd} {PAP_LOC} {DDRPHY_CPD_369_466}
define_attribute {i:S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_ioclk_gate[0]} {PAP_LOC} {CLMA_357_354:FF3}
define_attribute {i:S0.ddr3_top_inst.axi_ddr3_inst.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_ioclk_gate[1]} {PAP_LOC} {CLMA_357_660:FF3}


set_clock_groups -name clk_50M -asynchronous -group [get_clocks {clk_50M}]
set_clock_groups -name clk_100M -asynchronous -group [get_clocks {clk_100M}]
set_clock_groups -name clk_25M -asynchronous -group [get_clocks {clk_25M}]
set_clock_groups -name clk_10M -asynchronous -group [get_clocks {clk_10M}]
set_clock_groups -name rst_clk -asynchronous -group [get_clocks {rst_clk}]
set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks {phy_dq_clk_0}]
set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks {phy_dq_clk_1}]

define_attribute {p:external_clk} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:external_clk} {PAP_IO_LOC} {R3}
define_attribute {p:external_clk} {PAP_IO_VCCIO} {1.5}
define_attribute {p:external_clk} {PAP_IO_STANDARD} {LVCMOS15}
define_attribute {p:external_clk} {PAP_IO_PULLUP} {TRUE}
#K0:C22 C23 B22 A22 K5:B20
define_attribute {p:external_rstn} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:external_rstn} {PAP_IO_LOC} {G25}
define_attribute {p:external_rstn} {PAP_IO_VCCIO} {3.3}
define_attribute {p:external_rstn} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:external_rstn} {PAP_IO_UNUSED} {TRUE}
#hsst
define_attribute {i:S5.hsst_for_ctrlfpga_dut_top_inst.U_INST.U_GTP_HSSTLP_WRAPPER.CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0} {PAP_LOC} {HSSTLP_364_0:U0_HSSTLP_LANE}
define_attribute {i:S5.hsst_for_ctrlfpga_dut_top_inst.U_INST.U_GTP_HSSTLP_WRAPPER.CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1} {PAP_LOC} {HSSTLP_364_0:U1_HSSTLP_LANE}
define_attribute {i:S5.hsst_for_ctrlfpga_dut_top_inst.U_INST.U_GTP_HSSTLP_WRAPPER.PLL0_ENABLE.U_GTP_HSSTLP_PLL0} {PAP_LOC} {HSSTLP_364_0:U0_HSSTLP_PLL}
define_attribute {p:i_p_refckn_0} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:i_p_refckn_0} {PAP_IO_LOC} {AB11}
define_attribute {p:i_p_refckn_0} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:i_p_refckp_0} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:i_p_refckp_0} {PAP_IO_LOC} {AA11}
define_attribute {p:i_p_refckp_0} {PAP_IO_UNUSED} {TRUE}
create_clock -name {i_p_refckn_0}          [get_ports {i_p_refckn_0              }] -period {8.00  } -waveform {0 4.0}
create_clock -name {i_p_refckp_0}          [get_ports {i_p_refckp_0              }] -period {8.00  } -waveform {0 4.0}
#DAC
define_attribute {p:da_clk} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_clk} {PAP_IO_LOC} {AA23}
define_attribute {p:da_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_clk} {PAP_IO_DRIVE} {8}
define_attribute {p:da_clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_clk} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[7]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[7]} {PAP_IO_LOC} {W20}
define_attribute {p:da_data[7]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[7]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[7]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[7]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[7]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[6]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[6]} {PAP_IO_LOC} {Y20}
define_attribute {p:da_data[6]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[6]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[6]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[6]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[6]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[5]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[5]} {PAP_IO_LOC} {W21}
define_attribute {p:da_data[5]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[5]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[5]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[5]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[5]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[4]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[4]} {PAP_IO_LOC} {Y21}
define_attribute {p:da_data[4]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[4]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[4]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[4]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[4]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[3]} {PAP_IO_LOC} {V23}
define_attribute {p:da_data[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[3]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[3]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[2]} {PAP_IO_LOC} {W23}
define_attribute {p:da_data[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[2]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[2]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[1]} {PAP_IO_LOC} {AB24}
define_attribute {p:da_data[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[1]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[1]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:da_data[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:da_data[0]} {PAP_IO_LOC} {AC24}
define_attribute {p:da_data[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:da_data[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:da_data[0]} {PAP_IO_DRIVE} {8}
define_attribute {p:da_data[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:da_data[0]} {PAP_IO_SLEW} {SLOW}
#ADC
define_attribute {p:ad_clk} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:ad_clk} {PAP_IO_LOC} {W19}
define_attribute {p:ad_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_clk} {PAP_IO_DRIVE} {8}
define_attribute {p:ad_clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_clk} {PAP_IO_SLEW} {FAST}
define_attribute {p:ad_data[7]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[7]} {PAP_IO_LOC} {T15}
define_attribute {p:ad_data[7]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[7]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[7]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[6]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[6]} {PAP_IO_LOC} {T14}
define_attribute {p:ad_data[6]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[6]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[6]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[5]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[5]} {PAP_IO_LOC} {U16}
define_attribute {p:ad_data[5]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[5]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[5]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[4]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[4]} {PAP_IO_LOC} {U15}
define_attribute {p:ad_data[4]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[4]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[4]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[3]} {PAP_IO_LOC} {V14}
define_attribute {p:ad_data[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[2]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[2]} {PAP_IO_LOC} {U14}
define_attribute {p:ad_data[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[1]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[1]} {PAP_IO_LOC} {G16}
define_attribute {p:ad_data[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:ad_data[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:ad_data[0]} {PAP_IO_LOC} {H16}
define_attribute {p:ad_data[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ad_data[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ad_data[0]} {PAP_IO_NONE} {TRUE}

define_attribute {p:btn[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:btn[0]} {PAP_IO_LOC} {P26}
define_attribute {p:btn[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:btn[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:btn[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:btn[1]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:btn[1]} {PAP_IO_LOC} {R26}
define_attribute {p:btn[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:btn[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:btn[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:btn[2]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:btn[2]} {PAP_IO_LOC} {K25}
define_attribute {p:btn[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:btn[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:btn[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:btn[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:btn[3]} {PAP_IO_LOC} {K26}
define_attribute {p:btn[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:btn[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:btn[3]} {PAP_IO_NONE} {TRUE}

#TCK TDI TMS TDO
define_attribute {p:tck} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:tck} {PAP_IO_LOC} {A19}
define_attribute {p:tck} {PAP_IO_VCCIO} {3.3}
define_attribute {p:tck} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:tck} {PAP_IO_DRIVE} {4}
define_attribute {p:tck} {PAP_IO_PULLUP} {TRUE}
define_attribute {p:tck} {PAP_IO_SLEW} {FAST}
define_attribute {p:tdi} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:tdi} {PAP_IO_LOC} {A18}
define_attribute {p:tdi} {PAP_IO_VCCIO} {3.3}
define_attribute {p:tdi} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:tdi} {PAP_IO_DRIVE} {4}
define_attribute {p:tdi} {PAP_IO_PULLUP} {TRUE}
define_attribute {p:tdi} {PAP_IO_SLEW} {FAST}
define_attribute {p:tms} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:tms} {PAP_IO_LOC} {B19}
define_attribute {p:tms} {PAP_IO_VCCIO} {3.3}
define_attribute {p:tms} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:tms} {PAP_IO_DRIVE} {4}
define_attribute {p:tms} {PAP_IO_PULLUP} {TRUE}
define_attribute {p:tms} {PAP_IO_SLEW} {FAST}
define_attribute {p:tdo} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:tdo} {PAP_IO_LOC} {A17}
define_attribute {p:tdo} {PAP_IO_VCCIO} {3.3}
define_attribute {p:tdo} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:tdo} {PAP_IO_PULLUP} {TRUE}

#FLASH

# define_attribute {p:spi_clk} {PAP_IO_DIRECTION} {OUTPUT}
# define_attribute {p:spi_clk} {PAP_IO_LOC} {H13}
# define_attribute {p:spi_clk} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:spi_clk} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:spi_clk} {PAP_IO_DRIVE} {12}
# define_attribute {p:spi_clk} {PAP_IO_SLEW} {SLOW}

define_attribute {p:spi_cs} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:spi_cs} {PAP_IO_LOC} {P18}
define_attribute {p:spi_cs} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_cs} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_cs} {PAP_IO_DRIVE} {12}
define_attribute {p:spi_cs} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_cs} {PAP_IO_SLEW} {SLOW}

define_attribute {p:spi_dq0} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:spi_dq0} {PAP_IO_LOC} {R14}
define_attribute {p:spi_dq0} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_dq0} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_dq0} {PAP_IO_DRIVE} {12}
define_attribute {p:spi_dq0} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_dq0} {PAP_IO_SLEW} {SLOW}

define_attribute {p:spi_dq1} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:spi_dq1} {PAP_IO_LOC} {R15}
define_attribute {p:spi_dq1} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_dq1} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_dq1} {PAP_IO_NONE} {TRUE}

#LED
###==== BEGIN Io Table
define_attribute {p:led4[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led4[3]} {PAP_IO_LOC} {N24}
define_attribute {p:led4[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led4[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led4[3]} {PAP_IO_DRIVE} {4}
define_attribute {p:led4[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led4[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led4[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led4[2]} {PAP_IO_LOC} {U26}
define_attribute {p:led4[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led4[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led4[2]} {PAP_IO_DRIVE} {4}
define_attribute {p:led4[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led4[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led4[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led4[1]} {PAP_IO_LOC} {N23}
define_attribute {p:led4[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led4[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led4[1]} {PAP_IO_DRIVE} {4}
define_attribute {p:led4[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led4[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led4[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led4[0]} {PAP_IO_LOC} {U25}
define_attribute {p:led4[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led4[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led4[0]} {PAP_IO_DRIVE} {4}
define_attribute {p:led4[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led4[0]} {PAP_IO_SLEW} {FAST}

define_attribute {p:led8[7]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[7]} {PAP_IO_LOC} {V26}
define_attribute {p:led8[7]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[7]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[7]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[7]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[7]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[6]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[6]} {PAP_IO_LOC} {W26}
define_attribute {p:led8[6]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[6]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[6]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[6]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[6]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[5]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[5]} {PAP_IO_LOC} {AB26}
define_attribute {p:led8[5]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[5]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[5]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[5]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[5]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[4]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[4]} {PAP_IO_LOC} {AC26}
define_attribute {p:led8[4]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[4]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[4]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[4]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[4]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[3]} {PAP_IO_LOC} {W25}
define_attribute {p:led8[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[3]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[2]} {PAP_IO_LOC} {Y26}
define_attribute {p:led8[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[2]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[1]} {PAP_IO_LOC} {V24}
define_attribute {p:led8[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[1]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:led8[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led8[0]} {PAP_IO_LOC} {W24}
define_attribute {p:led8[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:led8[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:led8[0]} {PAP_IO_DRIVE} {4}
define_attribute {p:led8[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:led8[0]} {PAP_IO_SLEW} {FAST}

#lab_fpga_power_on
define_attribute {p:lab_fpga_power_on} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:lab_fpga_power_on} {PAP_IO_LOC} {C18}
define_attribute {p:lab_fpga_power_on} {PAP_IO_VCCIO} {3.3}
define_attribute {p:lab_fpga_power_on} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:lab_fpga_power_on} {PAP_IO_DRIVE} {12}
define_attribute {p:lab_fpga_power_on} {PAP_IO_NONE} {TRUE}
define_attribute {p:lab_fpga_power_on} {PAP_IO_SLEW} {SLOW}

#MATRIX_KEY
define_attribute {p:matrix_col[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:matrix_col[3]} {PAP_IO_LOC} {C24}
define_attribute {p:matrix_col[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_col[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_col[3]} {PAP_IO_DRIVE} {12}
define_attribute {p:matrix_col[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_col[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:matrix_col[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:matrix_col[2]} {PAP_IO_LOC} {A23}
define_attribute {p:matrix_col[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_col[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_col[2]} {PAP_IO_DRIVE} {12}
define_attribute {p:matrix_col[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_col[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:matrix_col[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:matrix_col[1]} {PAP_IO_LOC} {E21}
define_attribute {p:matrix_col[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_col[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_col[1]} {PAP_IO_DRIVE} {12}
define_attribute {p:matrix_col[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_col[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:matrix_col[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:matrix_col[0]} {PAP_IO_LOC} {E20}
define_attribute {p:matrix_col[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_col[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_col[0]} {PAP_IO_DRIVE} {12}
define_attribute {p:matrix_col[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_col[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:matrix_row[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:matrix_row[3]} {PAP_IO_LOC} {D20}
define_attribute {p:matrix_row[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_row[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_row[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_row[2]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:matrix_row[2]} {PAP_IO_LOC} {D21}
define_attribute {p:matrix_row[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_row[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_row[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_row[1]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:matrix_row[1]} {PAP_IO_LOC} {A24}
define_attribute {p:matrix_row[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_row[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_row[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:matrix_row[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:matrix_row[0]} {PAP_IO_LOC} {B24}
define_attribute {p:matrix_row[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:matrix_row[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:matrix_row[0]} {PAP_IO_NONE} {TRUE}
#ETH
###==== BEGIN Io Table
define_attribute {p:rgmii_txd[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txd[3]} {PAP_IO_LOC} {R21}
define_attribute {p:rgmii_txd[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[3]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[3]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_txd[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txd[2]} {PAP_IO_LOC} {R20}
define_attribute {p:rgmii_txd[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[2]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[2]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_txd[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txd[1]} {PAP_IO_LOC} {P24}
define_attribute {p:rgmii_txd[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[1]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[1]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_txd[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txd[0]} {PAP_IO_LOC} {G11}
define_attribute {p:rgmii_txd[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[0]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[0]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_LOC} {G18}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_rxd[2]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxd[2]} {PAP_IO_LOC} {P25}
define_attribute {p:rgmii_rxd[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxd[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxd[2]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_rxd[1]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxd[1]} {PAP_IO_LOC} {P16}
define_attribute {p:rgmii_rxd[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxd[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxd[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_rxd[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxd[0]} {PAP_IO_LOC} {P15}
define_attribute {p:rgmii_rxd[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxd[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxd[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:eth_rst_n} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:eth_rst_n} {PAP_IO_LOC} {P20}
define_attribute {p:eth_rst_n} {PAP_IO_VCCIO} {3.3}
define_attribute {p:eth_rst_n} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:eth_rst_n} {PAP_IO_DRIVE} {12}
define_attribute {p:eth_rst_n} {PAP_IO_NONE} {TRUE}
define_attribute {p:eth_rst_n} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_LOC} {C10}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_txc} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txc} {PAP_IO_LOC} {D10}
define_attribute {p:rgmii_txc} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txc} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txc} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txc} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txc} {PAP_IO_SLEW} {SLOW}
define_attribute {p:rgmii_rx_ctl} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rx_ctl} {PAP_IO_LOC} {T22}
define_attribute {p:rgmii_rx_ctl} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rx_ctl} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rx_ctl} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_rxc} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxc} {PAP_IO_LOC} {R22}
define_attribute {p:rgmii_rxc} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxc} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxc} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[1]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:rgmii_txd[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txd[0]} {PAP_IO_LOC} {P23}
define_attribute {p:rgmii_txd[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txd[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txd[0]} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txd[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txd[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_LOC} {R25}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_rxd[3]} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_LOC} {R23}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_tx_ctl} {PAP_IO_SLEW} {FAST}
define_attribute {p:rgmii_txc} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:rgmii_txc} {PAP_IO_LOC} {T23}
define_attribute {p:rgmii_txc} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rgmii_txc} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rgmii_txc} {PAP_IO_DRIVE} {12}
define_attribute {p:rgmii_txc} {PAP_IO_NONE} {TRUE}
define_attribute {p:rgmii_txc} {PAP_IO_SLEW} {FAST}
#DDR
###==== BEGIN Io Table
define_attribute {p:mem_dq[0]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[0]} {PAP_IO_LOC} {G5}
define_attribute {p:mem_dq[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[0]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[0]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[0]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[10]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[10]} {PAP_IO_LOC} {U9}
define_attribute {p:mem_dq[10]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[10]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[10]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[10]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[10]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[10]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[10]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[11]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[11]} {PAP_IO_LOC} {V7}
define_attribute {p:mem_dq[11]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[11]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[11]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[11]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[11]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[11]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[11]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[12]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[12]} {PAP_IO_LOC} {U7}
define_attribute {p:mem_dq[12]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[12]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[12]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[12]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[12]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[12]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[12]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[12]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[13]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[13]} {PAP_IO_LOC} {V6}
define_attribute {p:mem_dq[13]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[13]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[13]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[13]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[13]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[13]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[13]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[13]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[14]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[14]} {PAP_IO_LOC} {H9}
define_attribute {p:mem_dq[14]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[14]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[14]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[14]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[14]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[14]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[14]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[14]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[15]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[15]} {PAP_IO_LOC} {V5}
define_attribute {p:mem_dq[15]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[15]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[15]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[15]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[15]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[15]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[15]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[15]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[1]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[1]} {PAP_IO_LOC} {T6}
define_attribute {p:mem_dq[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[1]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[1]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[1]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[2]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[2]} {PAP_IO_LOC} {G4}
define_attribute {p:mem_dq[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[2]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[2]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[2]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[2]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[2]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[3]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[3]} {PAP_IO_LOC} {R9}
define_attribute {p:mem_dq[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[3]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[3]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[3]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[3]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[3]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[4]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[4]} {PAP_IO_LOC} {T9}
define_attribute {p:mem_dq[4]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[4]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[4]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[4]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[4]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[4]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[4]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[4]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[5]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[5]} {PAP_IO_LOC} {J6}
define_attribute {p:mem_dq[5]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[5]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[5]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[5]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[5]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[5]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[5]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[5]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[6]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[6]} {PAP_IO_LOC} {N5}
define_attribute {p:mem_dq[6]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[6]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[6]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[6]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[6]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[6]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[6]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[6]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[7]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[7]} {PAP_IO_LOC} {J5}
define_attribute {p:mem_dq[7]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[7]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[7]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[7]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[7]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[7]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[7]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[7]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[8]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[8]} {PAP_IO_LOC} {H6}
define_attribute {p:mem_dq[8]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[8]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[8]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[8]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[8]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[8]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[8]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[8]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[9]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dq[9]} {PAP_IO_LOC} {V9}
define_attribute {p:mem_dq[9]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[9]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[9]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[9]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dq[9]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[9]} {PAP_IO_VREF_MODE} {IN}
define_attribute {p:mem_dq[9]} {PAP_IO_VREF_MODE_VALUE} {0.5}
define_attribute {p:mem_dq[9]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs[0]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dqs[0]} {PAP_IO_LOC} {J4}
define_attribute {p:mem_dqs[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs[0]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dqs[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs[0]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs[1]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dqs[1]} {PAP_IO_LOC} {U8}
define_attribute {p:mem_dqs[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs[1]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dqs[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs[1]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_LOC} {H4}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_DIRECTION} {Inout}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_LOC} {V8}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_a[0]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[0]} {PAP_IO_LOC} {T2}
define_attribute {p:mem_a[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[0]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[10]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[10]} {PAP_IO_LOC} {R1}
define_attribute {p:mem_a[10]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[10]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[10]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[10]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[10]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[11]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[11]} {PAP_IO_LOC} {L1}
define_attribute {p:mem_a[11]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[11]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[11]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[11]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[11]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[12]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[12]} {PAP_IO_LOC} {R2}
define_attribute {p:mem_a[12]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[12]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[12]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[12]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[12]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[13]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[13]} {PAP_IO_LOC} {T3}
define_attribute {p:mem_a[13]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[13]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[13]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[13]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[13]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[14]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[14]} {PAP_IO_LOC} {J2}
define_attribute {p:mem_a[14]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[14]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[14]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[14]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[14]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[1]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[1]} {PAP_IO_LOC} {M3}
define_attribute {p:mem_a[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[2]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[2]} {PAP_IO_LOC} {P2}
define_attribute {p:mem_a[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[2]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[2]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[3]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[3]} {PAP_IO_LOC} {L3}
define_attribute {p:mem_a[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[3]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[3]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[4]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[4]} {PAP_IO_LOC} {P6}
define_attribute {p:mem_a[4]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[4]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[4]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[4]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[4]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[5]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[5]} {PAP_IO_LOC} {L2}
define_attribute {p:mem_a[5]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[5]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[5]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[5]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[5]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[6]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[6]} {PAP_IO_LOC} {T4}
define_attribute {p:mem_a[6]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[6]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[6]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[6]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[6]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[7]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[7]} {PAP_IO_LOC} {K1}
define_attribute {p:mem_a[7]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[7]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[7]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[7]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[7]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[8]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[8]} {PAP_IO_LOC} {K4}
define_attribute {p:mem_a[8]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[8]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[8]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[8]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[8]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[9]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_a[9]} {PAP_IO_LOC} {K2}
define_attribute {p:mem_a[9]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[9]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[9]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[9]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_a[9]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ba[0]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ba[0]} {PAP_IO_LOC} {M1}
define_attribute {p:mem_ba[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ba[0]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_ba[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ba[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ba[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ba[1]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ba[1]} {PAP_IO_LOC} {P4}
define_attribute {p:mem_ba[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ba[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_ba[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ba[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ba[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ba[2]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ba[2]} {PAP_IO_LOC} {N4}
define_attribute {p:mem_ba[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ba[2]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_ba[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ba[2]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ba[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_cas_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_cas_n} {PAP_IO_LOC} {T1}
define_attribute {p:mem_cas_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_cas_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_cas_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_cas_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_cas_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_cke} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_cke} {PAP_IO_LOC} {U1}
define_attribute {p:mem_cke} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_cke} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_cke} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_cke} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_cke} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_cs_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_cs_n} {PAP_IO_LOC} {M2}
define_attribute {p:mem_cs_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_cs_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_cs_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_cs_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_cs_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ck} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ck} {PAP_IO_LOC} {U3}
define_attribute {p:mem_ck} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ck} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_ck} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ck} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ck} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ck_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ck_n} {PAP_IO_LOC} {V3}
define_attribute {p:mem_ck_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ck_n} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_ck_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ck_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ck_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dm[0]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_dm[0]} {PAP_IO_LOC} {K6}
define_attribute {p:mem_dm[0]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dm[0]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dm[0]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dm[0]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dm[0]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dm[1]} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_dm[1]} {PAP_IO_LOC} {D6}
define_attribute {p:mem_dm[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dm[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dm[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dm[1]} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_dm[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_odt} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_odt} {PAP_IO_LOC} {V2}
define_attribute {p:mem_odt} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_odt} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_odt} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_odt} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_odt} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ras_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_ras_n} {PAP_IO_LOC} {N2}
define_attribute {p:mem_ras_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ras_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_ras_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ras_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_ras_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_rst_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_rst_n} {PAP_IO_LOC} {J1}
define_attribute {p:mem_rst_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_rst_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_rst_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_rst_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_rst_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_we_n} {PAP_IO_DIRECTION} {Output}
define_attribute {p:mem_we_n} {PAP_IO_LOC} {V1}
define_attribute {p:mem_we_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_we_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_we_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_we_n} {PAP_IO_DRIVE} {7.5}
define_attribute {p:mem_we_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[31]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[31]} {PAP_IO_LOC} {C2}
define_attribute {p:mem_dq[31]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[31]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[31]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[31]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[31]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[30]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[30]} {PAP_IO_LOC} {G2}
define_attribute {p:mem_dq[30]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[30]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[30]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[30]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[30]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[29]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[29]} {PAP_IO_LOC} {A2}
define_attribute {p:mem_dq[29]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[29]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[29]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[29]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[29]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[28]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[28]} {PAP_IO_LOC} {F2}
define_attribute {p:mem_dq[28]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[28]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[28]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[28]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[28]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[27]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[27]} {PAP_IO_LOC} {A3}
define_attribute {p:mem_dq[27]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[27]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[27]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[27]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[27]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[26]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[26]} {PAP_IO_LOC} {G1}
define_attribute {p:mem_dq[26]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[26]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[26]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[26]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[26]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[25]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[25]} {PAP_IO_LOC} {D1}
define_attribute {p:mem_dq[25]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[25]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[25]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[25]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[25]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[24]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[24]} {PAP_IO_LOC} {E1}
define_attribute {p:mem_dq[24]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[24]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[24]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[24]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[24]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[23]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[23]} {PAP_IO_LOC} {D3}
define_attribute {p:mem_dq[23]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[23]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[23]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[23]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[23]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[22]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[22]} {PAP_IO_LOC} {B4}
define_attribute {p:mem_dq[22]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[22]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[22]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[22]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[22]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[21]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[21]} {PAP_IO_LOC} {D4}
define_attribute {p:mem_dq[21]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[21]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[21]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[21]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[21]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[20]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[20]} {PAP_IO_LOC} {A4}
define_attribute {p:mem_dq[20]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[20]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[20]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[20]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[20]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[19]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[19]} {PAP_IO_LOC} {E5}
define_attribute {p:mem_dq[19]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[19]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[19]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[19]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[19]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[18]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[18]} {PAP_IO_LOC} {C4}
define_attribute {p:mem_dq[18]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[18]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[18]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[18]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[18]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[17]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[17]} {PAP_IO_LOC} {E3}
define_attribute {p:mem_dq[17]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[17]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[17]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[17]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[17]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[16]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[16]} {PAP_IO_LOC} {C3}
define_attribute {p:mem_dq[16]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[16]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[16]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[16]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[16]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[15]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[15]} {PAP_IO_LOC} {F8}
define_attribute {p:mem_dq[15]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[15]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[15]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[15]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[15]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[14]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[13]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[13]} {PAP_IO_LOC} {G6}
define_attribute {p:mem_dq[13]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[13]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[13]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[13]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[13]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[12]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[12]} {PAP_IO_LOC} {G8}
define_attribute {p:mem_dq[12]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[12]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[12]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[12]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[12]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[11]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[11]} {PAP_IO_LOC} {F7}
define_attribute {p:mem_dq[11]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[11]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[11]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[11]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[11]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[10]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[10]} {PAP_IO_LOC} {H8}
define_attribute {p:mem_dq[10]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[10]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[10]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[10]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[10]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[9]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[9]} {PAP_IO_LOC} {E6}
define_attribute {p:mem_dq[9]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[9]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[9]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[9]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[9]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[8]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[7]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[6]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[6]} {PAP_IO_LOC} {F4}
define_attribute {p:mem_dq[6]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[6]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[6]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[6]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[6]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[5]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[4]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[4]} {PAP_IO_LOC} {F5}
define_attribute {p:mem_dq[4]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[4]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[4]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[4]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[4]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[3]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[3]} {PAP_IO_LOC} {L8}
define_attribute {p:mem_dq[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[3]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[3]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[1]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dq[1]} {PAP_IO_LOC} {K7}
define_attribute {p:mem_dq[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dq[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dq[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dq[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dq[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs[3]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs[3]} {PAP_IO_LOC} {C1}
define_attribute {p:mem_dqs[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs[3]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs[3]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs[2]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs[2]} {PAP_IO_LOC} {B5}
define_attribute {p:mem_dqs[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs[2]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs[1]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs[1]} {PAP_IO_LOC} {H7}
define_attribute {p:mem_dqs[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs[1]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_LOC} {B1}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_LOC} {A5}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_LOC} {G7}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[14]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_a[14]} {PAP_IO_LOC} {U6}
define_attribute {p:mem_a[14]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[14]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[14]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[14]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[14]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[13]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[12]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[11]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_a[11]} {PAP_IO_LOC} {U5}
define_attribute {p:mem_a[11]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[11]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[11]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[11]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[11]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[10]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[9]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[8]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_a[8]} {PAP_IO_LOC} {T5}
define_attribute {p:mem_a[8]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[8]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[8]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[8]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[8]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[7]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[6]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[5]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[4]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[3]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_a[2]} {PAP_IO_LOC} {U2}
define_attribute {p:mem_a[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[2]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_a[1]} {PAP_IO_LOC} {R5}
define_attribute {p:mem_a[1]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_a[1]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_a[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_a[1]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_a[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_a[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ba[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ba[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ba[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dm[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_dm[3]} {PAP_IO_LOC} {E2}
define_attribute {p:mem_dm[3]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dm[3]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dm[3]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dm[3]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dm[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dm[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_dm[2]} {PAP_IO_LOC} {F3}
define_attribute {p:mem_dm[2]} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_dm[2]} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_dm[2]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dm[2]} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_dm[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dm[1]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_dm[0]} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_cas_n} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_cas_n} {PAP_IO_LOC} {N3}
define_attribute {p:mem_cas_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_cas_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_cas_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_cas_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_cas_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_cke} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_cs_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ck} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_ck} {PAP_IO_LOC} {R7}
define_attribute {p:mem_ck} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ck} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_ck} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ck} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ck} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ck_n} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_ck_n} {PAP_IO_LOC} {R6}
define_attribute {p:mem_ck_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_ck_n} {PAP_IO_STANDARD} {SSTL15D_I}
define_attribute {p:mem_ck_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_ck_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_ck_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_odt} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_odt} {PAP_IO_LOC} {N1}
define_attribute {p:mem_odt} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_odt} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_odt} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_odt} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_odt} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_ras_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_rst_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_we_n} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:mem_we_n} {PAP_IO_LOC} {P1}
define_attribute {p:mem_we_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:mem_we_n} {PAP_IO_STANDARD} {SSTL15_I}
define_attribute {p:mem_we_n} {PAP_IO_DRIVE} {8.9}
define_attribute {p:mem_we_n} {PAP_IO_UNUSED} {TRUE}
define_attribute {p:mem_we_n} {PAP_IO_SLEW} {FAST}
define_attribute {p:mem_dq[31]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[31]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[31]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[30]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[30]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[30]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[29]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[29]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[29]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[28]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[28]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[28]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[27]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[27]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[27]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[26]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[26]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[26]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[25]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[25]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[25]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[24]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[24]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[24]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[23]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[23]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[23]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[22]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[22]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[22]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[21]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[21]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[21]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[20]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[20]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[20]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[19]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[19]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[19]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[18]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[18]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[18]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[17]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[17]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[17]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[16]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[16]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[16]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[15]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[15]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[14]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[14]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[13]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[13]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[12]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[12]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[11]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[11]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[11]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dq[10]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[10]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[9]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[9]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[8]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[8]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[7]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[7]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[6]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[6]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[5]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[5]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[4]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[4]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[3]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[3]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[2]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[2]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[1]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[1]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[0]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dq[0]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs[3]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs[3]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs[3]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs[2]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs[2]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs[2]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs[1]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs[1]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs[0]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs[0]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_DDR_TERM_MODE} {ON}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_VREF_MODE} {EXTERNAL}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_VREF_MODE_VALUE} {VREF0}
define_attribute {p:mem_dq[31]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[30]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[29]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[28]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[27]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[26]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[25]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[24]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[23]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[22]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[21]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[20]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[19]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[18]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[17]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[16]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[15]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[14]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[13]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[12]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[11]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[10]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[9]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[8]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[7]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[6]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[5]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[4]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[3]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[2]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[1]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dq[0]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs[3]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs[2]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs[1]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs[0]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs_n[3]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs_n[2]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs_n[1]} {PAP_IO_CP_DYN_TERM} {ON}
define_attribute {p:mem_dqs_n[0]} {PAP_IO_CP_DYN_TERM} {ON}

define_attribute {p:scl_eeprom} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:scl_eeprom} {PAP_IO_LOC} {P19}
define_attribute {p:scl_eeprom} {PAP_IO_VCCIO} {3.3}
define_attribute {p:scl_eeprom} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:scl_eeprom} {PAP_IO_DRIVE} {12}
define_attribute {p:scl_eeprom} {PAP_IO_NONE} {TRUE}
define_attribute {p:scl_eeprom} {PAP_IO_SLEW} {FAST}

define_attribute {p:sda_eeprom} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:sda_eeprom} {PAP_IO_LOC} {N19}
define_attribute {p:sda_eeprom} {PAP_IO_VCCIO} {3.3}
define_attribute {p:sda_eeprom} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:sda_eeprom} {PAP_IO_DRIVE} {12}
define_attribute {p:sda_eeprom} {PAP_IO_NONE} {TRUE}
define_attribute {p:sda_eeprom} {PAP_IO_SLEW} {FAST}

define_attribute {p:scl_camera} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:scl_camera} {PAP_IO_LOC} {V17}
define_attribute {p:scl_camera} {PAP_IO_VCCIO} {3.3}
define_attribute {p:scl_camera} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:scl_camera} {PAP_IO_DRIVE} {12}
define_attribute {p:scl_camera} {PAP_IO_NONE} {TRUE}
define_attribute {p:scl_camera} {PAP_IO_SLEW} {FAST}

define_attribute {p:sda_camera} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:sda_camera} {PAP_IO_LOC} {V16}
define_attribute {p:sda_camera} {PAP_IO_VCCIO} {3.3}
define_attribute {p:sda_camera} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:sda_camera} {PAP_IO_DRIVE} {12}
define_attribute {p:sda_camera} {PAP_IO_NONE} {TRUE}
define_attribute {p:sda_camera} {PAP_IO_SLEW} {FAST}

# define_attribute {p:digital_in[7]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[7]} {PAP_IO_LOC} {A22}
# define_attribute {p:digital_in[7]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[7]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[7]} {PAP_IO_UNUSED} {TRUE}
# define_attribute {p:digital_in[6]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[6]} {PAP_IO_LOC} {B21}
# define_attribute {p:digital_in[6]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[6]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[6]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[5]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[5]} {PAP_IO_LOC} {A20}
# define_attribute {p:digital_in[5]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[5]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[5]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[4]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[4]} {PAP_IO_LOC} {C19}
# define_attribute {p:digital_in[4]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[4]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[4]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[3]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[3]} {PAP_IO_LOC} {C21}
# define_attribute {p:digital_in[3]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[3]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[3]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[2]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[2]} {PAP_IO_LOC} {B20}
# define_attribute {p:digital_in[2]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[2]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[2]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[1]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[1]} {PAP_IO_LOC} {D19}
# define_attribute {p:digital_in[1]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[1]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[1]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:digital_in[0]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:digital_in[0]} {PAP_IO_LOC} {D18}
# define_attribute {p:digital_in[0]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:digital_in[0]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:digital_in[0]} {PAP_IO_NONE} {TRUE}

# define_attribute {p:CCD_DATA[7]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[7]} {PAP_IO_LOC} {T17}
# define_attribute {p:CCD_DATA[7]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[7]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[7]} {PAP_IO_UNUSED} {TRUE}
# define_attribute {p:CCD_DATA[6]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[6]} {PAP_IO_LOC} {T18}
# define_attribute {p:CCD_DATA[6]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[6]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[6]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[5]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[5]} {PAP_IO_LOC} {U20}
# define_attribute {p:CCD_DATA[5]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[5]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[5]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[4]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[4]} {PAP_IO_LOC} {T20}
# define_attribute {p:CCD_DATA[4]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[4]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[4]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[3]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[3]} {PAP_IO_LOC} {Y23}
# define_attribute {p:CCD_DATA[3]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[3]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[3]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[2]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[2]} {PAP_IO_LOC} {Y22}
# define_attribute {p:CCD_DATA[2]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[2]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[2]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[1]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[1]} {PAP_IO_LOC} {W18}
# define_attribute {p:CCD_DATA[1]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[1]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[1]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_DATA[0]} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_DATA[0]} {PAP_IO_LOC} {V18}
# define_attribute {p:CCD_DATA[0]} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_DATA[0]} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_DATA[0]} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_PDN} {PAP_IO_DIRECTION} {OUTPUT}
# define_attribute {p:CCD_PDN} {PAP_IO_LOC} {AA25}
# define_attribute {p:CCD_PDN} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_PDN} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_PDN} {PAP_IO_DRIVE} {4}
# define_attribute {p:CCD_PDN} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_PDN} {PAP_IO_SLEW} {FAST}
# define_attribute {p:CCD_RSTN} {PAP_IO_DIRECTION} {OUTPUT}
# define_attribute {p:CCD_RSTN} {PAP_IO_LOC} {Y25}
# define_attribute {p:CCD_RSTN} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_RSTN} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_RSTN} {PAP_IO_DRIVE} {4}
# define_attribute {p:CCD_RSTN} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_RSTN} {PAP_IO_SLEW} {FAST}
# define_attribute {p:CCD_HSYNC} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_HSYNC} {PAP_IO_LOC} {V21}
# define_attribute {p:CCD_HSYNC} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_HSYNC} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_HSYNC} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_PCLK} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_PCLK} {PAP_IO_LOC} {U19}
# define_attribute {p:CCD_PCLK} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_PCLK} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_PCLK} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_VSYNC} {PAP_IO_DIRECTION} {INPUT}
# define_attribute {p:CCD_VSYNC} {PAP_IO_LOC} {U21}
# define_attribute {p:CCD_VSYNC} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_VSYNC} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_VSYNC} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_CLKIN} {PAP_IO_DIRECTION} {OUTPUT}
# define_attribute {p:CCD_CLKIN} {PAP_IO_LOC} {T19}
# define_attribute {p:CCD_CLKIN} {PAP_IO_VCCIO} {3.3}
# define_attribute {p:CCD_CLKIN} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:CCD_CLKIN} {PAP_IO_DRIVE} {4}
# define_attribute {p:CCD_CLKIN} {PAP_IO_NONE} {TRUE}
# define_attribute {p:CCD_CLKIN} {PAP_IO_SLEW} {FAST}

define_attribute {p:hdmi_in_rgb[23]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[23]} {PAP_IO_LOC} {G19}
define_attribute {p:hdmi_in_rgb[23]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[23]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[22]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[22]} {PAP_IO_LOC} {F20}
define_attribute {p:hdmi_in_rgb[22]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[22]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[21]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[21]} {PAP_IO_LOC} {D23}
define_attribute {p:hdmi_in_rgb[21]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[21]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[20]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[20]} {PAP_IO_LOC} {D24}
define_attribute {p:hdmi_in_rgb[20]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[20]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[19]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[19]} {PAP_IO_LOC} {F23}
define_attribute {p:hdmi_in_rgb[19]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[19]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[18]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[18]} {PAP_IO_LOC} {E23}
define_attribute {p:hdmi_in_rgb[18]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[18]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[17]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[17]} {PAP_IO_LOC} {F22}
define_attribute {p:hdmi_in_rgb[17]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[17]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[16]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[16]} {PAP_IO_LOC} {G22}
define_attribute {p:hdmi_in_rgb[16]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[16]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[15]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[15]} {PAP_IO_LOC} {G21}
define_attribute {p:hdmi_in_rgb[15]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[15]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[14]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[14]} {PAP_IO_LOC} {G20}
define_attribute {p:hdmi_in_rgb[14]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[14]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[13]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[13]} {PAP_IO_LOC} {H22}
define_attribute {p:hdmi_in_rgb[13]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[13]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[12]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[12]} {PAP_IO_LOC} {H21}
define_attribute {p:hdmi_in_rgb[12]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[12]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[11]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[11]} {PAP_IO_LOC} {J19}
define_attribute {p:hdmi_in_rgb[11]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[11]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[10]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[10]} {PAP_IO_LOC} {H19}
define_attribute {p:hdmi_in_rgb[10]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[10]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[9]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[9]} {PAP_IO_LOC} {J18}
define_attribute {p:hdmi_in_rgb[9]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[9]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[8]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[8]} {PAP_IO_LOC} {H18}
define_attribute {p:hdmi_in_rgb[8]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[8]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[7]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[7]} {PAP_IO_LOC} {J21}
define_attribute {p:hdmi_in_rgb[7]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[7]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[6]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[6]} {PAP_IO_LOC} {K21}
define_attribute {p:hdmi_in_rgb[6]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[6]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[5]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[5]} {PAP_IO_LOC} {K20}
define_attribute {p:hdmi_in_rgb[5]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[5]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[4]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[4]} {PAP_IO_LOC} {J20}
define_attribute {p:hdmi_in_rgb[4]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[4]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[3]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[3]} {PAP_IO_LOC} {J16}
define_attribute {p:hdmi_in_rgb[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[2]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[2]} {PAP_IO_LOC} {K15}
define_attribute {p:hdmi_in_rgb[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[1]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[1]} {PAP_IO_LOC} {J14}
define_attribute {p:hdmi_in_rgb[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rgb[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_rgb[0]} {PAP_IO_LOC} {J15}
define_attribute {p:hdmi_in_rgb[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rgb[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rstn} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_in_rstn} {PAP_IO_LOC} {K18}
define_attribute {p:hdmi_in_rstn} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_rstn} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_rstn} {PAP_IO_DRIVE} {4}
define_attribute {p:hdmi_in_rstn} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_in_clk} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_clk} {PAP_IO_LOC} {M16}
define_attribute {p:hdmi_in_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_de} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_de} {PAP_IO_LOC} {M17}
define_attribute {p:hdmi_in_de} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_de} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_hsync} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_hsync} {PAP_IO_LOC} {N21}
define_attribute {p:hdmi_in_hsync} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_hsync} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_in_vsync} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hdmi_in_vsync} {PAP_IO_LOC} {N22}
define_attribute {p:hdmi_in_vsync} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_in_vsync} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_clk} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_clk} {PAP_IO_LOC} {K16}
define_attribute {p:hdmi_out_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_clk} {PAP_IO_DRIVE} {12}
define_attribute {p:hdmi_out_clk} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_de} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_de} {PAP_IO_LOC} {K17}
define_attribute {p:hdmi_out_de} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_de} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_de} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_de} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_hsync} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_hsync} {PAP_IO_LOC} {L17}
define_attribute {p:hdmi_out_hsync} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_hsync} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_hsync} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_hsync} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rstn} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rstn} {PAP_IO_LOC} {L19}
define_attribute {p:hdmi_out_rstn} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rstn} {PAP_IO_STANDARD} {LVCMOS33}
# define_attribute {p:hdmi_out_rstn} {PAP_IO_DRIVE} {4}
# define_attribute {p:hdmi_out_rstn} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_vsync} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_vsync} {PAP_IO_LOC} {L18}
define_attribute {p:hdmi_out_vsync} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_vsync} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_vsync} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_vsync} {PAP_IO_SLEW} {FAST}
define_attribute {p:ddc_sda} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:ddc_sda} {PAP_IO_LOC} {L23}
define_attribute {p:ddc_sda} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ddc_sda} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ddc_sda} {PAP_IO_DRIVE} {4}
define_attribute {p:ddc_sda} {PAP_IO_SLEW} {FAST}
define_attribute {p:ddc_scl} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:ddc_scl} {PAP_IO_LOC} {L22}
define_attribute {p:ddc_scl} {PAP_IO_VCCIO} {3.3}
define_attribute {p:ddc_scl} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:ddc_scl} {PAP_IO_DRIVE} {4}
define_attribute {p:ddc_scl} {PAP_IO_SLEW} {FAST}

define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_LOC} {A25}
define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[23]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_LOC} {B25}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[22]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_LOC} {B26}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[21]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_LOC} {C26}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[20]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_LOC} {D25}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[19]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_LOC} {E25}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[18]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_LOC} {D26}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[17]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_LOC} {E26}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[16]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_LOC} {F24}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[15]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_LOC} {G24}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[14]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_LOC} {G26}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[13]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_LOC} {H26}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[12]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_LOC} {J25}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[11]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_LOC} {J26}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[10]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_LOC} {H24}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[9]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_LOC} {J24}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[8]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_LOC} {H23}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[7]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_LOC} {J23}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[6]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_LOC} {K23}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[5]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_LOC} {K22}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[4]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_LOC} {M15}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[3]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_LOC} {L15}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[2]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_LOC} {M14}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[1]} {PAP_IO_SLEW} {FAST}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_LOC} {L14}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_DRIVE} {8}
define_attribute {p:hdmi_out_rgb[0]} {PAP_IO_SLEW} {FAST}