// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        buf_V_49_load_1,
        buf_V_48_load_1,
        buf_V_47_load_1,
        buf_V_46_load_1,
        buf_V_45_load_1,
        buf_V_44_load_1,
        buf_V_43_load_1,
        buf_V_42_load_1,
        buf_V_41_load_1,
        buf_V_40_load_1,
        buf_V_39_load_1,
        buf_V_38_load_1,
        buf_V_37_load_1,
        buf_V_36_load_1,
        buf_V_35_load_1,
        buf_V_34_load_1,
        buf_V_33_load_1,
        buf_V_32_load_1,
        buf_V_31_load_1,
        buf_V_30_load_1,
        buf_V_29_load_1,
        buf_V_28_load_1,
        buf_V_27_load_1,
        buf_V_26_load_1,
        buf_V_25_load_1,
        buf_V_24_load_1,
        buf_V_23_load_1,
        buf_V_22_load_1,
        buf_V_21_load_1,
        buf_V_20_load_1,
        buf_V_19_load_1,
        buf_V_18_load_1,
        buf_V_17_load_1,
        buf_V_16_load_1,
        buf_V_15_load_1,
        buf_V_14_load_1,
        buf_V_13_load_1,
        buf_V_12_load_1,
        buf_V_11_load_1,
        buf_V_10_load_1,
        buf_V_9_load_1,
        buf_V_8_load_1,
        buf_V_7_load_1,
        buf_V_6_load_1,
        buf_V_5_load_1,
        buf_V_4_load_1,
        buf_V_3_load_1,
        buf_V_2_load_1,
        buf_V_1_load_1,
        buf_V_load_1,
        buf_V_49_address0,
        buf_V_49_ce0,
        buf_V_49_we0,
        buf_V_49_d0,
        zext_ln156,
        buf_V_48_address0,
        buf_V_48_ce0,
        buf_V_48_we0,
        buf_V_48_d0,
        buf_V_47_address0,
        buf_V_47_ce0,
        buf_V_47_we0,
        buf_V_47_d0,
        buf_V_46_address0,
        buf_V_46_ce0,
        buf_V_46_we0,
        buf_V_46_d0,
        buf_V_45_address0,
        buf_V_45_ce0,
        buf_V_45_we0,
        buf_V_45_d0,
        buf_V_44_address0,
        buf_V_44_ce0,
        buf_V_44_we0,
        buf_V_44_d0,
        buf_V_43_address0,
        buf_V_43_ce0,
        buf_V_43_we0,
        buf_V_43_d0,
        buf_V_42_address0,
        buf_V_42_ce0,
        buf_V_42_we0,
        buf_V_42_d0,
        buf_V_41_address0,
        buf_V_41_ce0,
        buf_V_41_we0,
        buf_V_41_d0,
        buf_V_40_address0,
        buf_V_40_ce0,
        buf_V_40_we0,
        buf_V_40_d0,
        buf_V_39_address0,
        buf_V_39_ce0,
        buf_V_39_we0,
        buf_V_39_d0,
        buf_V_38_address0,
        buf_V_38_ce0,
        buf_V_38_we0,
        buf_V_38_d0,
        buf_V_37_address0,
        buf_V_37_ce0,
        buf_V_37_we0,
        buf_V_37_d0,
        buf_V_36_address0,
        buf_V_36_ce0,
        buf_V_36_we0,
        buf_V_36_d0,
        buf_V_35_address0,
        buf_V_35_ce0,
        buf_V_35_we0,
        buf_V_35_d0,
        buf_V_34_address0,
        buf_V_34_ce0,
        buf_V_34_we0,
        buf_V_34_d0,
        buf_V_33_address0,
        buf_V_33_ce0,
        buf_V_33_we0,
        buf_V_33_d0,
        buf_V_32_address0,
        buf_V_32_ce0,
        buf_V_32_we0,
        buf_V_32_d0,
        buf_V_31_address0,
        buf_V_31_ce0,
        buf_V_31_we0,
        buf_V_31_d0,
        buf_V_30_address0,
        buf_V_30_ce0,
        buf_V_30_we0,
        buf_V_30_d0,
        buf_V_29_address0,
        buf_V_29_ce0,
        buf_V_29_we0,
        buf_V_29_d0,
        buf_V_28_address0,
        buf_V_28_ce0,
        buf_V_28_we0,
        buf_V_28_d0,
        buf_V_27_address0,
        buf_V_27_ce0,
        buf_V_27_we0,
        buf_V_27_d0,
        buf_V_26_address0,
        buf_V_26_ce0,
        buf_V_26_we0,
        buf_V_26_d0,
        buf_V_25_address0,
        buf_V_25_ce0,
        buf_V_25_we0,
        buf_V_25_d0,
        buf_V_24_address0,
        buf_V_24_ce0,
        buf_V_24_we0,
        buf_V_24_d0,
        buf_V_23_address0,
        buf_V_23_ce0,
        buf_V_23_we0,
        buf_V_23_d0,
        buf_V_22_address0,
        buf_V_22_ce0,
        buf_V_22_we0,
        buf_V_22_d0,
        buf_V_21_address0,
        buf_V_21_ce0,
        buf_V_21_we0,
        buf_V_21_d0,
        buf_V_20_address0,
        buf_V_20_ce0,
        buf_V_20_we0,
        buf_V_20_d0,
        buf_V_19_address0,
        buf_V_19_ce0,
        buf_V_19_we0,
        buf_V_19_d0,
        buf_V_18_address0,
        buf_V_18_ce0,
        buf_V_18_we0,
        buf_V_18_d0,
        buf_V_17_address0,
        buf_V_17_ce0,
        buf_V_17_we0,
        buf_V_17_d0,
        buf_V_16_address0,
        buf_V_16_ce0,
        buf_V_16_we0,
        buf_V_16_d0,
        buf_V_15_address0,
        buf_V_15_ce0,
        buf_V_15_we0,
        buf_V_15_d0,
        buf_V_14_address0,
        buf_V_14_ce0,
        buf_V_14_we0,
        buf_V_14_d0,
        buf_V_13_address0,
        buf_V_13_ce0,
        buf_V_13_we0,
        buf_V_13_d0,
        buf_V_12_address0,
        buf_V_12_ce0,
        buf_V_12_we0,
        buf_V_12_d0,
        buf_V_11_address0,
        buf_V_11_ce0,
        buf_V_11_we0,
        buf_V_11_d0,
        buf_V_10_address0,
        buf_V_10_ce0,
        buf_V_10_we0,
        buf_V_10_d0,
        buf_V_9_address0,
        buf_V_9_ce0,
        buf_V_9_we0,
        buf_V_9_d0,
        buf_V_8_address0,
        buf_V_8_ce0,
        buf_V_8_we0,
        buf_V_8_d0,
        buf_V_7_address0,
        buf_V_7_ce0,
        buf_V_7_we0,
        buf_V_7_d0,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_we0,
        buf_V_6_d0,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_we0,
        buf_V_5_d0,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_we0,
        buf_V_4_d0,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_we0,
        buf_V_3_d0,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_we0,
        buf_V_2_d0,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_we0,
        buf_V_1_d0,
        buf_V_address0,
        buf_V_ce0,
        buf_V_we0,
        buf_V_d0,
        in0_V_TDATA,
        in0_V_TREADY
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input  [7:0] buf_V_49_load_1;
input  [7:0] buf_V_48_load_1;
input  [7:0] buf_V_47_load_1;
input  [7:0] buf_V_46_load_1;
input  [7:0] buf_V_45_load_1;
input  [7:0] buf_V_44_load_1;
input  [7:0] buf_V_43_load_1;
input  [7:0] buf_V_42_load_1;
input  [7:0] buf_V_41_load_1;
input  [7:0] buf_V_40_load_1;
input  [7:0] buf_V_39_load_1;
input  [7:0] buf_V_38_load_1;
input  [7:0] buf_V_37_load_1;
input  [7:0] buf_V_36_load_1;
input  [7:0] buf_V_35_load_1;
input  [7:0] buf_V_34_load_1;
input  [7:0] buf_V_33_load_1;
input  [7:0] buf_V_32_load_1;
input  [7:0] buf_V_31_load_1;
input  [7:0] buf_V_30_load_1;
input  [7:0] buf_V_29_load_1;
input  [7:0] buf_V_28_load_1;
input  [7:0] buf_V_27_load_1;
input  [7:0] buf_V_26_load_1;
input  [7:0] buf_V_25_load_1;
input  [7:0] buf_V_24_load_1;
input  [7:0] buf_V_23_load_1;
input  [7:0] buf_V_22_load_1;
input  [7:0] buf_V_21_load_1;
input  [7:0] buf_V_20_load_1;
input  [7:0] buf_V_19_load_1;
input  [7:0] buf_V_18_load_1;
input  [7:0] buf_V_17_load_1;
input  [7:0] buf_V_16_load_1;
input  [7:0] buf_V_15_load_1;
input  [7:0] buf_V_14_load_1;
input  [7:0] buf_V_13_load_1;
input  [7:0] buf_V_12_load_1;
input  [7:0] buf_V_11_load_1;
input  [7:0] buf_V_10_load_1;
input  [7:0] buf_V_9_load_1;
input  [7:0] buf_V_8_load_1;
input  [7:0] buf_V_7_load_1;
input  [7:0] buf_V_6_load_1;
input  [7:0] buf_V_5_load_1;
input  [7:0] buf_V_4_load_1;
input  [7:0] buf_V_3_load_1;
input  [7:0] buf_V_2_load_1;
input  [7:0] buf_V_1_load_1;
input  [7:0] buf_V_load_1;
output  [2:0] buf_V_49_address0;
output   buf_V_49_ce0;
output   buf_V_49_we0;
output  [7:0] buf_V_49_d0;
input  [2:0] zext_ln156;
output  [2:0] buf_V_48_address0;
output   buf_V_48_ce0;
output   buf_V_48_we0;
output  [7:0] buf_V_48_d0;
output  [2:0] buf_V_47_address0;
output   buf_V_47_ce0;
output   buf_V_47_we0;
output  [7:0] buf_V_47_d0;
output  [2:0] buf_V_46_address0;
output   buf_V_46_ce0;
output   buf_V_46_we0;
output  [7:0] buf_V_46_d0;
output  [2:0] buf_V_45_address0;
output   buf_V_45_ce0;
output   buf_V_45_we0;
output  [7:0] buf_V_45_d0;
output  [2:0] buf_V_44_address0;
output   buf_V_44_ce0;
output   buf_V_44_we0;
output  [7:0] buf_V_44_d0;
output  [2:0] buf_V_43_address0;
output   buf_V_43_ce0;
output   buf_V_43_we0;
output  [7:0] buf_V_43_d0;
output  [2:0] buf_V_42_address0;
output   buf_V_42_ce0;
output   buf_V_42_we0;
output  [7:0] buf_V_42_d0;
output  [2:0] buf_V_41_address0;
output   buf_V_41_ce0;
output   buf_V_41_we0;
output  [7:0] buf_V_41_d0;
output  [2:0] buf_V_40_address0;
output   buf_V_40_ce0;
output   buf_V_40_we0;
output  [7:0] buf_V_40_d0;
output  [2:0] buf_V_39_address0;
output   buf_V_39_ce0;
output   buf_V_39_we0;
output  [7:0] buf_V_39_d0;
output  [2:0] buf_V_38_address0;
output   buf_V_38_ce0;
output   buf_V_38_we0;
output  [7:0] buf_V_38_d0;
output  [2:0] buf_V_37_address0;
output   buf_V_37_ce0;
output   buf_V_37_we0;
output  [7:0] buf_V_37_d0;
output  [2:0] buf_V_36_address0;
output   buf_V_36_ce0;
output   buf_V_36_we0;
output  [7:0] buf_V_36_d0;
output  [2:0] buf_V_35_address0;
output   buf_V_35_ce0;
output   buf_V_35_we0;
output  [7:0] buf_V_35_d0;
output  [2:0] buf_V_34_address0;
output   buf_V_34_ce0;
output   buf_V_34_we0;
output  [7:0] buf_V_34_d0;
output  [2:0] buf_V_33_address0;
output   buf_V_33_ce0;
output   buf_V_33_we0;
output  [7:0] buf_V_33_d0;
output  [2:0] buf_V_32_address0;
output   buf_V_32_ce0;
output   buf_V_32_we0;
output  [7:0] buf_V_32_d0;
output  [2:0] buf_V_31_address0;
output   buf_V_31_ce0;
output   buf_V_31_we0;
output  [7:0] buf_V_31_d0;
output  [2:0] buf_V_30_address0;
output   buf_V_30_ce0;
output   buf_V_30_we0;
output  [7:0] buf_V_30_d0;
output  [2:0] buf_V_29_address0;
output   buf_V_29_ce0;
output   buf_V_29_we0;
output  [7:0] buf_V_29_d0;
output  [2:0] buf_V_28_address0;
output   buf_V_28_ce0;
output   buf_V_28_we0;
output  [7:0] buf_V_28_d0;
output  [2:0] buf_V_27_address0;
output   buf_V_27_ce0;
output   buf_V_27_we0;
output  [7:0] buf_V_27_d0;
output  [2:0] buf_V_26_address0;
output   buf_V_26_ce0;
output   buf_V_26_we0;
output  [7:0] buf_V_26_d0;
output  [2:0] buf_V_25_address0;
output   buf_V_25_ce0;
output   buf_V_25_we0;
output  [7:0] buf_V_25_d0;
output  [2:0] buf_V_24_address0;
output   buf_V_24_ce0;
output   buf_V_24_we0;
output  [7:0] buf_V_24_d0;
output  [2:0] buf_V_23_address0;
output   buf_V_23_ce0;
output   buf_V_23_we0;
output  [7:0] buf_V_23_d0;
output  [2:0] buf_V_22_address0;
output   buf_V_22_ce0;
output   buf_V_22_we0;
output  [7:0] buf_V_22_d0;
output  [2:0] buf_V_21_address0;
output   buf_V_21_ce0;
output   buf_V_21_we0;
output  [7:0] buf_V_21_d0;
output  [2:0] buf_V_20_address0;
output   buf_V_20_ce0;
output   buf_V_20_we0;
output  [7:0] buf_V_20_d0;
output  [2:0] buf_V_19_address0;
output   buf_V_19_ce0;
output   buf_V_19_we0;
output  [7:0] buf_V_19_d0;
output  [2:0] buf_V_18_address0;
output   buf_V_18_ce0;
output   buf_V_18_we0;
output  [7:0] buf_V_18_d0;
output  [2:0] buf_V_17_address0;
output   buf_V_17_ce0;
output   buf_V_17_we0;
output  [7:0] buf_V_17_d0;
output  [2:0] buf_V_16_address0;
output   buf_V_16_ce0;
output   buf_V_16_we0;
output  [7:0] buf_V_16_d0;
output  [2:0] buf_V_15_address0;
output   buf_V_15_ce0;
output   buf_V_15_we0;
output  [7:0] buf_V_15_d0;
output  [2:0] buf_V_14_address0;
output   buf_V_14_ce0;
output   buf_V_14_we0;
output  [7:0] buf_V_14_d0;
output  [2:0] buf_V_13_address0;
output   buf_V_13_ce0;
output   buf_V_13_we0;
output  [7:0] buf_V_13_d0;
output  [2:0] buf_V_12_address0;
output   buf_V_12_ce0;
output   buf_V_12_we0;
output  [7:0] buf_V_12_d0;
output  [2:0] buf_V_11_address0;
output   buf_V_11_ce0;
output   buf_V_11_we0;
output  [7:0] buf_V_11_d0;
output  [2:0] buf_V_10_address0;
output   buf_V_10_ce0;
output   buf_V_10_we0;
output  [7:0] buf_V_10_d0;
output  [2:0] buf_V_9_address0;
output   buf_V_9_ce0;
output   buf_V_9_we0;
output  [7:0] buf_V_9_d0;
output  [2:0] buf_V_8_address0;
output   buf_V_8_ce0;
output   buf_V_8_we0;
output  [7:0] buf_V_8_d0;
output  [2:0] buf_V_7_address0;
output   buf_V_7_ce0;
output   buf_V_7_we0;
output  [7:0] buf_V_7_d0;
output  [2:0] buf_V_6_address0;
output   buf_V_6_ce0;
output   buf_V_6_we0;
output  [7:0] buf_V_6_d0;
output  [2:0] buf_V_5_address0;
output   buf_V_5_ce0;
output   buf_V_5_we0;
output  [7:0] buf_V_5_d0;
output  [2:0] buf_V_4_address0;
output   buf_V_4_ce0;
output   buf_V_4_we0;
output  [7:0] buf_V_4_d0;
output  [2:0] buf_V_3_address0;
output   buf_V_3_ce0;
output   buf_V_3_we0;
output  [7:0] buf_V_3_d0;
output  [2:0] buf_V_2_address0;
output   buf_V_2_ce0;
output   buf_V_2_we0;
output  [7:0] buf_V_2_d0;
output  [2:0] buf_V_1_address0;
output   buf_V_1_ce0;
output   buf_V_1_we0;
output  [7:0] buf_V_1_d0;
output  [2:0] buf_V_address0;
output   buf_V_ce0;
output   buf_V_we0;
output  [7:0] buf_V_d0;
input  [399:0] in0_V_TDATA;
output   in0_V_TREADY;

reg ap_idle;
reg buf_V_49_ce0;
reg buf_V_49_we0;
reg buf_V_48_ce0;
reg buf_V_48_we0;
reg buf_V_47_ce0;
reg buf_V_47_we0;
reg buf_V_46_ce0;
reg buf_V_46_we0;
reg buf_V_45_ce0;
reg buf_V_45_we0;
reg buf_V_44_ce0;
reg buf_V_44_we0;
reg buf_V_43_ce0;
reg buf_V_43_we0;
reg buf_V_42_ce0;
reg buf_V_42_we0;
reg buf_V_41_ce0;
reg buf_V_41_we0;
reg buf_V_40_ce0;
reg buf_V_40_we0;
reg buf_V_39_ce0;
reg buf_V_39_we0;
reg buf_V_38_ce0;
reg buf_V_38_we0;
reg buf_V_37_ce0;
reg buf_V_37_we0;
reg buf_V_36_ce0;
reg buf_V_36_we0;
reg buf_V_35_ce0;
reg buf_V_35_we0;
reg buf_V_34_ce0;
reg buf_V_34_we0;
reg buf_V_33_ce0;
reg buf_V_33_we0;
reg buf_V_32_ce0;
reg buf_V_32_we0;
reg buf_V_31_ce0;
reg buf_V_31_we0;
reg buf_V_30_ce0;
reg buf_V_30_we0;
reg buf_V_29_ce0;
reg buf_V_29_we0;
reg buf_V_28_ce0;
reg buf_V_28_we0;
reg buf_V_27_ce0;
reg buf_V_27_we0;
reg buf_V_26_ce0;
reg buf_V_26_we0;
reg buf_V_25_ce0;
reg buf_V_25_we0;
reg buf_V_24_ce0;
reg buf_V_24_we0;
reg buf_V_23_ce0;
reg buf_V_23_we0;
reg buf_V_22_ce0;
reg buf_V_22_we0;
reg buf_V_21_ce0;
reg buf_V_21_we0;
reg buf_V_20_ce0;
reg buf_V_20_we0;
reg buf_V_19_ce0;
reg buf_V_19_we0;
reg buf_V_18_ce0;
reg buf_V_18_we0;
reg buf_V_17_ce0;
reg buf_V_17_we0;
reg buf_V_16_ce0;
reg buf_V_16_we0;
reg buf_V_15_ce0;
reg buf_V_15_we0;
reg buf_V_14_ce0;
reg buf_V_14_we0;
reg buf_V_13_ce0;
reg buf_V_13_we0;
reg buf_V_12_ce0;
reg buf_V_12_we0;
reg buf_V_11_ce0;
reg buf_V_11_we0;
reg buf_V_10_ce0;
reg buf_V_10_we0;
reg buf_V_9_ce0;
reg buf_V_9_we0;
reg buf_V_8_ce0;
reg buf_V_8_we0;
reg buf_V_7_ce0;
reg buf_V_7_we0;
reg buf_V_6_ce0;
reg buf_V_6_we0;
reg buf_V_5_ce0;
reg buf_V_5_we0;
reg buf_V_4_ce0;
reg buf_V_4_we0;
reg buf_V_3_ce0;
reg buf_V_3_we0;
reg buf_V_2_ce0;
reg buf_V_2_we0;
reg buf_V_1_ce0;
reg buf_V_1_we0;
reg buf_V_ce0;
reg buf_V_we0;
reg in0_V_TREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln158_fu_1920_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
wire   [63:0] zext_ln156_cast_fu_1608_p1;
reg   [1:0] kx_fu_442;
wire   [1:0] kx_2_fu_1926_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_kx_1;
reg   [7:0] oldMax_V_fu_446;
wire   [7:0] select_ln167_fu_2092_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_load;
reg   [7:0] oldMax_V_1_fu_450;
wire   [7:0] select_ln167_1_fu_2117_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_1_load;
reg   [7:0] oldMax_V_2_fu_454;
wire   [7:0] select_ln167_2_fu_2142_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_2_load;
reg   [7:0] oldMax_V_3_fu_458;
wire   [7:0] select_ln167_3_fu_2167_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_3_load;
reg   [7:0] oldMax_V_4_fu_462;
wire   [7:0] select_ln167_4_fu_2192_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_4_load;
reg   [7:0] oldMax_V_5_fu_466;
wire   [7:0] select_ln167_5_fu_2217_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_5_load;
reg   [7:0] oldMax_V_6_fu_470;
wire   [7:0] select_ln167_6_fu_2242_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_6_load;
reg   [7:0] oldMax_V_7_fu_474;
wire   [7:0] select_ln167_7_fu_2267_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_7_load;
reg   [7:0] oldMax_V_8_fu_478;
wire   [7:0] select_ln167_8_fu_2292_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_8_load;
reg   [7:0] oldMax_V_9_fu_482;
wire   [7:0] select_ln167_9_fu_2317_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_9_load;
reg   [7:0] oldMax_V_10_fu_486;
wire   [7:0] select_ln167_10_fu_2342_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_10_load;
reg   [7:0] oldMax_V_11_fu_490;
wire   [7:0] select_ln167_11_fu_2367_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_11_load;
reg   [7:0] oldMax_V_12_fu_494;
wire   [7:0] select_ln167_12_fu_2392_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_12_load;
reg   [7:0] oldMax_V_13_fu_498;
wire   [7:0] select_ln167_13_fu_2417_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_13_load;
reg   [7:0] oldMax_V_14_fu_502;
wire   [7:0] select_ln167_14_fu_2442_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_14_load;
reg   [7:0] oldMax_V_15_fu_506;
wire   [7:0] select_ln167_15_fu_2467_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_15_load;
reg   [7:0] oldMax_V_16_fu_510;
wire   [7:0] select_ln167_16_fu_2492_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_16_load;
reg   [7:0] oldMax_V_17_fu_514;
wire   [7:0] select_ln167_17_fu_2517_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_17_load;
reg   [7:0] oldMax_V_18_fu_518;
wire   [7:0] select_ln167_18_fu_2542_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_18_load;
reg   [7:0] oldMax_V_19_fu_522;
wire   [7:0] select_ln167_19_fu_2567_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_19_load;
reg   [7:0] oldMax_V_20_fu_526;
wire   [7:0] select_ln167_20_fu_2592_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_20_load;
reg   [7:0] oldMax_V_21_fu_530;
wire   [7:0] select_ln167_21_fu_2617_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_21_load;
reg   [7:0] oldMax_V_22_fu_534;
wire   [7:0] select_ln167_22_fu_2642_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_22_load;
reg   [7:0] oldMax_V_23_fu_538;
wire   [7:0] select_ln167_23_fu_2667_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_23_load;
reg   [7:0] oldMax_V_24_fu_542;
wire   [7:0] select_ln167_24_fu_2692_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_24_load;
reg   [7:0] oldMax_V_25_fu_546;
wire   [7:0] select_ln167_25_fu_2717_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_25_load;
reg   [7:0] oldMax_V_26_fu_550;
wire   [7:0] select_ln167_26_fu_2742_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_26_load;
reg   [7:0] oldMax_V_27_fu_554;
wire   [7:0] select_ln167_27_fu_2767_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_27_load;
reg   [7:0] oldMax_V_28_fu_558;
wire   [7:0] select_ln167_28_fu_2792_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_28_load;
reg   [7:0] oldMax_V_29_fu_562;
wire   [7:0] select_ln167_29_fu_2817_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_29_load;
reg   [7:0] oldMax_V_30_fu_566;
wire   [7:0] select_ln167_30_fu_2842_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_30_load;
reg   [7:0] oldMax_V_31_fu_570;
wire   [7:0] select_ln167_31_fu_2867_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_31_load;
reg   [7:0] oldMax_V_32_fu_574;
wire   [7:0] select_ln167_32_fu_2892_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_32_load;
reg   [7:0] oldMax_V_33_fu_578;
wire   [7:0] select_ln167_33_fu_2917_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_33_load;
reg   [7:0] oldMax_V_34_fu_582;
wire   [7:0] select_ln167_34_fu_2942_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_34_load;
reg   [7:0] oldMax_V_35_fu_586;
wire   [7:0] select_ln167_35_fu_2967_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_35_load;
reg   [7:0] oldMax_V_36_fu_590;
wire   [7:0] select_ln167_36_fu_2992_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_36_load;
reg   [7:0] oldMax_V_37_fu_594;
wire   [7:0] select_ln167_37_fu_3017_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_37_load;
reg   [7:0] oldMax_V_38_fu_598;
wire   [7:0] select_ln167_38_fu_3042_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_38_load;
reg   [7:0] oldMax_V_39_fu_602;
wire   [7:0] select_ln167_39_fu_3067_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_39_load;
reg   [7:0] oldMax_V_40_fu_606;
wire   [7:0] select_ln167_40_fu_3092_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_40_load;
reg   [7:0] oldMax_V_41_fu_610;
wire   [7:0] select_ln167_41_fu_3117_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_41_load;
reg   [7:0] oldMax_V_42_fu_614;
wire   [7:0] select_ln167_42_fu_3142_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_42_load;
reg   [7:0] oldMax_V_43_fu_618;
wire   [7:0] select_ln167_43_fu_3167_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_43_load;
reg   [7:0] oldMax_V_44_fu_622;
wire   [7:0] select_ln167_44_fu_3192_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_44_load;
reg   [7:0] oldMax_V_45_fu_626;
wire   [7:0] select_ln167_45_fu_3217_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_45_load;
reg   [7:0] oldMax_V_46_fu_630;
wire   [7:0] select_ln167_46_fu_3242_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_46_load;
reg   [7:0] oldMax_V_47_fu_634;
wire   [7:0] select_ln167_47_fu_3267_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_47_load;
reg   [7:0] oldMax_V_48_fu_638;
wire   [7:0] select_ln167_48_fu_3292_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_48_load;
reg   [7:0] oldMax_V_49_fu_642;
wire   [7:0] select_ln167_49_fu_3317_p3;
reg   [7:0] ap_sig_allocacmp_oldMax_V_49_load;
wire   [0:0] icmp_ln158_1_fu_3326_p2;
wire   [7:0] channeldata_V_fu_2082_p1;
wire   [0:0] icmp_ln1035_fu_2086_p2;
wire   [7:0] channeldata_V_1_fu_2101_p4;
wire   [0:0] icmp_ln1035_1_fu_2111_p2;
wire   [7:0] channeldata_V_2_fu_2126_p4;
wire   [0:0] icmp_ln1035_2_fu_2136_p2;
wire   [7:0] channeldata_V_3_fu_2151_p4;
wire   [0:0] icmp_ln1035_3_fu_2161_p2;
wire   [7:0] channeldata_V_4_fu_2176_p4;
wire   [0:0] icmp_ln1035_4_fu_2186_p2;
wire   [7:0] channeldata_V_5_fu_2201_p4;
wire   [0:0] icmp_ln1035_5_fu_2211_p2;
wire   [7:0] channeldata_V_6_fu_2226_p4;
wire   [0:0] icmp_ln1035_6_fu_2236_p2;
wire   [7:0] channeldata_V_7_fu_2251_p4;
wire   [0:0] icmp_ln1035_7_fu_2261_p2;
wire   [7:0] channeldata_V_8_fu_2276_p4;
wire   [0:0] icmp_ln1035_8_fu_2286_p2;
wire   [7:0] channeldata_V_9_fu_2301_p4;
wire   [0:0] icmp_ln1035_9_fu_2311_p2;
wire   [7:0] channeldata_V_10_fu_2326_p4;
wire   [0:0] icmp_ln1035_10_fu_2336_p2;
wire   [7:0] channeldata_V_11_fu_2351_p4;
wire   [0:0] icmp_ln1035_11_fu_2361_p2;
wire   [7:0] channeldata_V_12_fu_2376_p4;
wire   [0:0] icmp_ln1035_12_fu_2386_p2;
wire   [7:0] channeldata_V_13_fu_2401_p4;
wire   [0:0] icmp_ln1035_13_fu_2411_p2;
wire   [7:0] channeldata_V_14_fu_2426_p4;
wire   [0:0] icmp_ln1035_14_fu_2436_p2;
wire   [7:0] channeldata_V_15_fu_2451_p4;
wire   [0:0] icmp_ln1035_15_fu_2461_p2;
wire   [7:0] channeldata_V_16_fu_2476_p4;
wire   [0:0] icmp_ln1035_16_fu_2486_p2;
wire   [7:0] channeldata_V_17_fu_2501_p4;
wire   [0:0] icmp_ln1035_17_fu_2511_p2;
wire   [7:0] channeldata_V_18_fu_2526_p4;
wire   [0:0] icmp_ln1035_18_fu_2536_p2;
wire   [7:0] channeldata_V_19_fu_2551_p4;
wire   [0:0] icmp_ln1035_19_fu_2561_p2;
wire   [7:0] channeldata_V_20_fu_2576_p4;
wire   [0:0] icmp_ln1035_20_fu_2586_p2;
wire   [7:0] channeldata_V_21_fu_2601_p4;
wire   [0:0] icmp_ln1035_21_fu_2611_p2;
wire   [7:0] channeldata_V_22_fu_2626_p4;
wire   [0:0] icmp_ln1035_22_fu_2636_p2;
wire   [7:0] channeldata_V_23_fu_2651_p4;
wire   [0:0] icmp_ln1035_23_fu_2661_p2;
wire   [7:0] channeldata_V_24_fu_2676_p4;
wire   [0:0] icmp_ln1035_24_fu_2686_p2;
wire   [7:0] channeldata_V_25_fu_2701_p4;
wire   [0:0] icmp_ln1035_25_fu_2711_p2;
wire   [7:0] channeldata_V_26_fu_2726_p4;
wire   [0:0] icmp_ln1035_26_fu_2736_p2;
wire   [7:0] channeldata_V_27_fu_2751_p4;
wire   [0:0] icmp_ln1035_27_fu_2761_p2;
wire   [7:0] channeldata_V_28_fu_2776_p4;
wire   [0:0] icmp_ln1035_28_fu_2786_p2;
wire   [7:0] channeldata_V_29_fu_2801_p4;
wire   [0:0] icmp_ln1035_29_fu_2811_p2;
wire   [7:0] channeldata_V_30_fu_2826_p4;
wire   [0:0] icmp_ln1035_30_fu_2836_p2;
wire   [7:0] channeldata_V_31_fu_2851_p4;
wire   [0:0] icmp_ln1035_31_fu_2861_p2;
wire   [7:0] channeldata_V_32_fu_2876_p4;
wire   [0:0] icmp_ln1035_32_fu_2886_p2;
wire   [7:0] channeldata_V_33_fu_2901_p4;
wire   [0:0] icmp_ln1035_33_fu_2911_p2;
wire   [7:0] channeldata_V_34_fu_2926_p4;
wire   [0:0] icmp_ln1035_34_fu_2936_p2;
wire   [7:0] channeldata_V_35_fu_2951_p4;
wire   [0:0] icmp_ln1035_35_fu_2961_p2;
wire   [7:0] channeldata_V_36_fu_2976_p4;
wire   [0:0] icmp_ln1035_36_fu_2986_p2;
wire   [7:0] channeldata_V_37_fu_3001_p4;
wire   [0:0] icmp_ln1035_37_fu_3011_p2;
wire   [7:0] channeldata_V_38_fu_3026_p4;
wire   [0:0] icmp_ln1035_38_fu_3036_p2;
wire   [7:0] channeldata_V_39_fu_3051_p4;
wire   [0:0] icmp_ln1035_39_fu_3061_p2;
wire   [7:0] channeldata_V_40_fu_3076_p4;
wire   [0:0] icmp_ln1035_40_fu_3086_p2;
wire   [7:0] channeldata_V_41_fu_3101_p4;
wire   [0:0] icmp_ln1035_41_fu_3111_p2;
wire   [7:0] channeldata_V_42_fu_3126_p4;
wire   [0:0] icmp_ln1035_42_fu_3136_p2;
wire   [7:0] channeldata_V_43_fu_3151_p4;
wire   [0:0] icmp_ln1035_43_fu_3161_p2;
wire   [7:0] channeldata_V_44_fu_3176_p4;
wire   [0:0] icmp_ln1035_44_fu_3186_p2;
wire   [7:0] channeldata_V_45_fu_3201_p4;
wire   [0:0] icmp_ln1035_45_fu_3211_p2;
wire   [7:0] channeldata_V_46_fu_3226_p4;
wire   [0:0] icmp_ln1035_46_fu_3236_p2;
wire   [7:0] channeldata_V_47_fu_3251_p4;
wire   [0:0] icmp_ln1035_47_fu_3261_p2;
wire   [7:0] channeldata_V_48_fu_3276_p4;
wire   [0:0] icmp_ln1035_48_fu_3286_p2;
wire   [7:0] channeldata_V_49_fu_3301_p4;
wire   [0:0] icmp_ln1035_49_fu_3311_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
reg    ap_condition_1593;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            kx_fu_442 <= kx_2_fu_1926_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            kx_fu_442 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_10_fu_486 <= select_ln167_10_fu_2342_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_10_fu_486 <= buf_V_10_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_11_fu_490 <= select_ln167_11_fu_2367_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_11_fu_490 <= buf_V_11_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_12_fu_494 <= select_ln167_12_fu_2392_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_12_fu_494 <= buf_V_12_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_13_fu_498 <= select_ln167_13_fu_2417_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_13_fu_498 <= buf_V_13_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_14_fu_502 <= select_ln167_14_fu_2442_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_14_fu_502 <= buf_V_14_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_15_fu_506 <= select_ln167_15_fu_2467_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_15_fu_506 <= buf_V_15_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_16_fu_510 <= select_ln167_16_fu_2492_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_16_fu_510 <= buf_V_16_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_17_fu_514 <= select_ln167_17_fu_2517_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_17_fu_514 <= buf_V_17_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_18_fu_518 <= select_ln167_18_fu_2542_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_18_fu_518 <= buf_V_18_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_19_fu_522 <= select_ln167_19_fu_2567_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_19_fu_522 <= buf_V_19_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_1_fu_450 <= select_ln167_1_fu_2117_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_1_fu_450 <= buf_V_1_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_20_fu_526 <= select_ln167_20_fu_2592_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_20_fu_526 <= buf_V_20_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_21_fu_530 <= select_ln167_21_fu_2617_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_21_fu_530 <= buf_V_21_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_22_fu_534 <= select_ln167_22_fu_2642_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_22_fu_534 <= buf_V_22_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_23_fu_538 <= select_ln167_23_fu_2667_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_23_fu_538 <= buf_V_23_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_24_fu_542 <= select_ln167_24_fu_2692_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_24_fu_542 <= buf_V_24_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_25_fu_546 <= select_ln167_25_fu_2717_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_25_fu_546 <= buf_V_25_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_26_fu_550 <= select_ln167_26_fu_2742_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_26_fu_550 <= buf_V_26_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_27_fu_554 <= select_ln167_27_fu_2767_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_27_fu_554 <= buf_V_27_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_28_fu_558 <= select_ln167_28_fu_2792_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_28_fu_558 <= buf_V_28_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_29_fu_562 <= select_ln167_29_fu_2817_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_29_fu_562 <= buf_V_29_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_2_fu_454 <= select_ln167_2_fu_2142_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_2_fu_454 <= buf_V_2_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_30_fu_566 <= select_ln167_30_fu_2842_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_30_fu_566 <= buf_V_30_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_31_fu_570 <= select_ln167_31_fu_2867_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_31_fu_570 <= buf_V_31_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_32_fu_574 <= select_ln167_32_fu_2892_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_32_fu_574 <= buf_V_32_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_33_fu_578 <= select_ln167_33_fu_2917_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_33_fu_578 <= buf_V_33_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_34_fu_582 <= select_ln167_34_fu_2942_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_34_fu_582 <= buf_V_34_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_35_fu_586 <= select_ln167_35_fu_2967_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_35_fu_586 <= buf_V_35_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_36_fu_590 <= select_ln167_36_fu_2992_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_36_fu_590 <= buf_V_36_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_37_fu_594 <= select_ln167_37_fu_3017_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_37_fu_594 <= buf_V_37_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_38_fu_598 <= select_ln167_38_fu_3042_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_38_fu_598 <= buf_V_38_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_39_fu_602 <= select_ln167_39_fu_3067_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_39_fu_602 <= buf_V_39_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_3_fu_458 <= select_ln167_3_fu_2167_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_3_fu_458 <= buf_V_3_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_40_fu_606 <= select_ln167_40_fu_3092_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_40_fu_606 <= buf_V_40_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_41_fu_610 <= select_ln167_41_fu_3117_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_41_fu_610 <= buf_V_41_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_42_fu_614 <= select_ln167_42_fu_3142_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_42_fu_614 <= buf_V_42_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_43_fu_618 <= select_ln167_43_fu_3167_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_43_fu_618 <= buf_V_43_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_44_fu_622 <= select_ln167_44_fu_3192_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_44_fu_622 <= buf_V_44_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_45_fu_626 <= select_ln167_45_fu_3217_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_45_fu_626 <= buf_V_45_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_46_fu_630 <= select_ln167_46_fu_3242_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_46_fu_630 <= buf_V_46_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_47_fu_634 <= select_ln167_47_fu_3267_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_47_fu_634 <= buf_V_47_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_48_fu_638 <= select_ln167_48_fu_3292_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_48_fu_638 <= buf_V_48_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_49_fu_642 <= select_ln167_49_fu_3317_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_49_fu_642 <= buf_V_49_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_4_fu_462 <= select_ln167_4_fu_2192_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_4_fu_462 <= buf_V_4_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_5_fu_466 <= select_ln167_5_fu_2217_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_5_fu_466 <= buf_V_5_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_6_fu_470 <= select_ln167_6_fu_2242_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_6_fu_470 <= buf_V_6_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_7_fu_474 <= select_ln167_7_fu_2267_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_7_fu_474 <= buf_V_7_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_8_fu_478 <= select_ln167_8_fu_2292_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_8_fu_478 <= buf_V_8_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_9_fu_482 <= select_ln167_9_fu_2317_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_9_fu_482 <= buf_V_9_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1593)) begin
        if ((icmp_ln158_fu_1920_p2 == 1'd0)) begin
            oldMax_V_fu_446 <= select_ln167_fu_2092_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_fu_446 <= buf_V_load_1;
        end
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_fu_1920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_kx_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_kx_1 = kx_fu_442;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_10_load = buf_V_10_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_10_load = oldMax_V_10_fu_486;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_11_load = buf_V_11_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_11_load = oldMax_V_11_fu_490;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_12_load = buf_V_12_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_12_load = oldMax_V_12_fu_494;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_13_load = buf_V_13_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_13_load = oldMax_V_13_fu_498;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_14_load = buf_V_14_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_14_load = oldMax_V_14_fu_502;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_15_load = buf_V_15_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_15_load = oldMax_V_15_fu_506;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_16_load = buf_V_16_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_16_load = oldMax_V_16_fu_510;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_17_load = buf_V_17_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_17_load = oldMax_V_17_fu_514;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_18_load = buf_V_18_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_18_load = oldMax_V_18_fu_518;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_19_load = buf_V_19_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_19_load = oldMax_V_19_fu_522;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_1_load = buf_V_1_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_1_load = oldMax_V_1_fu_450;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_20_load = buf_V_20_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_20_load = oldMax_V_20_fu_526;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_21_load = buf_V_21_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_21_load = oldMax_V_21_fu_530;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_22_load = buf_V_22_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_22_load = oldMax_V_22_fu_534;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_23_load = buf_V_23_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_23_load = oldMax_V_23_fu_538;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_24_load = buf_V_24_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_24_load = oldMax_V_24_fu_542;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_25_load = buf_V_25_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_25_load = oldMax_V_25_fu_546;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_26_load = buf_V_26_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_26_load = oldMax_V_26_fu_550;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_27_load = buf_V_27_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_27_load = oldMax_V_27_fu_554;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_28_load = buf_V_28_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_28_load = oldMax_V_28_fu_558;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_29_load = buf_V_29_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_29_load = oldMax_V_29_fu_562;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_2_load = buf_V_2_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_2_load = oldMax_V_2_fu_454;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_30_load = buf_V_30_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_30_load = oldMax_V_30_fu_566;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_31_load = buf_V_31_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_31_load = oldMax_V_31_fu_570;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_32_load = buf_V_32_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_32_load = oldMax_V_32_fu_574;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_33_load = buf_V_33_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_33_load = oldMax_V_33_fu_578;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_34_load = buf_V_34_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_34_load = oldMax_V_34_fu_582;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_35_load = buf_V_35_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_35_load = oldMax_V_35_fu_586;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_36_load = buf_V_36_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_36_load = oldMax_V_36_fu_590;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_37_load = buf_V_37_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_37_load = oldMax_V_37_fu_594;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_38_load = buf_V_38_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_38_load = oldMax_V_38_fu_598;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_39_load = buf_V_39_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_39_load = oldMax_V_39_fu_602;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_3_load = buf_V_3_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_3_load = oldMax_V_3_fu_458;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_40_load = buf_V_40_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_40_load = oldMax_V_40_fu_606;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_41_load = buf_V_41_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_41_load = oldMax_V_41_fu_610;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_42_load = buf_V_42_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_42_load = oldMax_V_42_fu_614;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_43_load = buf_V_43_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_43_load = oldMax_V_43_fu_618;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_44_load = buf_V_44_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_44_load = oldMax_V_44_fu_622;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_45_load = buf_V_45_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_45_load = oldMax_V_45_fu_626;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_46_load = buf_V_46_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_46_load = oldMax_V_46_fu_630;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_47_load = buf_V_47_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_47_load = oldMax_V_47_fu_634;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_48_load = buf_V_48_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_48_load = oldMax_V_48_fu_638;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_49_load = buf_V_49_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_49_load = oldMax_V_49_fu_642;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_4_load = buf_V_4_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_4_load = oldMax_V_4_fu_462;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_5_load = buf_V_5_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_5_load = oldMax_V_5_fu_466;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_6_load = buf_V_6_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_6_load = oldMax_V_6_fu_470;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_7_load = buf_V_7_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_7_load = oldMax_V_7_fu_474;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_8_load = buf_V_8_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_8_load = oldMax_V_8_fu_478;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_9_load = buf_V_9_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_9_load = oldMax_V_9_fu_482;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_load = buf_V_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_load = oldMax_V_fu_446;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_10_ce0 = 1'b1;
    end else begin
        buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_10_we0 = 1'b1;
    end else begin
        buf_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_11_ce0 = 1'b1;
    end else begin
        buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_11_we0 = 1'b1;
    end else begin
        buf_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_12_ce0 = 1'b1;
    end else begin
        buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_12_we0 = 1'b1;
    end else begin
        buf_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_13_ce0 = 1'b1;
    end else begin
        buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_13_we0 = 1'b1;
    end else begin
        buf_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_14_ce0 = 1'b1;
    end else begin
        buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_14_we0 = 1'b1;
    end else begin
        buf_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_15_ce0 = 1'b1;
    end else begin
        buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_15_we0 = 1'b1;
    end else begin
        buf_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_16_ce0 = 1'b1;
    end else begin
        buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_16_we0 = 1'b1;
    end else begin
        buf_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_17_ce0 = 1'b1;
    end else begin
        buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_17_we0 = 1'b1;
    end else begin
        buf_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_18_ce0 = 1'b1;
    end else begin
        buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_18_we0 = 1'b1;
    end else begin
        buf_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_19_ce0 = 1'b1;
    end else begin
        buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_19_we0 = 1'b1;
    end else begin
        buf_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_20_ce0 = 1'b1;
    end else begin
        buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_20_we0 = 1'b1;
    end else begin
        buf_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_21_ce0 = 1'b1;
    end else begin
        buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_21_we0 = 1'b1;
    end else begin
        buf_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_22_ce0 = 1'b1;
    end else begin
        buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_22_we0 = 1'b1;
    end else begin
        buf_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_23_ce0 = 1'b1;
    end else begin
        buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_23_we0 = 1'b1;
    end else begin
        buf_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_24_ce0 = 1'b1;
    end else begin
        buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_24_we0 = 1'b1;
    end else begin
        buf_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_25_ce0 = 1'b1;
    end else begin
        buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_25_we0 = 1'b1;
    end else begin
        buf_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_26_ce0 = 1'b1;
    end else begin
        buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_26_we0 = 1'b1;
    end else begin
        buf_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_27_ce0 = 1'b1;
    end else begin
        buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_27_we0 = 1'b1;
    end else begin
        buf_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_28_ce0 = 1'b1;
    end else begin
        buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_28_we0 = 1'b1;
    end else begin
        buf_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_29_ce0 = 1'b1;
    end else begin
        buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_29_we0 = 1'b1;
    end else begin
        buf_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_30_ce0 = 1'b1;
    end else begin
        buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_30_we0 = 1'b1;
    end else begin
        buf_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_31_ce0 = 1'b1;
    end else begin
        buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_31_we0 = 1'b1;
    end else begin
        buf_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_32_ce0 = 1'b1;
    end else begin
        buf_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_32_we0 = 1'b1;
    end else begin
        buf_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_33_ce0 = 1'b1;
    end else begin
        buf_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_33_we0 = 1'b1;
    end else begin
        buf_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_34_ce0 = 1'b1;
    end else begin
        buf_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_34_we0 = 1'b1;
    end else begin
        buf_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_35_ce0 = 1'b1;
    end else begin
        buf_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_35_we0 = 1'b1;
    end else begin
        buf_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_36_ce0 = 1'b1;
    end else begin
        buf_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_36_we0 = 1'b1;
    end else begin
        buf_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_37_ce0 = 1'b1;
    end else begin
        buf_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_37_we0 = 1'b1;
    end else begin
        buf_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_38_ce0 = 1'b1;
    end else begin
        buf_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_38_we0 = 1'b1;
    end else begin
        buf_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_39_ce0 = 1'b1;
    end else begin
        buf_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_39_we0 = 1'b1;
    end else begin
        buf_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_3_we0 = 1'b1;
    end else begin
        buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_40_ce0 = 1'b1;
    end else begin
        buf_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_40_we0 = 1'b1;
    end else begin
        buf_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_41_ce0 = 1'b1;
    end else begin
        buf_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_41_we0 = 1'b1;
    end else begin
        buf_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_42_ce0 = 1'b1;
    end else begin
        buf_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_42_we0 = 1'b1;
    end else begin
        buf_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_43_ce0 = 1'b1;
    end else begin
        buf_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_43_we0 = 1'b1;
    end else begin
        buf_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_44_ce0 = 1'b1;
    end else begin
        buf_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_44_we0 = 1'b1;
    end else begin
        buf_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_45_ce0 = 1'b1;
    end else begin
        buf_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_45_we0 = 1'b1;
    end else begin
        buf_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_46_ce0 = 1'b1;
    end else begin
        buf_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_46_we0 = 1'b1;
    end else begin
        buf_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_47_ce0 = 1'b1;
    end else begin
        buf_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_47_we0 = 1'b1;
    end else begin
        buf_V_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_48_ce0 = 1'b1;
    end else begin
        buf_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_48_we0 = 1'b1;
    end else begin
        buf_V_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_49_ce0 = 1'b1;
    end else begin
        buf_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_49_we0 = 1'b1;
    end else begin
        buf_V_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_4_we0 = 1'b1;
    end else begin
        buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_5_we0 = 1'b1;
    end else begin
        buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_6_we0 = 1'b1;
    end else begin
        buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_7_ce0 = 1'b1;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_7_we0 = 1'b1;
    end else begin
        buf_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_8_ce0 = 1'b1;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_8_we0 = 1'b1;
    end else begin
        buf_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_9_ce0 = 1'b1;
    end else begin
        buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_9_we0 = 1'b1;
    end else begin
        buf_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_3326_p2 == 1'd1) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_we0 = 1'b1;
    end else begin
        buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_condition_1593 = (~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1920_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign buf_V_10_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_10_d0 = ((icmp_ln1035_10_fu_2336_p2[0:0] == 1'b1) ? channeldata_V_10_fu_2326_p4 : ap_sig_allocacmp_oldMax_V_10_load);

assign buf_V_11_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_11_d0 = ((icmp_ln1035_11_fu_2361_p2[0:0] == 1'b1) ? channeldata_V_11_fu_2351_p4 : ap_sig_allocacmp_oldMax_V_11_load);

assign buf_V_12_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_12_d0 = ((icmp_ln1035_12_fu_2386_p2[0:0] == 1'b1) ? channeldata_V_12_fu_2376_p4 : ap_sig_allocacmp_oldMax_V_12_load);

assign buf_V_13_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_13_d0 = ((icmp_ln1035_13_fu_2411_p2[0:0] == 1'b1) ? channeldata_V_13_fu_2401_p4 : ap_sig_allocacmp_oldMax_V_13_load);

assign buf_V_14_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_14_d0 = ((icmp_ln1035_14_fu_2436_p2[0:0] == 1'b1) ? channeldata_V_14_fu_2426_p4 : ap_sig_allocacmp_oldMax_V_14_load);

assign buf_V_15_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_15_d0 = ((icmp_ln1035_15_fu_2461_p2[0:0] == 1'b1) ? channeldata_V_15_fu_2451_p4 : ap_sig_allocacmp_oldMax_V_15_load);

assign buf_V_16_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_16_d0 = ((icmp_ln1035_16_fu_2486_p2[0:0] == 1'b1) ? channeldata_V_16_fu_2476_p4 : ap_sig_allocacmp_oldMax_V_16_load);

assign buf_V_17_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_17_d0 = ((icmp_ln1035_17_fu_2511_p2[0:0] == 1'b1) ? channeldata_V_17_fu_2501_p4 : ap_sig_allocacmp_oldMax_V_17_load);

assign buf_V_18_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_18_d0 = ((icmp_ln1035_18_fu_2536_p2[0:0] == 1'b1) ? channeldata_V_18_fu_2526_p4 : ap_sig_allocacmp_oldMax_V_18_load);

assign buf_V_19_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_19_d0 = ((icmp_ln1035_19_fu_2561_p2[0:0] == 1'b1) ? channeldata_V_19_fu_2551_p4 : ap_sig_allocacmp_oldMax_V_19_load);

assign buf_V_1_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_1_d0 = ((icmp_ln1035_1_fu_2111_p2[0:0] == 1'b1) ? channeldata_V_1_fu_2101_p4 : ap_sig_allocacmp_oldMax_V_1_load);

assign buf_V_20_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_20_d0 = ((icmp_ln1035_20_fu_2586_p2[0:0] == 1'b1) ? channeldata_V_20_fu_2576_p4 : ap_sig_allocacmp_oldMax_V_20_load);

assign buf_V_21_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_21_d0 = ((icmp_ln1035_21_fu_2611_p2[0:0] == 1'b1) ? channeldata_V_21_fu_2601_p4 : ap_sig_allocacmp_oldMax_V_21_load);

assign buf_V_22_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_22_d0 = ((icmp_ln1035_22_fu_2636_p2[0:0] == 1'b1) ? channeldata_V_22_fu_2626_p4 : ap_sig_allocacmp_oldMax_V_22_load);

assign buf_V_23_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_23_d0 = ((icmp_ln1035_23_fu_2661_p2[0:0] == 1'b1) ? channeldata_V_23_fu_2651_p4 : ap_sig_allocacmp_oldMax_V_23_load);

assign buf_V_24_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_24_d0 = ((icmp_ln1035_24_fu_2686_p2[0:0] == 1'b1) ? channeldata_V_24_fu_2676_p4 : ap_sig_allocacmp_oldMax_V_24_load);

assign buf_V_25_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_25_d0 = ((icmp_ln1035_25_fu_2711_p2[0:0] == 1'b1) ? channeldata_V_25_fu_2701_p4 : ap_sig_allocacmp_oldMax_V_25_load);

assign buf_V_26_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_26_d0 = ((icmp_ln1035_26_fu_2736_p2[0:0] == 1'b1) ? channeldata_V_26_fu_2726_p4 : ap_sig_allocacmp_oldMax_V_26_load);

assign buf_V_27_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_27_d0 = ((icmp_ln1035_27_fu_2761_p2[0:0] == 1'b1) ? channeldata_V_27_fu_2751_p4 : ap_sig_allocacmp_oldMax_V_27_load);

assign buf_V_28_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_28_d0 = ((icmp_ln1035_28_fu_2786_p2[0:0] == 1'b1) ? channeldata_V_28_fu_2776_p4 : ap_sig_allocacmp_oldMax_V_28_load);

assign buf_V_29_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_29_d0 = ((icmp_ln1035_29_fu_2811_p2[0:0] == 1'b1) ? channeldata_V_29_fu_2801_p4 : ap_sig_allocacmp_oldMax_V_29_load);

assign buf_V_2_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_2_d0 = ((icmp_ln1035_2_fu_2136_p2[0:0] == 1'b1) ? channeldata_V_2_fu_2126_p4 : ap_sig_allocacmp_oldMax_V_2_load);

assign buf_V_30_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_30_d0 = ((icmp_ln1035_30_fu_2836_p2[0:0] == 1'b1) ? channeldata_V_30_fu_2826_p4 : ap_sig_allocacmp_oldMax_V_30_load);

assign buf_V_31_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_31_d0 = ((icmp_ln1035_31_fu_2861_p2[0:0] == 1'b1) ? channeldata_V_31_fu_2851_p4 : ap_sig_allocacmp_oldMax_V_31_load);

assign buf_V_32_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_32_d0 = ((icmp_ln1035_32_fu_2886_p2[0:0] == 1'b1) ? channeldata_V_32_fu_2876_p4 : ap_sig_allocacmp_oldMax_V_32_load);

assign buf_V_33_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_33_d0 = ((icmp_ln1035_33_fu_2911_p2[0:0] == 1'b1) ? channeldata_V_33_fu_2901_p4 : ap_sig_allocacmp_oldMax_V_33_load);

assign buf_V_34_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_34_d0 = ((icmp_ln1035_34_fu_2936_p2[0:0] == 1'b1) ? channeldata_V_34_fu_2926_p4 : ap_sig_allocacmp_oldMax_V_34_load);

assign buf_V_35_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_35_d0 = ((icmp_ln1035_35_fu_2961_p2[0:0] == 1'b1) ? channeldata_V_35_fu_2951_p4 : ap_sig_allocacmp_oldMax_V_35_load);

assign buf_V_36_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_36_d0 = ((icmp_ln1035_36_fu_2986_p2[0:0] == 1'b1) ? channeldata_V_36_fu_2976_p4 : ap_sig_allocacmp_oldMax_V_36_load);

assign buf_V_37_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_37_d0 = ((icmp_ln1035_37_fu_3011_p2[0:0] == 1'b1) ? channeldata_V_37_fu_3001_p4 : ap_sig_allocacmp_oldMax_V_37_load);

assign buf_V_38_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_38_d0 = ((icmp_ln1035_38_fu_3036_p2[0:0] == 1'b1) ? channeldata_V_38_fu_3026_p4 : ap_sig_allocacmp_oldMax_V_38_load);

assign buf_V_39_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_39_d0 = ((icmp_ln1035_39_fu_3061_p2[0:0] == 1'b1) ? channeldata_V_39_fu_3051_p4 : ap_sig_allocacmp_oldMax_V_39_load);

assign buf_V_3_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_3_d0 = ((icmp_ln1035_3_fu_2161_p2[0:0] == 1'b1) ? channeldata_V_3_fu_2151_p4 : ap_sig_allocacmp_oldMax_V_3_load);

assign buf_V_40_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_40_d0 = ((icmp_ln1035_40_fu_3086_p2[0:0] == 1'b1) ? channeldata_V_40_fu_3076_p4 : ap_sig_allocacmp_oldMax_V_40_load);

assign buf_V_41_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_41_d0 = ((icmp_ln1035_41_fu_3111_p2[0:0] == 1'b1) ? channeldata_V_41_fu_3101_p4 : ap_sig_allocacmp_oldMax_V_41_load);

assign buf_V_42_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_42_d0 = ((icmp_ln1035_42_fu_3136_p2[0:0] == 1'b1) ? channeldata_V_42_fu_3126_p4 : ap_sig_allocacmp_oldMax_V_42_load);

assign buf_V_43_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_43_d0 = ((icmp_ln1035_43_fu_3161_p2[0:0] == 1'b1) ? channeldata_V_43_fu_3151_p4 : ap_sig_allocacmp_oldMax_V_43_load);

assign buf_V_44_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_44_d0 = ((icmp_ln1035_44_fu_3186_p2[0:0] == 1'b1) ? channeldata_V_44_fu_3176_p4 : ap_sig_allocacmp_oldMax_V_44_load);

assign buf_V_45_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_45_d0 = ((icmp_ln1035_45_fu_3211_p2[0:0] == 1'b1) ? channeldata_V_45_fu_3201_p4 : ap_sig_allocacmp_oldMax_V_45_load);

assign buf_V_46_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_46_d0 = ((icmp_ln1035_46_fu_3236_p2[0:0] == 1'b1) ? channeldata_V_46_fu_3226_p4 : ap_sig_allocacmp_oldMax_V_46_load);

assign buf_V_47_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_47_d0 = ((icmp_ln1035_47_fu_3261_p2[0:0] == 1'b1) ? channeldata_V_47_fu_3251_p4 : ap_sig_allocacmp_oldMax_V_47_load);

assign buf_V_48_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_48_d0 = ((icmp_ln1035_48_fu_3286_p2[0:0] == 1'b1) ? channeldata_V_48_fu_3276_p4 : ap_sig_allocacmp_oldMax_V_48_load);

assign buf_V_49_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_49_d0 = ((icmp_ln1035_49_fu_3311_p2[0:0] == 1'b1) ? channeldata_V_49_fu_3301_p4 : ap_sig_allocacmp_oldMax_V_49_load);

assign buf_V_4_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_4_d0 = ((icmp_ln1035_4_fu_2186_p2[0:0] == 1'b1) ? channeldata_V_4_fu_2176_p4 : ap_sig_allocacmp_oldMax_V_4_load);

assign buf_V_5_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_5_d0 = ((icmp_ln1035_5_fu_2211_p2[0:0] == 1'b1) ? channeldata_V_5_fu_2201_p4 : ap_sig_allocacmp_oldMax_V_5_load);

assign buf_V_6_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_6_d0 = ((icmp_ln1035_6_fu_2236_p2[0:0] == 1'b1) ? channeldata_V_6_fu_2226_p4 : ap_sig_allocacmp_oldMax_V_6_load);

assign buf_V_7_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_7_d0 = ((icmp_ln1035_7_fu_2261_p2[0:0] == 1'b1) ? channeldata_V_7_fu_2251_p4 : ap_sig_allocacmp_oldMax_V_7_load);

assign buf_V_8_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_8_d0 = ((icmp_ln1035_8_fu_2286_p2[0:0] == 1'b1) ? channeldata_V_8_fu_2276_p4 : ap_sig_allocacmp_oldMax_V_8_load);

assign buf_V_9_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_9_d0 = ((icmp_ln1035_9_fu_2311_p2[0:0] == 1'b1) ? channeldata_V_9_fu_2301_p4 : ap_sig_allocacmp_oldMax_V_9_load);

assign buf_V_address0 = zext_ln156_cast_fu_1608_p1;

assign buf_V_d0 = ((icmp_ln1035_fu_2086_p2[0:0] == 1'b1) ? channeldata_V_fu_2082_p1 : ap_sig_allocacmp_oldMax_V_load);

assign channeldata_V_10_fu_2326_p4 = {{in0_V_TDATA[87:80]}};

assign channeldata_V_11_fu_2351_p4 = {{in0_V_TDATA[95:88]}};

assign channeldata_V_12_fu_2376_p4 = {{in0_V_TDATA[103:96]}};

assign channeldata_V_13_fu_2401_p4 = {{in0_V_TDATA[111:104]}};

assign channeldata_V_14_fu_2426_p4 = {{in0_V_TDATA[119:112]}};

assign channeldata_V_15_fu_2451_p4 = {{in0_V_TDATA[127:120]}};

assign channeldata_V_16_fu_2476_p4 = {{in0_V_TDATA[135:128]}};

assign channeldata_V_17_fu_2501_p4 = {{in0_V_TDATA[143:136]}};

assign channeldata_V_18_fu_2526_p4 = {{in0_V_TDATA[151:144]}};

assign channeldata_V_19_fu_2551_p4 = {{in0_V_TDATA[159:152]}};

assign channeldata_V_1_fu_2101_p4 = {{in0_V_TDATA[15:8]}};

assign channeldata_V_20_fu_2576_p4 = {{in0_V_TDATA[167:160]}};

assign channeldata_V_21_fu_2601_p4 = {{in0_V_TDATA[175:168]}};

assign channeldata_V_22_fu_2626_p4 = {{in0_V_TDATA[183:176]}};

assign channeldata_V_23_fu_2651_p4 = {{in0_V_TDATA[191:184]}};

assign channeldata_V_24_fu_2676_p4 = {{in0_V_TDATA[199:192]}};

assign channeldata_V_25_fu_2701_p4 = {{in0_V_TDATA[207:200]}};

assign channeldata_V_26_fu_2726_p4 = {{in0_V_TDATA[215:208]}};

assign channeldata_V_27_fu_2751_p4 = {{in0_V_TDATA[223:216]}};

assign channeldata_V_28_fu_2776_p4 = {{in0_V_TDATA[231:224]}};

assign channeldata_V_29_fu_2801_p4 = {{in0_V_TDATA[239:232]}};

assign channeldata_V_2_fu_2126_p4 = {{in0_V_TDATA[23:16]}};

assign channeldata_V_30_fu_2826_p4 = {{in0_V_TDATA[247:240]}};

assign channeldata_V_31_fu_2851_p4 = {{in0_V_TDATA[255:248]}};

assign channeldata_V_32_fu_2876_p4 = {{in0_V_TDATA[263:256]}};

assign channeldata_V_33_fu_2901_p4 = {{in0_V_TDATA[271:264]}};

assign channeldata_V_34_fu_2926_p4 = {{in0_V_TDATA[279:272]}};

assign channeldata_V_35_fu_2951_p4 = {{in0_V_TDATA[287:280]}};

assign channeldata_V_36_fu_2976_p4 = {{in0_V_TDATA[295:288]}};

assign channeldata_V_37_fu_3001_p4 = {{in0_V_TDATA[303:296]}};

assign channeldata_V_38_fu_3026_p4 = {{in0_V_TDATA[311:304]}};

assign channeldata_V_39_fu_3051_p4 = {{in0_V_TDATA[319:312]}};

assign channeldata_V_3_fu_2151_p4 = {{in0_V_TDATA[31:24]}};

assign channeldata_V_40_fu_3076_p4 = {{in0_V_TDATA[327:320]}};

assign channeldata_V_41_fu_3101_p4 = {{in0_V_TDATA[335:328]}};

assign channeldata_V_42_fu_3126_p4 = {{in0_V_TDATA[343:336]}};

assign channeldata_V_43_fu_3151_p4 = {{in0_V_TDATA[351:344]}};

assign channeldata_V_44_fu_3176_p4 = {{in0_V_TDATA[359:352]}};

assign channeldata_V_45_fu_3201_p4 = {{in0_V_TDATA[367:360]}};

assign channeldata_V_46_fu_3226_p4 = {{in0_V_TDATA[375:368]}};

assign channeldata_V_47_fu_3251_p4 = {{in0_V_TDATA[383:376]}};

assign channeldata_V_48_fu_3276_p4 = {{in0_V_TDATA[391:384]}};

assign channeldata_V_49_fu_3301_p4 = {{in0_V_TDATA[399:392]}};

assign channeldata_V_4_fu_2176_p4 = {{in0_V_TDATA[39:32]}};

assign channeldata_V_5_fu_2201_p4 = {{in0_V_TDATA[47:40]}};

assign channeldata_V_6_fu_2226_p4 = {{in0_V_TDATA[55:48]}};

assign channeldata_V_7_fu_2251_p4 = {{in0_V_TDATA[63:56]}};

assign channeldata_V_8_fu_2276_p4 = {{in0_V_TDATA[71:64]}};

assign channeldata_V_9_fu_2301_p4 = {{in0_V_TDATA[79:72]}};

assign channeldata_V_fu_2082_p1 = in0_V_TDATA[7:0];

assign icmp_ln1035_10_fu_2336_p2 = ((channeldata_V_10_fu_2326_p4 > ap_sig_allocacmp_oldMax_V_10_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_11_fu_2361_p2 = ((channeldata_V_11_fu_2351_p4 > ap_sig_allocacmp_oldMax_V_11_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_12_fu_2386_p2 = ((channeldata_V_12_fu_2376_p4 > ap_sig_allocacmp_oldMax_V_12_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_13_fu_2411_p2 = ((channeldata_V_13_fu_2401_p4 > ap_sig_allocacmp_oldMax_V_13_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_14_fu_2436_p2 = ((channeldata_V_14_fu_2426_p4 > ap_sig_allocacmp_oldMax_V_14_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_15_fu_2461_p2 = ((channeldata_V_15_fu_2451_p4 > ap_sig_allocacmp_oldMax_V_15_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_16_fu_2486_p2 = ((channeldata_V_16_fu_2476_p4 > ap_sig_allocacmp_oldMax_V_16_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_17_fu_2511_p2 = ((channeldata_V_17_fu_2501_p4 > ap_sig_allocacmp_oldMax_V_17_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_18_fu_2536_p2 = ((channeldata_V_18_fu_2526_p4 > ap_sig_allocacmp_oldMax_V_18_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_19_fu_2561_p2 = ((channeldata_V_19_fu_2551_p4 > ap_sig_allocacmp_oldMax_V_19_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_2111_p2 = ((channeldata_V_1_fu_2101_p4 > ap_sig_allocacmp_oldMax_V_1_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_20_fu_2586_p2 = ((channeldata_V_20_fu_2576_p4 > ap_sig_allocacmp_oldMax_V_20_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_21_fu_2611_p2 = ((channeldata_V_21_fu_2601_p4 > ap_sig_allocacmp_oldMax_V_21_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_22_fu_2636_p2 = ((channeldata_V_22_fu_2626_p4 > ap_sig_allocacmp_oldMax_V_22_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_23_fu_2661_p2 = ((channeldata_V_23_fu_2651_p4 > ap_sig_allocacmp_oldMax_V_23_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_24_fu_2686_p2 = ((channeldata_V_24_fu_2676_p4 > ap_sig_allocacmp_oldMax_V_24_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_25_fu_2711_p2 = ((channeldata_V_25_fu_2701_p4 > ap_sig_allocacmp_oldMax_V_25_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_26_fu_2736_p2 = ((channeldata_V_26_fu_2726_p4 > ap_sig_allocacmp_oldMax_V_26_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_27_fu_2761_p2 = ((channeldata_V_27_fu_2751_p4 > ap_sig_allocacmp_oldMax_V_27_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_28_fu_2786_p2 = ((channeldata_V_28_fu_2776_p4 > ap_sig_allocacmp_oldMax_V_28_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_29_fu_2811_p2 = ((channeldata_V_29_fu_2801_p4 > ap_sig_allocacmp_oldMax_V_29_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_2136_p2 = ((channeldata_V_2_fu_2126_p4 > ap_sig_allocacmp_oldMax_V_2_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_30_fu_2836_p2 = ((channeldata_V_30_fu_2826_p4 > ap_sig_allocacmp_oldMax_V_30_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_31_fu_2861_p2 = ((channeldata_V_31_fu_2851_p4 > ap_sig_allocacmp_oldMax_V_31_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_32_fu_2886_p2 = ((channeldata_V_32_fu_2876_p4 > ap_sig_allocacmp_oldMax_V_32_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_33_fu_2911_p2 = ((channeldata_V_33_fu_2901_p4 > ap_sig_allocacmp_oldMax_V_33_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_34_fu_2936_p2 = ((channeldata_V_34_fu_2926_p4 > ap_sig_allocacmp_oldMax_V_34_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_35_fu_2961_p2 = ((channeldata_V_35_fu_2951_p4 > ap_sig_allocacmp_oldMax_V_35_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_36_fu_2986_p2 = ((channeldata_V_36_fu_2976_p4 > ap_sig_allocacmp_oldMax_V_36_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_37_fu_3011_p2 = ((channeldata_V_37_fu_3001_p4 > ap_sig_allocacmp_oldMax_V_37_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_38_fu_3036_p2 = ((channeldata_V_38_fu_3026_p4 > ap_sig_allocacmp_oldMax_V_38_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_39_fu_3061_p2 = ((channeldata_V_39_fu_3051_p4 > ap_sig_allocacmp_oldMax_V_39_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_3_fu_2161_p2 = ((channeldata_V_3_fu_2151_p4 > ap_sig_allocacmp_oldMax_V_3_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_40_fu_3086_p2 = ((channeldata_V_40_fu_3076_p4 > ap_sig_allocacmp_oldMax_V_40_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_41_fu_3111_p2 = ((channeldata_V_41_fu_3101_p4 > ap_sig_allocacmp_oldMax_V_41_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_42_fu_3136_p2 = ((channeldata_V_42_fu_3126_p4 > ap_sig_allocacmp_oldMax_V_42_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_43_fu_3161_p2 = ((channeldata_V_43_fu_3151_p4 > ap_sig_allocacmp_oldMax_V_43_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_44_fu_3186_p2 = ((channeldata_V_44_fu_3176_p4 > ap_sig_allocacmp_oldMax_V_44_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_45_fu_3211_p2 = ((channeldata_V_45_fu_3201_p4 > ap_sig_allocacmp_oldMax_V_45_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_46_fu_3236_p2 = ((channeldata_V_46_fu_3226_p4 > ap_sig_allocacmp_oldMax_V_46_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_47_fu_3261_p2 = ((channeldata_V_47_fu_3251_p4 > ap_sig_allocacmp_oldMax_V_47_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_48_fu_3286_p2 = ((channeldata_V_48_fu_3276_p4 > ap_sig_allocacmp_oldMax_V_48_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_49_fu_3311_p2 = ((channeldata_V_49_fu_3301_p4 > ap_sig_allocacmp_oldMax_V_49_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_4_fu_2186_p2 = ((channeldata_V_4_fu_2176_p4 > ap_sig_allocacmp_oldMax_V_4_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_5_fu_2211_p2 = ((channeldata_V_5_fu_2201_p4 > ap_sig_allocacmp_oldMax_V_5_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_6_fu_2236_p2 = ((channeldata_V_6_fu_2226_p4 > ap_sig_allocacmp_oldMax_V_6_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_7_fu_2261_p2 = ((channeldata_V_7_fu_2251_p4 > ap_sig_allocacmp_oldMax_V_7_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_8_fu_2286_p2 = ((channeldata_V_8_fu_2276_p4 > ap_sig_allocacmp_oldMax_V_8_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_9_fu_2311_p2 = ((channeldata_V_9_fu_2301_p4 > ap_sig_allocacmp_oldMax_V_9_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_2086_p2 = ((channeldata_V_fu_2082_p1 > ap_sig_allocacmp_oldMax_V_load) ? 1'b1 : 1'b0);

assign icmp_ln158_1_fu_3326_p2 = ((kx_2_fu_1926_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1920_p2 = ((ap_sig_allocacmp_kx_1 == 2'd2) ? 1'b1 : 1'b0);

assign kx_2_fu_1926_p2 = (ap_sig_allocacmp_kx_1 + 2'd1);

assign select_ln167_10_fu_2342_p3 = ((icmp_ln1035_10_fu_2336_p2[0:0] == 1'b1) ? channeldata_V_10_fu_2326_p4 : ap_sig_allocacmp_oldMax_V_10_load);

assign select_ln167_11_fu_2367_p3 = ((icmp_ln1035_11_fu_2361_p2[0:0] == 1'b1) ? channeldata_V_11_fu_2351_p4 : ap_sig_allocacmp_oldMax_V_11_load);

assign select_ln167_12_fu_2392_p3 = ((icmp_ln1035_12_fu_2386_p2[0:0] == 1'b1) ? channeldata_V_12_fu_2376_p4 : ap_sig_allocacmp_oldMax_V_12_load);

assign select_ln167_13_fu_2417_p3 = ((icmp_ln1035_13_fu_2411_p2[0:0] == 1'b1) ? channeldata_V_13_fu_2401_p4 : ap_sig_allocacmp_oldMax_V_13_load);

assign select_ln167_14_fu_2442_p3 = ((icmp_ln1035_14_fu_2436_p2[0:0] == 1'b1) ? channeldata_V_14_fu_2426_p4 : ap_sig_allocacmp_oldMax_V_14_load);

assign select_ln167_15_fu_2467_p3 = ((icmp_ln1035_15_fu_2461_p2[0:0] == 1'b1) ? channeldata_V_15_fu_2451_p4 : ap_sig_allocacmp_oldMax_V_15_load);

assign select_ln167_16_fu_2492_p3 = ((icmp_ln1035_16_fu_2486_p2[0:0] == 1'b1) ? channeldata_V_16_fu_2476_p4 : ap_sig_allocacmp_oldMax_V_16_load);

assign select_ln167_17_fu_2517_p3 = ((icmp_ln1035_17_fu_2511_p2[0:0] == 1'b1) ? channeldata_V_17_fu_2501_p4 : ap_sig_allocacmp_oldMax_V_17_load);

assign select_ln167_18_fu_2542_p3 = ((icmp_ln1035_18_fu_2536_p2[0:0] == 1'b1) ? channeldata_V_18_fu_2526_p4 : ap_sig_allocacmp_oldMax_V_18_load);

assign select_ln167_19_fu_2567_p3 = ((icmp_ln1035_19_fu_2561_p2[0:0] == 1'b1) ? channeldata_V_19_fu_2551_p4 : ap_sig_allocacmp_oldMax_V_19_load);

assign select_ln167_1_fu_2117_p3 = ((icmp_ln1035_1_fu_2111_p2[0:0] == 1'b1) ? channeldata_V_1_fu_2101_p4 : ap_sig_allocacmp_oldMax_V_1_load);

assign select_ln167_20_fu_2592_p3 = ((icmp_ln1035_20_fu_2586_p2[0:0] == 1'b1) ? channeldata_V_20_fu_2576_p4 : ap_sig_allocacmp_oldMax_V_20_load);

assign select_ln167_21_fu_2617_p3 = ((icmp_ln1035_21_fu_2611_p2[0:0] == 1'b1) ? channeldata_V_21_fu_2601_p4 : ap_sig_allocacmp_oldMax_V_21_load);

assign select_ln167_22_fu_2642_p3 = ((icmp_ln1035_22_fu_2636_p2[0:0] == 1'b1) ? channeldata_V_22_fu_2626_p4 : ap_sig_allocacmp_oldMax_V_22_load);

assign select_ln167_23_fu_2667_p3 = ((icmp_ln1035_23_fu_2661_p2[0:0] == 1'b1) ? channeldata_V_23_fu_2651_p4 : ap_sig_allocacmp_oldMax_V_23_load);

assign select_ln167_24_fu_2692_p3 = ((icmp_ln1035_24_fu_2686_p2[0:0] == 1'b1) ? channeldata_V_24_fu_2676_p4 : ap_sig_allocacmp_oldMax_V_24_load);

assign select_ln167_25_fu_2717_p3 = ((icmp_ln1035_25_fu_2711_p2[0:0] == 1'b1) ? channeldata_V_25_fu_2701_p4 : ap_sig_allocacmp_oldMax_V_25_load);

assign select_ln167_26_fu_2742_p3 = ((icmp_ln1035_26_fu_2736_p2[0:0] == 1'b1) ? channeldata_V_26_fu_2726_p4 : ap_sig_allocacmp_oldMax_V_26_load);

assign select_ln167_27_fu_2767_p3 = ((icmp_ln1035_27_fu_2761_p2[0:0] == 1'b1) ? channeldata_V_27_fu_2751_p4 : ap_sig_allocacmp_oldMax_V_27_load);

assign select_ln167_28_fu_2792_p3 = ((icmp_ln1035_28_fu_2786_p2[0:0] == 1'b1) ? channeldata_V_28_fu_2776_p4 : ap_sig_allocacmp_oldMax_V_28_load);

assign select_ln167_29_fu_2817_p3 = ((icmp_ln1035_29_fu_2811_p2[0:0] == 1'b1) ? channeldata_V_29_fu_2801_p4 : ap_sig_allocacmp_oldMax_V_29_load);

assign select_ln167_2_fu_2142_p3 = ((icmp_ln1035_2_fu_2136_p2[0:0] == 1'b1) ? channeldata_V_2_fu_2126_p4 : ap_sig_allocacmp_oldMax_V_2_load);

assign select_ln167_30_fu_2842_p3 = ((icmp_ln1035_30_fu_2836_p2[0:0] == 1'b1) ? channeldata_V_30_fu_2826_p4 : ap_sig_allocacmp_oldMax_V_30_load);

assign select_ln167_31_fu_2867_p3 = ((icmp_ln1035_31_fu_2861_p2[0:0] == 1'b1) ? channeldata_V_31_fu_2851_p4 : ap_sig_allocacmp_oldMax_V_31_load);

assign select_ln167_32_fu_2892_p3 = ((icmp_ln1035_32_fu_2886_p2[0:0] == 1'b1) ? channeldata_V_32_fu_2876_p4 : ap_sig_allocacmp_oldMax_V_32_load);

assign select_ln167_33_fu_2917_p3 = ((icmp_ln1035_33_fu_2911_p2[0:0] == 1'b1) ? channeldata_V_33_fu_2901_p4 : ap_sig_allocacmp_oldMax_V_33_load);

assign select_ln167_34_fu_2942_p3 = ((icmp_ln1035_34_fu_2936_p2[0:0] == 1'b1) ? channeldata_V_34_fu_2926_p4 : ap_sig_allocacmp_oldMax_V_34_load);

assign select_ln167_35_fu_2967_p3 = ((icmp_ln1035_35_fu_2961_p2[0:0] == 1'b1) ? channeldata_V_35_fu_2951_p4 : ap_sig_allocacmp_oldMax_V_35_load);

assign select_ln167_36_fu_2992_p3 = ((icmp_ln1035_36_fu_2986_p2[0:0] == 1'b1) ? channeldata_V_36_fu_2976_p4 : ap_sig_allocacmp_oldMax_V_36_load);

assign select_ln167_37_fu_3017_p3 = ((icmp_ln1035_37_fu_3011_p2[0:0] == 1'b1) ? channeldata_V_37_fu_3001_p4 : ap_sig_allocacmp_oldMax_V_37_load);

assign select_ln167_38_fu_3042_p3 = ((icmp_ln1035_38_fu_3036_p2[0:0] == 1'b1) ? channeldata_V_38_fu_3026_p4 : ap_sig_allocacmp_oldMax_V_38_load);

assign select_ln167_39_fu_3067_p3 = ((icmp_ln1035_39_fu_3061_p2[0:0] == 1'b1) ? channeldata_V_39_fu_3051_p4 : ap_sig_allocacmp_oldMax_V_39_load);

assign select_ln167_3_fu_2167_p3 = ((icmp_ln1035_3_fu_2161_p2[0:0] == 1'b1) ? channeldata_V_3_fu_2151_p4 : ap_sig_allocacmp_oldMax_V_3_load);

assign select_ln167_40_fu_3092_p3 = ((icmp_ln1035_40_fu_3086_p2[0:0] == 1'b1) ? channeldata_V_40_fu_3076_p4 : ap_sig_allocacmp_oldMax_V_40_load);

assign select_ln167_41_fu_3117_p3 = ((icmp_ln1035_41_fu_3111_p2[0:0] == 1'b1) ? channeldata_V_41_fu_3101_p4 : ap_sig_allocacmp_oldMax_V_41_load);

assign select_ln167_42_fu_3142_p3 = ((icmp_ln1035_42_fu_3136_p2[0:0] == 1'b1) ? channeldata_V_42_fu_3126_p4 : ap_sig_allocacmp_oldMax_V_42_load);

assign select_ln167_43_fu_3167_p3 = ((icmp_ln1035_43_fu_3161_p2[0:0] == 1'b1) ? channeldata_V_43_fu_3151_p4 : ap_sig_allocacmp_oldMax_V_43_load);

assign select_ln167_44_fu_3192_p3 = ((icmp_ln1035_44_fu_3186_p2[0:0] == 1'b1) ? channeldata_V_44_fu_3176_p4 : ap_sig_allocacmp_oldMax_V_44_load);

assign select_ln167_45_fu_3217_p3 = ((icmp_ln1035_45_fu_3211_p2[0:0] == 1'b1) ? channeldata_V_45_fu_3201_p4 : ap_sig_allocacmp_oldMax_V_45_load);

assign select_ln167_46_fu_3242_p3 = ((icmp_ln1035_46_fu_3236_p2[0:0] == 1'b1) ? channeldata_V_46_fu_3226_p4 : ap_sig_allocacmp_oldMax_V_46_load);

assign select_ln167_47_fu_3267_p3 = ((icmp_ln1035_47_fu_3261_p2[0:0] == 1'b1) ? channeldata_V_47_fu_3251_p4 : ap_sig_allocacmp_oldMax_V_47_load);

assign select_ln167_48_fu_3292_p3 = ((icmp_ln1035_48_fu_3286_p2[0:0] == 1'b1) ? channeldata_V_48_fu_3276_p4 : ap_sig_allocacmp_oldMax_V_48_load);

assign select_ln167_49_fu_3317_p3 = ((icmp_ln1035_49_fu_3311_p2[0:0] == 1'b1) ? channeldata_V_49_fu_3301_p4 : ap_sig_allocacmp_oldMax_V_49_load);

assign select_ln167_4_fu_2192_p3 = ((icmp_ln1035_4_fu_2186_p2[0:0] == 1'b1) ? channeldata_V_4_fu_2176_p4 : ap_sig_allocacmp_oldMax_V_4_load);

assign select_ln167_5_fu_2217_p3 = ((icmp_ln1035_5_fu_2211_p2[0:0] == 1'b1) ? channeldata_V_5_fu_2201_p4 : ap_sig_allocacmp_oldMax_V_5_load);

assign select_ln167_6_fu_2242_p3 = ((icmp_ln1035_6_fu_2236_p2[0:0] == 1'b1) ? channeldata_V_6_fu_2226_p4 : ap_sig_allocacmp_oldMax_V_6_load);

assign select_ln167_7_fu_2267_p3 = ((icmp_ln1035_7_fu_2261_p2[0:0] == 1'b1) ? channeldata_V_7_fu_2251_p4 : ap_sig_allocacmp_oldMax_V_7_load);

assign select_ln167_8_fu_2292_p3 = ((icmp_ln1035_8_fu_2286_p2[0:0] == 1'b1) ? channeldata_V_8_fu_2276_p4 : ap_sig_allocacmp_oldMax_V_8_load);

assign select_ln167_9_fu_2317_p3 = ((icmp_ln1035_9_fu_2311_p2[0:0] == 1'b1) ? channeldata_V_9_fu_2301_p4 : ap_sig_allocacmp_oldMax_V_9_load);

assign select_ln167_fu_2092_p3 = ((icmp_ln1035_fu_2086_p2[0:0] == 1'b1) ? channeldata_V_fu_2082_p1 : ap_sig_allocacmp_oldMax_V_load);

assign zext_ln156_cast_fu_1608_p1 = zext_ln156;

endmodule //StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
