# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Non-Pipelined-NRS_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:19 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/reg_file.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 22:46:19 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/program_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:20 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 22:46:20 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/instruction_parser.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:20 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/instruction_parser.sv 
# -- Compiling module Parser
# 
# Top level modules:
# 	Parser
# End time: 22:46:20 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/instruction_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:21 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 22:46:21 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/imm_data_extractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:21 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/imm_data_extractor.sv 
# -- Compiling module data_extractor
# 
# Top level modules:
# 	data_extractor
# End time: 22:46:21 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:22 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 22:46:22 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:23 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/control_unit.sv 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 22:46:23 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/branching_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:23 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/branching_unit.sv 
# -- Compiling module branching_unit
# 
# Top level modules:
# 	branching_unit
# End time: 22:46:23 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/alu_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:24 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/alu_control.sv 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 22:46:24 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:24 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:46:24 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/2_1mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:24 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/2_1mux.sv 
# -- Compiling module twox1Mux
# 
# Top level modules:
# 	twox1Mux
# End time: 22:46:24 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/Final.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:25 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/Final.sv 
# -- Compiling module Final
# 
# Top level modules:
# 	Final
# End time: 22:46:25 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/alu_32bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:25 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/alu_32bit.sv 
# -- Compiling module Alu32
# 
# Top level modules:
# 	Alu32
# End time: 22:46:25 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4 {C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/testb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:26 on Jan 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4" C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/testb.sv 
# -- Compiling module testb
# 
# Top level modules:
# 	testb
# End time: 22:46:26 on Jan 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testb 
# Start time: 22:46:26 on Jan 03,2025
# Loading sv_std.std
# Loading work.testb
# Loading work.Final
# Loading work.program_counter
# Loading work.instruction_memory
# Loading work.adder
# Loading work.Parser
# Loading work.CU
# Loading work.data_extractor
# Loading work.registerFile
# Loading work.twox1Mux
# Loading work.Alu32
# Loading work.alu_control
# Loading work.data_memory
# Loading work.branching_unit
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: UserUser  Hostname: DESKTOP-VSEAMRA  ProcessID: 11548
#           Attempting to use alternate WLF file "./wlfttdksm7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttdksm7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/testb.sv(38)
#    Time: 7007 ps  Iteration: 0  Instance: /testb
# 1
# Break in Module testb at C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/Non-Pipelined/4/testb.sv line 38
# End time: 22:46:38 on Jan 03,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
