
*** Running vivado
    with args -log Throughput_top.rds -m32 -mode batch -messageDb vivado.pb -source Throughput_top.tcl


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl
# set_param gui.test TreeTableDev
# set_param iopl.placeGlobalClockInstsInIOPlacer 0
# set_param iopl.placeRegionalClockInstsInIOPlacer 0
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/filtercoeff.coe
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/FIR705kHz.coe
# add_files {{c:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/filtercoeff.coe}}
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp]
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# read_verilog {
#   {c:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC_stub.v}
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v
# }
# read_vhdl {
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd}
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_BUFFER.vhd}
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/CLK_divide.vhd}
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_buffer.vhd}
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd}
#   {C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd}
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd
# }
# read_xdc C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.data/wt [current_project]
# set_property parent.project_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4 [current_project]
# synth_design -top Throughput_top -part xc7a100tcsg324-1
Command: synth_design -top Throughput_top -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 334.559 ; gain = 76.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Throughput_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:50]
INFO: [Synth 8-3491] module 'ADC_TOP' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:32' bound to instance 'inst_ADC_TOP' of component 'ADC_TOP' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ADC_TOP' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'inst_fir' of component 'fir_compiler_0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:167]
INFO: [Synth 8-3491] module 'ADC' declared at 'c:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC_stub.v:16' bound to instance 'inst_ADC' of component 'ADC' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:185]
INFO: [Synth 8-638] synthesizing module 'ADC' [c:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC_stub.v:16]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ADC_buffer' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_buffer.vhd:34' bound to instance 'inst_Buffer' of component 'ADC_buffer' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:233]
INFO: [Synth 8-638] synthesizing module 'ADC_buffer__parameterized0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_buffer.vhd:48]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADC_buffer__parameterized0' (1#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_buffer.vhd:48]
WARNING: [Synth 8-3848] Net ADC_buff_out in module/entity ADC_TOP does not have driver. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ADC_TOP' (2#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:50]
INFO: [Synth 8-3491] module 'dacTop' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:4' bound to instance 'inst_top' of component 'DacTop' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'dacTop' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:19]
	Parameter systemclock bound to: 100000000 - type: integer 
	Parameter sampleclock bound to: 44100 - type: integer 
	Parameter OSR bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clk_divide' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/CLK_divide.vhd:6' bound to instance 'inst_clk_divider' of component 'clk_divide' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:76]
INFO: [Synth 8-638] synthesizing module 'clk_divide__parameterized0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/CLK_divide.vhd:21]
	Parameter systemclock bound to: 100000000 - type: integer 
	Parameter sampleclock bound to: 44100 - type: integer 
	Parameter OSR bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divide__parameterized0' (3#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/CLK_divide.vhd:21]
INFO: [Synth 8-3491] module 'DAC_SPI' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd:4' bound to instance 'inst_DAC_SPI' of component 'DAC_SPI' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DAC_SPI' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DAC_SPI' (4#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd:16]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'DAC_buffer' declared at 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_BUFFER.vhd:34' bound to instance 'inst_DAC_BUFFER' of component 'DAC_buffer' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:97]
INFO: [Synth 8-638] synthesizing module 'DAC_buffer__parameterized0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_BUFFER.vhd:48]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DAC_buffer__parameterized0' (5#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_BUFFER.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'dacTop' (6#1) [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_TOP.vhd:19]
WARNING: [Synth 8-3848] Net sample in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Throughput_top' (7#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:50]
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout2
WARNING: [Synth 8-3331] design Throughput_top has unconnected port diodeswitch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 359.738 ; gain = 101.629
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/.Xil/Throughput_top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/.Xil/Throughput_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_1/dont_buffer.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 497.633 ; gain = 239.523
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 497.633 ; gain = 239.523
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'ready_reg' into 'nSync_reg' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd:35]
WARNING: [Synth 8-3848] Net ADC_buff_out in module/entity ADC_TOP does not have driver. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd:45]
WARNING: [Synth 8-3848] Net sample in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'DIODES_reg' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:141]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 530.953 ; gain = 272.844
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 257   
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 272   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Throughput_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADC_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module ADC_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module clk_divide__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DAC_SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DAC_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 129   
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 130   
Module dacTop 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst_top/inst_clk_divider/clk50MHz_reg ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (lastread_reg) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\read_index_reg[0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\buffOut_reg[0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][5] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][4] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][3] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][2] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][1] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][0] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][15] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][14] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][13] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][12] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][11] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][10] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][9] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][8] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][7] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][6] ) is unused and will be removed from module DAC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][5] ) is unused and will be removed from module DAC_buffer__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout2
WARNING: [Synth 8-3331] design Throughput_top has unconnected port diodeswitch
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 537.723 ; gain = 279.613
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         1|
|2     |ADC            |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ADC_bbox            |     1|
|2     |fir_compiler_0_bbox |     1|
|3     |BUFG                |     1|
|4     |CARRY4              |    20|
|5     |LUT1                |    25|
|6     |LUT2                |    53|
|7     |LUT3                |    14|
|8     |LUT4                |    13|
|9     |LUT5                |     9|
|10    |LUT6                |    14|
|11    |FDCE                |    35|
|12    |FDPE                |     2|
|13    |FDRE                |     4|
|14    |LDC                 |     1|
|15    |IBUF                |     1|
|16    |OBUF                |     5|
|17    |OBUFT               |     2|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------+------+
|      |Instance             |Module                     |Cells |
+------+---------------------+---------------------------+------+
|1     |top                  |                           |   247|
|2     |  inst_ADC_TOP       |ADC_TOP                    |    73|
|3     |    inst_Buffer      |ADC_buffer__parameterized0 |    18|
|4     |  inst_top           |dacTop                     |   148|
|5     |    inst_clk_divider |clk_divide__parameterized0 |   132|
|6     |    inst_DAC_SPI     |DAC_SPI                    |    16|
+------+---------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 549.902 ; gain = 291.793
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4168 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 549.902 ; gain = 291.793
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 767.652 ; gain = 466.535
# write_checkpoint Throughput_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file Throughput_top_utilization_synth.rpt -pb Throughput_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 767.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 16:47:48 2014...
