OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   riscv
Die area:                 ( 0 0 ) ( 438565 438565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     20202
Number of terminals:      165
Number of snets:          2
Number of nets:           6984

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 359.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 272212.
[INFO DRT-0033] mcon shape region query size = 238271.
[INFO DRT-0033] met1 shape region query size = 79808.
[INFO DRT-0033] via shape region query size = 10480.
[INFO DRT-0033] met2 shape region query size = 6353.
[INFO DRT-0033] via2 shape region query size = 8384.
[INFO DRT-0033] met3 shape region query size = 6388.
[INFO DRT-0033] via3 shape region query size = 8384.
[INFO DRT-0033] met4 shape region query size = 2624.
[INFO DRT-0033] via4 shape region query size = 496.
[INFO DRT-0033] met5 shape region query size = 527.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1537 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 349 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4201 groups.
#scanned instances     = 20202
#unique  instances     = 359
#stdCellGenAp          = 11198
#stdCellValidPlanarAp  = 336
#stdCellValidViaAp     = 8750
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 25686
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:05, memory = 218.98 (MB), peak = 218.98 (MB)

Number of guides:     66104

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 60 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 60 STEP 7200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 21021.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17401.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 10293.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1223.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 454.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 17.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31768 vertical wires in 2 frboxes and 18641 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 5186 vertical wires in 2 frboxes and 6023 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 441.00 (MB), peak = 445.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 441.00 (MB), peak = 445.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 823.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 856.57 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:05, memory = 856.57 (MB).
    Completing 40% with 1536 violations.
    elapsed time = 00:00:08, memory = 955.57 (MB).
    Completing 50% with 1536 violations.
    elapsed time = 00:00:09, memory = 918.42 (MB).
    Completing 60% with 3042 violations.
    elapsed time = 00:00:12, memory = 948.92 (MB).
    Completing 70% with 3042 violations.
    elapsed time = 00:00:14, memory = 973.15 (MB).
    Completing 80% with 3042 violations.
    elapsed time = 00:00:17, memory = 973.15 (MB).
    Completing 90% with 4694 violations.
    elapsed time = 00:00:21, memory = 1039.93 (MB).
    Completing 100% with 6162 violations.
    elapsed time = 00:00:23, memory = 1026.51 (MB).
[INFO DRT-0199]   Number of violations = 9507.
Viol/Layer         li1   mcon   met1   met2   met3   met4   via4   met5
Cut Spacing          0      1      0      0      0      0      1      0
Metal Spacing       38      0    916    167      6      6      0      5
Min Hole             0      0      8      0      0      0      0      0
NS Metal             0      0      1      0      0      0      0      0
Recheck              0      0   2032   1196     96     18      0      3
Short                0      0   4217    784      6      1      1      4
[INFO DRT-0267] cpu time = 00:03:51, elapsed time = 00:00:23, memory = 1339.75 (MB), peak = 1339.75 (MB)
Total wire length = 356364 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 154788 um.
Total wire length on LAYER met2 = 151474 um.
Total wire length on LAYER met3 = 29405 um.
Total wire length on LAYER met4 = 19919 um.
Total wire length on LAYER met5 = 776 um.
Total number of vias = 56904.
Up-via summary (total 56904):.

------------------------
 FR_MASTERSLICE        0
            li1    25494
           met1    28961
           met2     1682
           met3      738
           met4       29
------------------------
                   56904


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9507 violations.
    elapsed time = 00:00:01, memory = 1351.09 (MB).
    Completing 20% with 9507 violations.
    elapsed time = 00:00:03, memory = 1361.66 (MB).
    Completing 30% with 9507 violations.
    elapsed time = 00:00:08, memory = 1364.50 (MB).
    Completing 40% with 7900 violations.
    elapsed time = 00:00:10, memory = 1376.87 (MB).
    Completing 50% with 7900 violations.
    elapsed time = 00:00:12, memory = 1380.74 (MB).
    Completing 60% with 6048 violations.
    elapsed time = 00:00:14, memory = 1382.71 (MB).
    Completing 70% with 6048 violations.
    elapsed time = 00:00:16, memory = 1401.28 (MB).
    Completing 80% with 6048 violations.
    elapsed time = 00:00:18, memory = 1402.57 (MB).
    Completing 90% with 4743 violations.
    elapsed time = 00:00:22, memory = 1411.85 (MB).
    Completing 100% with 3491 violations.
    elapsed time = 00:00:23, memory = 1411.85 (MB).
[INFO DRT-0199]   Number of violations = 4656.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0    397     95      0      1      1
Min Hole             0      2      0      0      0      0
Recheck              0    176      0    989      0      0
Short                0   2675    319      0      0      0
[INFO DRT-0267] cpu time = 00:03:19, elapsed time = 00:00:23, memory = 1414.68 (MB), peak = 1414.68 (MB)
Total wire length = 353100 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152796 um.
Total wire length on LAYER met2 = 150582 um.
Total wire length on LAYER met3 = 29211 um.
Total wire length on LAYER met4 = 19762 um.
Total wire length on LAYER met5 = 747 um.
Total number of vias = 56806.
Up-via summary (total 56806):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    28939
           met2     1653
           met3      707
           met4       22
------------------------
                   56806


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4656 violations.
    elapsed time = 00:00:01, memory = 1417.08 (MB).
    Completing 20% with 4656 violations.
    elapsed time = 00:00:04, memory = 1417.34 (MB).
    Completing 30% with 3997 violations.
    elapsed time = 00:00:06, memory = 1417.34 (MB).
    Completing 40% with 3997 violations.
    elapsed time = 00:00:09, memory = 1420.95 (MB).
    Completing 50% with 3997 violations.
    elapsed time = 00:00:13, memory = 1420.95 (MB).
    Completing 60% with 4127 violations.
    elapsed time = 00:00:13, memory = 1421.98 (MB).
    Completing 70% with 4127 violations.
    elapsed time = 00:00:16, memory = 1431.77 (MB).
    Completing 80% with 4122 violations.
    elapsed time = 00:00:18, memory = 1431.77 (MB).
    Completing 90% with 4122 violations.
    elapsed time = 00:00:20, memory = 1433.84 (MB).
    Completing 100% with 3475 violations.
    elapsed time = 00:00:22, memory = 1433.84 (MB).
[INFO DRT-0199]   Number of violations = 3515.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    400     77      3
Recheck              0     40      0      0
Short                0   2684    305      5
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:22, memory = 1436.93 (MB), peak = 1436.93 (MB)
Total wire length = 352174 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152480 um.
Total wire length on LAYER met2 = 150070 um.
Total wire length on LAYER met3 = 29191 um.
Total wire length on LAYER met4 = 19730 um.
Total wire length on LAYER met5 = 701 um.
Total number of vias = 56609.
Up-via summary (total 56609):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    28753
           met2     1640
           met3      711
           met4       20
------------------------
                   56609


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3515 violations.
    elapsed time = 00:00:01, memory = 1450.59 (MB).
    Completing 20% with 3515 violations.
    elapsed time = 00:00:01, memory = 1458.59 (MB).
    Completing 30% with 3515 violations.
    elapsed time = 00:00:05, memory = 1460.65 (MB).
    Completing 40% with 2782 violations.
    elapsed time = 00:00:07, memory = 1460.65 (MB).
    Completing 50% with 2782 violations.
    elapsed time = 00:00:09, memory = 1460.65 (MB).
    Completing 60% with 1974 violations.
    elapsed time = 00:00:12, memory = 1463.23 (MB).
    Completing 70% with 1974 violations.
    elapsed time = 00:00:13, memory = 1463.23 (MB).
    Completing 80% with 1974 violations.
    elapsed time = 00:00:17, memory = 1463.23 (MB).
    Completing 90% with 1063 violations.
    elapsed time = 00:00:20, memory = 1463.45 (MB).
    Completing 100% with 287 violations.
    elapsed time = 00:00:22, memory = 1463.71 (MB).
[INFO DRT-0199]   Number of violations = 290.
Viol/Layer        met1   met2
Metal Spacing       81     12
Recheck              3      0
Short              160     34
[INFO DRT-0267] cpu time = 00:02:44, elapsed time = 00:00:22, memory = 1463.71 (MB), peak = 1463.71 (MB)
Total wire length = 351910 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144852 um.
Total wire length on LAYER met2 = 150200 um.
Total wire length on LAYER met3 = 35684 um.
Total wire length on LAYER met4 = 20484 um.
Total wire length on LAYER met5 = 687 um.
Total number of vias = 58438.
Up-via summary (total 58438):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    29681
           met2     2469
           met3      783
           met4       20
------------------------
                   58438


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 290 violations.
    elapsed time = 00:00:00, memory = 1463.71 (MB).
    Completing 20% with 290 violations.
    elapsed time = 00:00:00, memory = 1463.71 (MB).
    Completing 30% with 290 violations.
    elapsed time = 00:00:05, memory = 1463.71 (MB).
    Completing 40% with 144 violations.
    elapsed time = 00:00:05, memory = 1463.71 (MB).
    Completing 50% with 144 violations.
    elapsed time = 00:00:05, memory = 1463.71 (MB).
    Completing 60% with 107 violations.
    elapsed time = 00:00:08, memory = 1465.71 (MB).
    Completing 70% with 107 violations.
    elapsed time = 00:00:08, memory = 1465.71 (MB).
    Completing 80% with 107 violations.
    elapsed time = 00:00:09, memory = 1465.71 (MB).
    Completing 90% with 77 violations.
    elapsed time = 00:00:09, memory = 1465.71 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:09, memory = 1465.71 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer        met1   met2
Metal Spacing       14      0
Short               24      2
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:09, memory = 1465.71 (MB), peak = 1465.71 (MB)
Total wire length = 351867 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144505 um.
Total wire length on LAYER met2 = 150140 um.
Total wire length on LAYER met3 = 35950 um.
Total wire length on LAYER met4 = 20583 um.
Total wire length on LAYER met5 = 687 um.
Total number of vias = 58440.
Up-via summary (total 58440):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    29659
           met2     2493
           met3      783
           met4       20
------------------------
                   58440


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 1465.71 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 1465.71 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1465.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1465.71 (MB), peak = 1465.71 (MB)
Total wire length = 351855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144502 um.
Total wire length on LAYER met2 = 150123 um.
Total wire length on LAYER met3 = 35958 um.
Total wire length on LAYER met4 = 20583 um.
Total wire length on LAYER met5 = 687 um.
Total number of vias = 58444.
Up-via summary (total 58444):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    29661
           met2     2495
           met3      783
           met4       20
------------------------
                   58444


[INFO DRT-0198] Complete detail routing.
Total wire length = 351855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144502 um.
Total wire length on LAYER met2 = 150123 um.
Total wire length on LAYER met3 = 35958 um.
Total wire length on LAYER met4 = 20583 um.
Total wire length on LAYER met5 = 687 um.
Total number of vias = 58444.
Up-via summary (total 58444):.

------------------------
 FR_MASTERSLICE        0
            li1    25485
           met1    29661
           met2     2495
           met3      783
           met4       20
------------------------
                   58444


[INFO DRT-0267] cpu time = 00:13:46, elapsed time = 00:01:43, memory = 1465.71 (MB), peak = 1465.71 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:52.67[h:]min:sec. CPU time: user 916.95 sys 0.52 (814%). Peak memory: 1501080KB.
