
# SystemVerilog Classes

SystemVerilog supports object-oriented classes with single inheritance. A class is defined as follows:

```systemverilog
class MyClass1;
endclass

class MyClass2 extends MyClass1;
endclass
```


