// Seed: 1618810468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_19 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_13;
  assign id_8 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7
    , id_23,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri1 id_16,
    output tri id_17
    , id_24,
    output wand id_18,
    output wire id_19,
    output wor id_20,
    input supply0 id_21
);
  wire id_25 = !1'b0;
  nand primCall (id_17, id_21, id_1, id_6, id_14, id_8, id_23, id_12, id_25, id_0, id_10);
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25,
      id_23,
      id_25,
      id_24,
      id_23,
      id_24,
      id_24,
      id_25,
      id_24
  );
endmodule
