C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\libero_tests\I2C_TEMP1\synthesis  -sap  D:\libero_tests\I2C_TEMP1\synthesis\TEMP1.sap  -otap  D:\libero_tests\I2C_TEMP1\synthesis\TEMP1.tap  -omap  D:\libero_tests\I2C_TEMP1\synthesis\TEMP1.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\libero_tests\I2C_TEMP1\synthesis\synlog\report\TEMP1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  TEMP1  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\libero_tests\I2C_TEMP1\synthesis\scratchproject.prs  -multisrs  -ovm  D:\libero_tests\I2C_TEMP1\synthesis\TEMP1.vm   -freq 100.000   -tcl  D:\libero_tests\I2C_TEMP1\designer\TEMP1\synthesis.fdc  D:\libero_tests\I2C_TEMP1\synthesis\synwork\TEMP1_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  D:\libero_tests\I2C_TEMP1\synthesis\syntmp\TEMP1.plg  -osyn  D:\libero_tests\I2C_TEMP1\synthesis\TEMP1.srm  -prjdir  D:\libero_tests\I2C_TEMP1\synthesis\  -prjname  TEMP1_syn  -log  D:\libero_tests\I2C_TEMP1\synthesis\synlog\TEMP1_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\TEMP1.sap -otap ..\TEMP1.tap -omap ..\TEMP1.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\TEMP1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module TEMP1 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\TEMP1.vm -freq 100.000 -tcl ..\..\designer\TEMP1\synthesis.fdc ..\synwork\TEMP1_prem.srd -devicelib C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam TEMP1.plg -osyn ..\TEMP1.srm -prjdir ..\ -prjname TEMP1_syn -log ..\synlog\TEMP1_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:0 success:1 runtime:3
file:..\temp1.sap|io:o|time:1724760415|size:2147|exec:0|csum:
file:..\temp1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\temp1.map|io:o|time:1724760418|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1724750077|size:3874|exec:0|csum:
file:..\temp1.vm|io:o|time:1724760417|size:150165|exec:0|csum:
file:..\..\designer\temp1\synthesis.fdc|io:i|time:1724760408|size:408|exec:0|csum:848C0C7570051DDE11D5F2BCB3111746
file:..\synwork\temp1_prem.srd|io:i|time:1724760415|size:115239|exec:0|csum:04F7157E4972E78D583A8734D3B6A5C4
file:c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:temp1.plg|io:o|time:1724760418|size:751|exec:0|csum:
file:..\temp1.srm|io:o|time:1724760417|size:8388|exec:0|csum:
file:..\synlog\temp1_fpga_mapper.srr|io:o|time:1724760418|size:28845|exec:0|csum:
file:c:\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
