

================================================================
== Vivado HLS Report for 'dut_vm2x1_base'
================================================================
* Date:           Fri Nov 11 23:14:30 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     68|
|Register         |        -|      -|     138|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     486|    779|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U24  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U25   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  348|  711|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   4|         11|    1|         11|
    |grp_fu_38_p0  |  32|          3|   32|         96|
    |grp_fu_38_p1  |  32|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         |  68|         17|   65|        203|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  10|   0|   10|          0|
    |ap_reg_ptbuf_a2  |  32|   0|   32|          0|
    |ap_reg_ptbuf_b2  |  32|   0|   32|          0|
    |tmp_5_reg_71     |  32|   0|   32|          0|
    |tmp_reg_66       |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 138|   0|  138|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_return  | out |   32| ap_ctrl_hs | dut_vm2x1_base | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | dut_vm2x1_base | return value |
|a1         |  in |   32|   ap_none  |       a1       |    scalar    |
|b1         |  in |   32|   ap_none  |       b1       |    scalar    |
|a2         |  in |   32|   ap_none  |       a2       |    scalar    |
|b2         |  in |   32|   ap_none  |       b2       |    scalar    |
+-----------+-----+-----+------------+----------------+--------------+

