############################################################################
############################################################################
##
## Copyright 2019 International Business Machines
##
## Licensed under the Apache License, Version 2.0 (the "License");
## you may not use this file except in compliance with the License.
## You may obtain a copy of the License at
##
##     http://www.apache.org/licenses/LICENSE-2.0
##
## Unless required by applicable law or agreed to in writing, software
## distributed under the License is distributed on an "AS IS" BASIS,
## WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
## See the License for the specific language governing permissions and
## limitations under the License.
##
############################################################################
############################################################################


#from capi_bsp_timing.xdc
#Alpha Data 9H3 timing constraints

create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports pci_pi_refclk_p0]
set_input_jitter [get_clocks -of_objects [get_ports pci_pi_refclk_p0]] 0.200

set_false_path -from [get_ports *pci_pi_nperst0]

#set_max_delay -datapath_only -from [get_ports *b_flash*] 5.000
#set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME=~ flash0/dff_flash_* && IS_SEQUENTIAL == 1}] -to [get_ports *b_flash*] 5.000
#set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME=~ flash0/dff_flash_* && IS_SEQUENTIAL == 1}] -to [get_ports *o_flash*] 5.000


#set_false_path -from [get_pins {*/XSL9_WRAP/XSL9/RGS/XSL_PARAM_CG_PARREG_RGS_203/gr_data_ff_reg[*]*/C}]
#set_false_path -from [get_pins {*/XSL9_WRAP/XSL9/RGS/XSL_PARAM_CG_PARREG_RGS_10/gr_data_ff_reg[*]*/C}]
#set_false_path -from [get_pins {*/XSL9_WRAP/XSL9/RGS/XSL_PARAM_CG_PARREG_RGS_18/gr_data_ff_reg[*]*/C}]

# no valid objects found from the clocks of 2 lines below => commenting them
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_nets pcihip0_psl_clk]] -to [get_clocks -of_objects [get_nets psl_clk]]         4.000
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_nets psl_clk]]         -to [get_clocks -of_objects [get_nets pcihip0_psl_clk]] 4.000

# Set the 300MHz clk for HBM_REF_CLK and APB_CLK
create_clock -period 3.332 -name refclk300_p [get_ports refclk300_p]
#create_clock -period 3.333 -name refclk [get_ports {refclk300_p}]
set_property PACKAGE_PIN AY31 [get_ports refclk300_n]
set_property PACKAGE_PIN BA31 [get_ports refclk300_p]

set_property IOSTANDARD LVDS [get_ports refclk300_p]
set_property IOSTANDARD LVDS [get_ports refclk300_n]

set_property DIFF_TERM_ADV TERM_100 [get_ports refclk300_p]
set_property DIFF_TERM_ADV TERM_100 [get_ports refclk300_n]

# no valid objects found from the pins of 24lines below => commenting them
#set_false_path -through [get_pins */reset75_sync_inst/inst/*_reg/CLR]
#set_false_path -through [get_pins */reset75_sync_inst/inst/q0_reg/D]

#set_false_path -through [get_pins */reset300_sync_inst/inst/*_reg/CLR]
#set_false_path -through [get_pins */reset300_sync_inst/inst/q0_reg/D]

#from capi_bsp_io.xdc
#Alpha Data 9H3 I/O constraints

#PCIe
#set_property IOSTANDARD LVCMOS18 [get_ports pci_pi_nperst0]
#set_property PACKAGE_PIN AJ31 [get_ports pci_pi_nperst0]
#set_property PULLUP true [get_ports *pci_pi_nperst0]
#
#set_property PACKAGE_PIN AA6 [get_ports pci_pi_refclk_n0]
#set_property PACKAGE_PIN AA7 [get_ports pci_pi_refclk_p0]
#
#set_property PACKAGE_PIN H4 [get_ports pci0_o_txn_out0]
#set_property PACKAGE_PIN K4 [get_ports pci0_o_txn_out1]
#set_property PACKAGE_PIN M4 [get_ports pci0_o_txn_out2]
#set_property PACKAGE_PIN P4 [get_ports pci0_o_txn_out3]
#set_property PACKAGE_PIN T4 [get_ports pci0_o_txn_out4]
#set_property PACKAGE_PIN V4 [get_ports pci0_o_txn_out5]
#set_property PACKAGE_PIN AB4 [get_ports pci0_o_txn_out6]
#set_property PACKAGE_PIN AD4 [get_ports pci0_o_txn_out7]
#
##Flash Interface
#set_property PACKAGE_PIN AG30 [get_ports {spi_miso_secondary}]
#set_property PACKAGE_PIN AF30 [get_ports {spi_mosi_secondary}]
#set_property PACKAGE_PIN AV30 [get_ports {spi_cen_secondary}]
#set_property IOSTANDARD LVCMOS18 [get_ports {spi_miso_secondary}]
#set_property IOSTANDARD LVCMOS18 [get_ports {spi_mosi_secondary}]
#set_property IOSTANDARD LVCMOS18 [get_ports {spi_cen_secondary}]


