// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pitchshifting (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        amplitude_V_address0,
        amplitude_V_ce0,
        amplitude_V_q0,
        angle_V_address0,
        angle_V_ce0,
        angle_V_q0,
        previousPhase_V_address0,
        previousPhase_V_ce0,
        previousPhase_V_q0,
        time_domain_V_address0,
        time_domain_V_ce0,
        time_domain_V_we0,
        time_domain_V_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] amplitude_V_address0;
output   amplitude_V_ce0;
input  [31:0] amplitude_V_q0;
output  [9:0] angle_V_address0;
output   angle_V_ce0;
input  [31:0] angle_V_q0;
output  [9:0] previousPhase_V_address0;
output   previousPhase_V_ce0;
input  [0:0] previousPhase_V_q0;
output  [9:0] time_domain_V_address0;
output   time_domain_V_ce0;
output   time_domain_V_we0;
output  [31:0] time_domain_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg amplitude_V_ce0;
reg angle_V_ce0;
reg previousPhase_V_ce0;
reg time_domain_V_ce0;
reg time_domain_V_we0;
reg   [5:0] ap_CS_fsm = 6'b000000;
wire   [9:0] wn_V_1_address0;
reg    wn_V_1_ce0;
wire   [19:0] wn_V_1_q0;
wire   [31:0] grp_fu_391_p2;
reg   [0:0] tmp_i_reg_1364;
reg   [0:0] tmp_i_50_reg_1368;
reg   [0:0] tmp_68_i_reg_1372;
wire    grp_cordic_fu_376_ap_done;
wire   [31:0] grp_fu_397_p2;
wire   [10:0] i_fu_421_p2;
reg   [10:0] i_reg_1137;
wire   [63:0] tmp_fu_427_p1;
reg   [63:0] tmp_reg_1142;
wire   [0:0] exitcond5_fu_415_p2;
wire   [40:0] next_mul7_fu_433_p2;
reg   [40:0] next_mul7_reg_1160;
reg   [30:0] p_lshr_f_cast_reg_1165;
wire   [31:0] deltaPhiPrime_fu_462_p2;
reg   [31:0] deltaPhiPrime_reg_1170;
wire   [0:0] tmp_s_fu_477_p2;
reg   [0:0] tmp_s_reg_1175;
wire   [31:0] tmp_39_fu_483_p1;
reg   [31:0] tmp_39_reg_1179;
reg   [0:0] tmp_40_reg_1184;
wire   [51:0] t_V_fu_495_p3;
reg   [51:0] t_V_reg_1190;
wire   [104:0] grp_fu_506_p2;
reg   [104:0] mul_i_reg_1200;
wire   [30:0] trunc_i_cast_fu_533_p1;
reg   [30:0] trunc_i_cast_reg_1206;
wire   [30:0] neg_ti_i_fu_537_p2;
reg   [30:0] neg_ti_i_reg_1211;
wire   [31:0] result_fu_594_p3;
reg   [31:0] result_reg_1216;
wire   [51:0] grp_fu_611_p2;
reg   [51:0] rhs_V3_i_cast_reg_1226;
wire   [32:0] next_mul_fu_645_p2;
reg   [32:0] next_mul_reg_1231;
reg   [22:0] p_lshr_f1_cast_reg_1236;
reg   [9:0] phaseCumulative_V_addr_1_reg_1246;
reg   [0:0] tmp_55_reg_1251;
reg   [23:0] tmp_31_reg_1256;
reg   [23:0] tmp_32_reg_1261;
wire   [25:0] trueFreq_fu_729_p2;
reg   [25:0] trueFreq_reg_1266;
wire   [31:0] grp_fu_738_p2;
reg   [31:0] r_V_16_reg_1276;
wire   [10:0] j_1_fu_756_p2;
reg   [10:0] j_1_reg_1284;
wire   [63:0] tmp_5_fu_762_p1;
reg   [63:0] tmp_5_reg_1289;
wire   [0:0] exitcond4_fu_750_p2;
wire   [51:0] t_V_7_fu_767_p3;
reg   [51:0] t_V_7_reg_1301;
reg   [0:0] tmp_49_reg_1311;
wire   [104:0] grp_fu_779_p2;
reg   [104:0] mul_i1_reg_1317;
wire   [30:0] trunc_i1_cast_fu_814_p1;
reg   [30:0] trunc_i1_cast_reg_1323;
wire   [30:0] neg_ti_i1_fu_818_p2;
reg   [30:0] neg_ti_i1_reg_1328;
wire   [31:0] result_2_fu_875_p3;
reg   [31:0] result_2_reg_1333;
wire   [51:0] grp_fu_892_p2;
reg   [51:0] rhs_V3_i58_cast_reg_1343;
wire   [31:0] real_angle_V_fu_902_p4;
reg   [31:0] real_angle_V_reg_1348;
reg   [30:0] agg_result_V_i61_cast1_reg_1353;
reg   [20:0] agg_result_V_i61_cast_reg_1358;
wire   [0:0] tmp_i_fu_933_p2;
wire   [0:0] tmp_i_50_fu_939_p2;
wire   [0:0] tmp_68_i_fu_945_p2;
wire   [31:0] r_V_65_i_cast_fu_956_p1;
reg   [31:0] r_V_65_i_cast_reg_1376;
wire   [31:0] r_V_64_i_cast_fu_966_p1;
reg   [31:0] r_V_64_i_cast_reg_1396;
wire   [31:0] r_V_i_cast_fu_976_p1;
reg   [31:0] r_V_i_cast_reg_1401;
wire   [51:0] OP1_V_cast_fu_981_p1;
wire   [10:0] m_1_fu_1033_p2;
reg   [10:0] m_1_reg_1435;
wire   [63:0] tmp_16_fu_1039_p1;
reg   [63:0] tmp_16_reg_1440;
wire   [0:0] exitcond3_fu_1027_p2;
reg   [0:0] tmp_56_reg_1470;
wire   [156:0] grp_fu_1071_p2;
reg   [156:0] mul_reg_1476;
wire   [156:0] neg_mul_fu_1085_p2;
reg   [156:0] neg_mul_reg_1481;
reg   [9:0] deltaPhiPrimeMod_V_address0;
reg    deltaPhiPrimeMod_V_ce0;
reg    deltaPhiPrimeMod_V_we0;
reg   [31:0] deltaPhiPrimeMod_V_d0;
wire   [31:0] deltaPhiPrimeMod_V_q0;
reg   [9:0] phaseCumulative_V_address0;
reg    phaseCumulative_V_ce0;
reg    phaseCumulative_V_we0;
wire   [31:0] phaseCumulative_V_d0;
wire   [31:0] phaseCumulative_V_q0;
reg   [9:0] real_V_address0;
reg    real_V_ce0;
reg    real_V_we0;
reg   [31:0] real_V_d0;
wire   [31:0] real_V_q0;
wire   [9:0] real_V_address1;
reg    real_V_ce1;
wire   [31:0] real_V_q1;
reg   [9:0] imag_V_address0;
reg    imag_V_ce0;
reg    imag_V_we0;
reg   [31:0] imag_V_d0;
wire   [31:0] imag_V_q0;
wire   [9:0] imag_V_address1;
reg    imag_V_ce1;
wire   [31:0] imag_V_q1;
wire    grp_IFFT_fu_370_ap_start;
wire    grp_IFFT_fu_370_ap_done;
wire    grp_IFFT_fu_370_ap_idle;
wire    grp_IFFT_fu_370_ap_ready;
wire   [9:0] grp_IFFT_fu_370_xreal_V_address0;
wire    grp_IFFT_fu_370_xreal_V_ce0;
wire    grp_IFFT_fu_370_xreal_V_we0;
wire   [31:0] grp_IFFT_fu_370_xreal_V_d0;
wire   [31:0] grp_IFFT_fu_370_xreal_V_q0;
wire   [9:0] grp_IFFT_fu_370_xreal_V_address1;
wire    grp_IFFT_fu_370_xreal_V_ce1;
wire   [31:0] grp_IFFT_fu_370_xreal_V_q1;
wire   [9:0] grp_IFFT_fu_370_ximag_V_address0;
wire    grp_IFFT_fu_370_ximag_V_ce0;
wire    grp_IFFT_fu_370_ximag_V_we0;
wire   [31:0] grp_IFFT_fu_370_ximag_V_d0;
wire   [31:0] grp_IFFT_fu_370_ximag_V_q0;
wire   [9:0] grp_IFFT_fu_370_ximag_V_address1;
wire    grp_IFFT_fu_370_ximag_V_ce1;
wire   [31:0] grp_IFFT_fu_370_ximag_V_q1;
wire    grp_cordic_fu_376_ap_start;
wire    grp_cordic_fu_376_ap_idle;
wire    grp_cordic_fu_376_ap_ready;
reg   [31:0] grp_cordic_fu_376_theta_V;
wire   [31:0] grp_cordic_fu_376_ap_return_0;
wire   [31:0] grp_cordic_fu_376_ap_return_1;
reg   [10:0] i_5_reg_287;
reg   [32:0] phi_mul_reg_298;
reg   [40:0] phi_mul6_reg_310;
reg   [10:0] j_reg_321;
reg   [31:0] sin_value_V_reg_332;
reg   [31:0] cos_value_V_reg_345;
reg   [10:0] m_reg_358;
reg    grp_IFFT_fu_370_ap_start_ap_start_reg = 1'b0;
reg    grp_cordic_fu_376_ap_start_ap_start_reg = 1'b0;
wire   [9:0] deltaPhiPrimeMod_V_addr_1_gep_fu_180_p3;
wire   [9:0] deltaPhiPrimeMod_V_addr_gep_fu_191_p3;
wire   [31:0] r_V_8_fu_631_p2;
wire   [31:0] r_V_7_fu_638_p2;
wire   [31:0] p_Val2_46_fu_449_p1;
wire   [31:0] deltaPhi_fu_453_p2;
wire   [31:0] tmp_13_fu_459_p1;
wire   [32:0] r_V_fu_471_p0;
wire   [32:0] r_V_fu_471_p2;
wire   [51:0] grp_fu_506_p0;
wire   [52:0] grp_fu_506_p1;
wire   [104:0] neg_mul_i_fu_512_p2;
wire   [104:0] sel_i_fu_517_p3;
wire   [29:0] tmp_41_fu_523_p4;
wire   [30:0] neg_ti_i_fu_537_p1;
wire   [30:0] tmp_i5_fu_543_p3;
wire   [10:0] tmp_45_fu_548_p4;
wire   [31:0] ret_V_1_i_fu_574_p0;
wire   [31:0] tmp_i6_fu_558_p1;
wire   [19:0] tmp_47_fu_570_p1;
wire   [0:0] tmp_1_i_fu_580_p2;
wire   [31:0] p_i_fu_586_p1;
wire   [31:0] ret_V_1_i_fu_574_p2;
wire   [0:0] tmp_46_fu_562_p3;
wire   [31:0] p_i_fu_586_p3;
wire   [31:0] result_fu_594_p2;
wire   [31:0] tmp_48_fu_602_p2;
wire   [31:0] grp_fu_611_p0;
wire   [22:0] grp_fu_611_p1;
wire   [51:0] r_V_32_fu_617_p2;
wire   [31:0] p_Val2_55_fu_621_p4;
wire   [51:0] t_V_1_fu_661_p3;
wire   [51:0] p_neg1_fu_677_p2;
wire   [24:0] p_lshr1_cast_fu_703_p1;
wire   [24:0] p_neg_t1_fu_706_p2;
wire   [24:0] tmp_21_cast_fu_712_p1;
wire   [24:0] tmp_12_fu_715_p3;
wire   [25:0] trueFreq_fu_729_p0;
wire   [25:0] tmp_25_cast_fu_726_p1;
wire   [25:0] grp_fu_738_p0;
wire   [8:0] grp_fu_738_p1;
wire   [51:0] grp_fu_779_p0;
wire   [52:0] grp_fu_779_p1;
wire   [104:0] neg_mul_i1_fu_793_p2;
wire   [104:0] sel_i1_fu_798_p3;
wire   [29:0] tmp_50_fu_804_p4;
wire   [30:0] neg_ti_i1_fu_818_p1;
wire   [30:0] tmp_i1_fu_824_p3;
wire   [10:0] tmp_51_fu_829_p4;
wire   [31:0] ret_V_1_i1_fu_855_p0;
wire   [31:0] tmp_i1_49_fu_839_p1;
wire   [19:0] tmp_53_fu_851_p1;
wire   [0:0] tmp_1_i1_fu_861_p2;
wire   [31:0] p_i1_fu_867_p1;
wire   [31:0] ret_V_1_i1_fu_855_p2;
wire   [0:0] tmp_52_fu_843_p3;
wire   [31:0] p_i1_fu_867_p3;
wire   [31:0] result_2_fu_875_p2;
wire   [31:0] tmp_54_fu_883_p2;
wire   [31:0] grp_fu_892_p0;
wire   [22:0] grp_fu_892_p1;
wire   [51:0] r_V_33_fu_898_p2;
wire   [30:0] r_V_65_i_fu_951_p2;
wire   [20:0] r_V_64_i_fu_961_p2;
wire   [20:0] r_V_i_fu_971_p2;
wire   [31:0] grp_fu_989_p0;
wire   [31:0] grp_fu_989_p1;
wire   [31:0] grp_fu_999_p0;
wire   [31:0] grp_fu_999_p1;
wire   [51:0] grp_fu_989_p2;
wire   [51:0] grp_fu_999_p2;
wire   [19:0] grp_fu_1053_p0;
wire   [31:0] grp_fu_1053_p1;
wire   [51:0] grp_fu_1053_p2;
wire   [71:0] tmp_33_fu_1059_p3;
wire   [71:0] grp_fu_1071_p0;
wire   [84:0] grp_fu_1071_p1;
wire   [156:0] sel_fu_1091_p3;
wire   [51:0] tmp_57_fu_1096_p4;
wire   [64:0] neg_ti_fu_1110_p1;
wire   [64:0] trunc_cast_fu_1106_p1;
wire   [64:0] neg_ti_fu_1110_p2;
wire   [64:0] tmp_18_fu_1116_p2;
wire   [64:0] tmp_18_fu_1116_p3;
wire    grp_fu_506_ce;
wire    grp_fu_611_ce;
wire    grp_fu_738_ce;
wire    grp_fu_779_ce;
wire    grp_fu_892_ce;
wire    grp_fu_989_ce;
wire    grp_fu_999_ce;
wire    grp_fu_1053_ce;
wire    grp_fu_1071_ce;
reg   [5:0] ap_NS_fsm;
wire   [51:0] grp_fu_1053_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_st11_fsm_10 = 6'b1010;
parameter    ap_ST_st12_fsm_11 = 6'b1011;
parameter    ap_ST_st13_fsm_12 = 6'b1100;
parameter    ap_ST_st14_fsm_13 = 6'b1101;
parameter    ap_ST_st15_fsm_14 = 6'b1110;
parameter    ap_ST_st16_fsm_15 = 6'b1111;
parameter    ap_ST_st17_fsm_16 = 6'b10000;
parameter    ap_ST_st18_fsm_17 = 6'b10001;
parameter    ap_ST_st19_fsm_18 = 6'b10010;
parameter    ap_ST_st20_fsm_19 = 6'b10011;
parameter    ap_ST_st21_fsm_20 = 6'b10100;
parameter    ap_ST_st22_fsm_21 = 6'b10101;
parameter    ap_ST_st23_fsm_22 = 6'b10110;
parameter    ap_ST_st24_fsm_23 = 6'b10111;
parameter    ap_ST_st25_fsm_24 = 6'b11000;
parameter    ap_ST_st26_fsm_25 = 6'b11001;
parameter    ap_ST_st27_fsm_26 = 6'b11010;
parameter    ap_ST_st28_fsm_27 = 6'b11011;
parameter    ap_ST_st29_fsm_28 = 6'b11100;
parameter    ap_ST_st30_fsm_29 = 6'b11101;
parameter    ap_ST_st31_fsm_30 = 6'b11110;
parameter    ap_ST_st32_fsm_31 = 6'b11111;
parameter    ap_ST_st33_fsm_32 = 6'b100000;
parameter    ap_ST_st34_fsm_33 = 6'b100001;
parameter    ap_ST_st35_fsm_34 = 6'b100010;
parameter    ap_ST_st36_fsm_35 = 6'b100011;
parameter    ap_ST_st37_fsm_36 = 6'b100100;
parameter    ap_ST_st38_fsm_37 = 6'b100101;
parameter    ap_ST_st39_fsm_38 = 6'b100110;
parameter    ap_ST_st40_fsm_39 = 6'b100111;
parameter    ap_ST_st41_fsm_40 = 6'b101000;
parameter    ap_ST_st42_fsm_41 = 6'b101001;
parameter    ap_ST_st43_fsm_42 = 6'b101010;
parameter    ap_ST_st44_fsm_43 = 6'b101011;
parameter    ap_ST_st45_fsm_44 = 6'b101100;
parameter    ap_ST_st46_fsm_45 = 6'b101101;
parameter    ap_ST_st47_fsm_46 = 6'b101110;
parameter    ap_ST_st48_fsm_47 = 6'b101111;
parameter    ap_ST_st49_fsm_48 = 6'b110000;
parameter    ap_ST_st50_fsm_49 = 6'b110001;
parameter    ap_ST_st51_fsm_50 = 6'b110010;
parameter    ap_ST_st52_fsm_51 = 6'b110011;
parameter    ap_ST_st53_fsm_52 = 6'b110100;
parameter    ap_ST_st54_fsm_53 = 6'b110101;
parameter    ap_ST_st55_fsm_54 = 6'b110110;
parameter    ap_ST_st56_fsm_55 = 6'b110111;
parameter    ap_ST_st57_fsm_56 = 6'b111000;
parameter    ap_ST_st58_fsm_57 = 6'b111001;
parameter    ap_ST_st59_fsm_58 = 6'b111010;
parameter    ap_ST_st60_fsm_59 = 6'b111011;
parameter    ap_ST_st61_fsm_60 = 6'b111100;
parameter    ap_ST_st62_fsm_61 = 6'b111101;
parameter    ap_ST_st63_fsm_62 = 6'b111110;
parameter    ap_ST_st64_fsm_63 = 6'b111111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv41_0 = 41'b00000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv41_6487EC00 = 41'b1100100100001111110110000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv33_3243F6 = 33'b1100100100001111110110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv105_145F30B21788BC = 105'b10100010111110011000010110010000101111000100010111100;
parameter    ap_const_lv105_0 = 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv52_6487EC = 52'b11001001000011111101100;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_3243F6 = 32'b1100100100001111110110;
parameter    ap_const_lv32_FFCDBC0A = 32'b11111111110011011011110000001010;
parameter    ap_const_lv33_6487EC = 33'b11001001000011111101100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv32_143 = 32'b101000011;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_1921FB = 32'b110010010000111111011;
parameter    ap_const_lv32_4B65F1 = 32'b10010110110010111110001;
parameter    ap_const_lv31_7FB49A0F = 31'b1111111101101001001101000001111;
parameter    ap_const_lv21_DBC0A = 21'b11011011110000001010;
parameter    ap_const_lv21_6DE05 = 21'b1101101111000000101;
parameter    ap_const_lv157_lc_1 = 157'b1011010100000100111101100110011111110011110010110100101101010110100110111001101010111;
parameter    ap_const_lv157_lc_2 = 157'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_69 = 32'b1101001;
parameter    ap_const_lv32_9C = 32'b10011100;
parameter    ap_const_lv65_0 = 65'b00000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;


pitchshifting_wn_V_1 #(
    .DataWidth( 20 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
wn_V_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( wn_V_1_address0 ),
    .ce0( wn_V_1_ce0 ),
    .q0( wn_V_1_q0 )
);

pitchshifting_deltaPhiPrimeMod_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
deltaPhiPrimeMod_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( deltaPhiPrimeMod_V_address0 ),
    .ce0( deltaPhiPrimeMod_V_ce0 ),
    .we0( deltaPhiPrimeMod_V_we0 ),
    .d0( deltaPhiPrimeMod_V_d0 ),
    .q0( deltaPhiPrimeMod_V_q0 )
);

pitchshifting_deltaPhiPrimeMod_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
phaseCumulative_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( phaseCumulative_V_address0 ),
    .ce0( phaseCumulative_V_ce0 ),
    .we0( phaseCumulative_V_we0 ),
    .d0( phaseCumulative_V_d0 ),
    .q0( phaseCumulative_V_q0 )
);

pitchshifting_real_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
real_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( real_V_address0 ),
    .ce0( real_V_ce0 ),
    .we0( real_V_we0 ),
    .d0( real_V_d0 ),
    .q0( real_V_q0 ),
    .address1( real_V_address1 ),
    .ce1( real_V_ce1 ),
    .q1( real_V_q1 )
);

pitchshifting_real_V #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
imag_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( imag_V_address0 ),
    .ce0( imag_V_ce0 ),
    .we0( imag_V_we0 ),
    .d0( imag_V_d0 ),
    .q0( imag_V_q0 ),
    .address1( imag_V_address1 ),
    .ce1( imag_V_ce1 ),
    .q1( imag_V_q1 )
);

IFFT grp_IFFT_fu_370(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_IFFT_fu_370_ap_start ),
    .ap_done( grp_IFFT_fu_370_ap_done ),
    .ap_idle( grp_IFFT_fu_370_ap_idle ),
    .ap_ready( grp_IFFT_fu_370_ap_ready ),
    .xreal_V_address0( grp_IFFT_fu_370_xreal_V_address0 ),
    .xreal_V_ce0( grp_IFFT_fu_370_xreal_V_ce0 ),
    .xreal_V_we0( grp_IFFT_fu_370_xreal_V_we0 ),
    .xreal_V_d0( grp_IFFT_fu_370_xreal_V_d0 ),
    .xreal_V_q0( grp_IFFT_fu_370_xreal_V_q0 ),
    .xreal_V_address1( grp_IFFT_fu_370_xreal_V_address1 ),
    .xreal_V_ce1( grp_IFFT_fu_370_xreal_V_ce1 ),
    .xreal_V_q1( grp_IFFT_fu_370_xreal_V_q1 ),
    .ximag_V_address0( grp_IFFT_fu_370_ximag_V_address0 ),
    .ximag_V_ce0( grp_IFFT_fu_370_ximag_V_ce0 ),
    .ximag_V_we0( grp_IFFT_fu_370_ximag_V_we0 ),
    .ximag_V_d0( grp_IFFT_fu_370_ximag_V_d0 ),
    .ximag_V_q0( grp_IFFT_fu_370_ximag_V_q0 ),
    .ximag_V_address1( grp_IFFT_fu_370_ximag_V_address1 ),
    .ximag_V_ce1( grp_IFFT_fu_370_ximag_V_ce1 ),
    .ximag_V_q1( grp_IFFT_fu_370_ximag_V_q1 )
);

cordic grp_cordic_fu_376(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_cordic_fu_376_ap_start ),
    .ap_done( grp_cordic_fu_376_ap_done ),
    .ap_idle( grp_cordic_fu_376_ap_idle ),
    .ap_ready( grp_cordic_fu_376_ap_ready ),
    .theta_V( grp_cordic_fu_376_theta_V ),
    .ap_return_0( grp_cordic_fu_376_ap_return_0 ),
    .ap_return_1( grp_cordic_fu_376_ap_return_1 )
);

combine_mul_52s_53ns_105_11 #(
    .ID( 37 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 105 ))
combine_mul_52s_53ns_105_11_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_506_p0 ),
    .din1( grp_fu_506_p1 ),
    .ce( grp_fu_506_ce ),
    .dout( grp_fu_506_p2 )
);

combine_mul_32s_23ns_52_3 #(
    .ID( 38 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 52 ))
combine_mul_32s_23ns_52_3_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_611_p0 ),
    .din1( grp_fu_611_p1 ),
    .ce( grp_fu_611_ce ),
    .dout( grp_fu_611_p2 )
);

combine_mul_26s_9ns_32_3 #(
    .ID( 39 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
combine_mul_26s_9ns_32_3_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_738_p0 ),
    .din1( grp_fu_738_p1 ),
    .ce( grp_fu_738_ce ),
    .dout( grp_fu_738_p2 )
);

combine_mul_52s_53ns_105_11 #(
    .ID( 40 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 105 ))
combine_mul_52s_53ns_105_11_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_779_p0 ),
    .din1( grp_fu_779_p1 ),
    .ce( grp_fu_779_ce ),
    .dout( grp_fu_779_p2 )
);

combine_mul_32s_23ns_52_3 #(
    .ID( 41 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 52 ))
combine_mul_32s_23ns_52_3_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_892_p0 ),
    .din1( grp_fu_892_p1 ),
    .ce( grp_fu_892_ce ),
    .dout( grp_fu_892_p2 )
);

combine_mul_32s_32s_52_6 #(
    .ID( 42 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
combine_mul_32s_32s_52_6_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_989_p0 ),
    .din1( grp_fu_989_p1 ),
    .ce( grp_fu_989_ce ),
    .dout( grp_fu_989_p2 )
);

combine_mul_32s_32s_52_6 #(
    .ID( 43 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
combine_mul_32s_32s_52_6_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_999_p0 ),
    .din1( grp_fu_999_p1 ),
    .ce( grp_fu_999_ce ),
    .dout( grp_fu_999_p2 )
);

combine_mul_20ns_32s_52_3 #(
    .ID( 44 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
combine_mul_20ns_32s_52_3_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1053_p0 ),
    .din1( grp_fu_1053_p1 ),
    .ce( grp_fu_1053_ce ),
    .dout( grp_fu_1053_p2 )
);

combine_mul_72s_85ns_157_2 #(
    .ID( 45 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 85 ),
    .dout_WIDTH( 157 ))
combine_mul_72s_85ns_157_2_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1071_p0 ),
    .din1( grp_fu_1071_p1 ),
    .ce( grp_fu_1071_ce ),
    .dout( grp_fu_1071_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_IFFT_fu_370_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_IFFT_fu_370_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_IFFT_fu_370_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st29_fsm_28 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_750_p2))) begin
            grp_IFFT_fu_370_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_IFFT_fu_370_ap_ready)) begin
            grp_IFFT_fu_370_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_cordic_fu_376_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_cordic_fu_376_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_cordic_fu_376_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st47_fsm_46 == ap_CS_fsm) | (ap_ST_st49_fsm_48 == ap_CS_fsm) | (ap_ST_st50_fsm_49 == ap_CS_fsm) | ((ap_ST_st46_fsm_45 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_i_fu_933_p2)))) begin
            grp_cordic_fu_376_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_cordic_fu_376_ap_ready)) begin
            grp_cordic_fu_376_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st51_fsm_50 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_cordic_fu_376_ap_done))) begin
        cos_value_V_reg_345 <= grp_cordic_fu_376_ap_return_1;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        cos_value_V_reg_345 <= grp_fu_397_p2;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        cos_value_V_reg_345 <= grp_fu_391_p2;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        cos_value_V_reg_345 <= grp_cordic_fu_376_ap_return_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_5_reg_287 <= ap_const_lv11_0;
    end else if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        i_5_reg_287 <= i_reg_1137;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_415_p2))) begin
        j_reg_321 <= ap_const_lv11_0;
    end else if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        j_reg_321 <= j_1_reg_1284;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st64_fsm_63 == ap_CS_fsm)) begin
        m_reg_358 <= m_1_reg_1435;
    end else if (((ap_ST_st58_fsm_57 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_IFFT_fu_370_ap_done))) begin
        m_reg_358 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        phi_mul6_reg_310 <= ap_const_lv41_0;
    end else if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        phi_mul6_reg_310 <= next_mul7_reg_1160;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        phi_mul_reg_298 <= ap_const_lv33_0;
    end else if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        phi_mul_reg_298 <= next_mul_reg_1231;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st51_fsm_50 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_cordic_fu_376_ap_done))) begin
        sin_value_V_reg_332 <= grp_cordic_fu_376_ap_return_0;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        sin_value_V_reg_332 <= grp_cordic_fu_376_ap_return_1;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        sin_value_V_reg_332 <= grp_fu_397_p2;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        sin_value_V_reg_332 <= grp_fu_391_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st46_fsm_45 == ap_CS_fsm)) begin
        agg_result_V_i61_cast1_reg_1353 <= {{r_V_33_fu_898_p2[ap_const_lv32_32 : ap_const_lv32_14]}};
        agg_result_V_i61_cast_reg_1358 <= {{r_V_33_fu_898_p2[ap_const_lv32_28 : ap_const_lv32_14]}};
        real_angle_V_reg_1348 <= {{r_V_33_fu_898_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_i_reg_1364 <= tmp_i_fu_933_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        deltaPhiPrime_reg_1170 <= deltaPhiPrime_fu_462_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_1137 <= i_fu_421_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st29_fsm_28 == ap_CS_fsm)) begin
        j_1_reg_1284 <= j_1_fu_756_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st59_fsm_58 == ap_CS_fsm)) begin
        m_1_reg_1435 <= m_1_fu_1033_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st40_fsm_39 == ap_CS_fsm)) begin
        mul_i1_reg_1317 <= grp_fu_779_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        mul_i_reg_1200 <= grp_fu_506_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st63_fsm_62 == ap_CS_fsm)) begin
        mul_reg_1476 <= grp_fu_1071_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st63_fsm_62 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_56_reg_1470))) begin
        neg_mul_reg_1481 <= neg_mul_fu_1085_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st41_fsm_40 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_49_reg_1311))) begin
        neg_ti_i1_reg_1328 <= neg_ti_i1_fu_818_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st16_fsm_15 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_40_reg_1184))) begin
        neg_ti_i_reg_1211 <= neg_ti_i_fu_537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond5_fu_415_p2))) begin
        next_mul7_reg_1160 <= next_mul7_fu_433_p2;
        p_lshr_f_cast_reg_1165 <= {{phi_mul6_reg_310[ap_const_lv32_28 : ap_const_lv32_A]}};
        tmp_reg_1142[0] <= tmp_fu_427_p1[0];
tmp_reg_1142[1] <= tmp_fu_427_p1[1];
tmp_reg_1142[2] <= tmp_fu_427_p1[2];
tmp_reg_1142[3] <= tmp_fu_427_p1[3];
tmp_reg_1142[4] <= tmp_fu_427_p1[4];
tmp_reg_1142[5] <= tmp_fu_427_p1[5];
tmp_reg_1142[6] <= tmp_fu_427_p1[6];
tmp_reg_1142[7] <= tmp_fu_427_p1[7];
tmp_reg_1142[8] <= tmp_fu_427_p1[8];
tmp_reg_1142[9] <= tmp_fu_427_p1[9];
tmp_reg_1142[10] <= tmp_fu_427_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        next_mul_reg_1231 <= next_mul_fu_645_p2;
        p_lshr_f1_cast_reg_1236 <= {{phi_mul_reg_298[ap_const_lv32_20 : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        phaseCumulative_V_addr_1_reg_1246 <= tmp_reg_1142;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        r_V_16_reg_1276 <= grp_fu_738_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st49_fsm_48 == ap_CS_fsm)) begin
        r_V_64_i_cast_reg_1396[0] <= r_V_64_i_cast_fu_966_p1[0];
r_V_64_i_cast_reg_1396[1] <= r_V_64_i_cast_fu_966_p1[1];
r_V_64_i_cast_reg_1396[2] <= r_V_64_i_cast_fu_966_p1[2];
r_V_64_i_cast_reg_1396[3] <= r_V_64_i_cast_fu_966_p1[3];
r_V_64_i_cast_reg_1396[4] <= r_V_64_i_cast_fu_966_p1[4];
r_V_64_i_cast_reg_1396[5] <= r_V_64_i_cast_fu_966_p1[5];
r_V_64_i_cast_reg_1396[6] <= r_V_64_i_cast_fu_966_p1[6];
r_V_64_i_cast_reg_1396[7] <= r_V_64_i_cast_fu_966_p1[7];
r_V_64_i_cast_reg_1396[8] <= r_V_64_i_cast_fu_966_p1[8];
r_V_64_i_cast_reg_1396[9] <= r_V_64_i_cast_fu_966_p1[9];
r_V_64_i_cast_reg_1396[10] <= r_V_64_i_cast_fu_966_p1[10];
r_V_64_i_cast_reg_1396[11] <= r_V_64_i_cast_fu_966_p1[11];
r_V_64_i_cast_reg_1396[12] <= r_V_64_i_cast_fu_966_p1[12];
r_V_64_i_cast_reg_1396[13] <= r_V_64_i_cast_fu_966_p1[13];
r_V_64_i_cast_reg_1396[14] <= r_V_64_i_cast_fu_966_p1[14];
r_V_64_i_cast_reg_1396[15] <= r_V_64_i_cast_fu_966_p1[15];
r_V_64_i_cast_reg_1396[16] <= r_V_64_i_cast_fu_966_p1[16];
r_V_64_i_cast_reg_1396[17] <= r_V_64_i_cast_fu_966_p1[17];
r_V_64_i_cast_reg_1396[18] <= r_V_64_i_cast_fu_966_p1[18];
r_V_64_i_cast_reg_1396[19] <= r_V_64_i_cast_fu_966_p1[19];
r_V_64_i_cast_reg_1396[20] <= r_V_64_i_cast_fu_966_p1[20];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st47_fsm_46 == ap_CS_fsm)) begin
        r_V_65_i_cast_reg_1376[0] <= r_V_65_i_cast_fu_956_p1[0];
r_V_65_i_cast_reg_1376[1] <= r_V_65_i_cast_fu_956_p1[1];
r_V_65_i_cast_reg_1376[2] <= r_V_65_i_cast_fu_956_p1[2];
r_V_65_i_cast_reg_1376[3] <= r_V_65_i_cast_fu_956_p1[3];
r_V_65_i_cast_reg_1376[4] <= r_V_65_i_cast_fu_956_p1[4];
r_V_65_i_cast_reg_1376[5] <= r_V_65_i_cast_fu_956_p1[5];
r_V_65_i_cast_reg_1376[6] <= r_V_65_i_cast_fu_956_p1[6];
r_V_65_i_cast_reg_1376[7] <= r_V_65_i_cast_fu_956_p1[7];
r_V_65_i_cast_reg_1376[8] <= r_V_65_i_cast_fu_956_p1[8];
r_V_65_i_cast_reg_1376[9] <= r_V_65_i_cast_fu_956_p1[9];
r_V_65_i_cast_reg_1376[10] <= r_V_65_i_cast_fu_956_p1[10];
r_V_65_i_cast_reg_1376[11] <= r_V_65_i_cast_fu_956_p1[11];
r_V_65_i_cast_reg_1376[12] <= r_V_65_i_cast_fu_956_p1[12];
r_V_65_i_cast_reg_1376[13] <= r_V_65_i_cast_fu_956_p1[13];
r_V_65_i_cast_reg_1376[14] <= r_V_65_i_cast_fu_956_p1[14];
r_V_65_i_cast_reg_1376[15] <= r_V_65_i_cast_fu_956_p1[15];
r_V_65_i_cast_reg_1376[16] <= r_V_65_i_cast_fu_956_p1[16];
r_V_65_i_cast_reg_1376[17] <= r_V_65_i_cast_fu_956_p1[17];
r_V_65_i_cast_reg_1376[18] <= r_V_65_i_cast_fu_956_p1[18];
r_V_65_i_cast_reg_1376[19] <= r_V_65_i_cast_fu_956_p1[19];
r_V_65_i_cast_reg_1376[20] <= r_V_65_i_cast_fu_956_p1[20];
r_V_65_i_cast_reg_1376[21] <= r_V_65_i_cast_fu_956_p1[21];
r_V_65_i_cast_reg_1376[22] <= r_V_65_i_cast_fu_956_p1[22];
r_V_65_i_cast_reg_1376[23] <= r_V_65_i_cast_fu_956_p1[23];
r_V_65_i_cast_reg_1376[24] <= r_V_65_i_cast_fu_956_p1[24];
r_V_65_i_cast_reg_1376[25] <= r_V_65_i_cast_fu_956_p1[25];
r_V_65_i_cast_reg_1376[26] <= r_V_65_i_cast_fu_956_p1[26];
r_V_65_i_cast_reg_1376[27] <= r_V_65_i_cast_fu_956_p1[27];
r_V_65_i_cast_reg_1376[28] <= r_V_65_i_cast_fu_956_p1[28];
r_V_65_i_cast_reg_1376[29] <= r_V_65_i_cast_fu_956_p1[29];
r_V_65_i_cast_reg_1376[30] <= r_V_65_i_cast_fu_956_p1[30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st50_fsm_49 == ap_CS_fsm)) begin
        r_V_i_cast_reg_1401[0] <= r_V_i_cast_fu_976_p1[0];
r_V_i_cast_reg_1401[1] <= r_V_i_cast_fu_976_p1[1];
r_V_i_cast_reg_1401[2] <= r_V_i_cast_fu_976_p1[2];
r_V_i_cast_reg_1401[3] <= r_V_i_cast_fu_976_p1[3];
r_V_i_cast_reg_1401[4] <= r_V_i_cast_fu_976_p1[4];
r_V_i_cast_reg_1401[5] <= r_V_i_cast_fu_976_p1[5];
r_V_i_cast_reg_1401[6] <= r_V_i_cast_fu_976_p1[6];
r_V_i_cast_reg_1401[7] <= r_V_i_cast_fu_976_p1[7];
r_V_i_cast_reg_1401[8] <= r_V_i_cast_fu_976_p1[8];
r_V_i_cast_reg_1401[9] <= r_V_i_cast_fu_976_p1[9];
r_V_i_cast_reg_1401[10] <= r_V_i_cast_fu_976_p1[10];
r_V_i_cast_reg_1401[11] <= r_V_i_cast_fu_976_p1[11];
r_V_i_cast_reg_1401[12] <= r_V_i_cast_fu_976_p1[12];
r_V_i_cast_reg_1401[13] <= r_V_i_cast_fu_976_p1[13];
r_V_i_cast_reg_1401[14] <= r_V_i_cast_fu_976_p1[14];
r_V_i_cast_reg_1401[15] <= r_V_i_cast_fu_976_p1[15];
r_V_i_cast_reg_1401[16] <= r_V_i_cast_fu_976_p1[16];
r_V_i_cast_reg_1401[17] <= r_V_i_cast_fu_976_p1[17];
r_V_i_cast_reg_1401[18] <= r_V_i_cast_fu_976_p1[18];
r_V_i_cast_reg_1401[19] <= r_V_i_cast_fu_976_p1[19];
r_V_i_cast_reg_1401[20] <= r_V_i_cast_fu_976_p1[20];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st42_fsm_41 == ap_CS_fsm)) begin
        result_2_reg_1333 <= result_2_fu_875_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        result_reg_1216 <= result_fu_594_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st45_fsm_44 == ap_CS_fsm)) begin
        rhs_V3_i58_cast_reg_1343 <= grp_fu_892_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        rhs_V3_i_cast_reg_1226 <= grp_fu_611_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st30_fsm_29 == ap_CS_fsm)) begin
        t_V_7_reg_1301[20] <= t_V_7_fu_767_p3[20];
t_V_7_reg_1301[21] <= t_V_7_fu_767_p3[21];
t_V_7_reg_1301[22] <= t_V_7_fu_767_p3[22];
t_V_7_reg_1301[23] <= t_V_7_fu_767_p3[23];
t_V_7_reg_1301[24] <= t_V_7_fu_767_p3[24];
t_V_7_reg_1301[25] <= t_V_7_fu_767_p3[25];
t_V_7_reg_1301[26] <= t_V_7_fu_767_p3[26];
t_V_7_reg_1301[27] <= t_V_7_fu_767_p3[27];
t_V_7_reg_1301[28] <= t_V_7_fu_767_p3[28];
t_V_7_reg_1301[29] <= t_V_7_fu_767_p3[29];
t_V_7_reg_1301[30] <= t_V_7_fu_767_p3[30];
t_V_7_reg_1301[31] <= t_V_7_fu_767_p3[31];
t_V_7_reg_1301[32] <= t_V_7_fu_767_p3[32];
t_V_7_reg_1301[33] <= t_V_7_fu_767_p3[33];
t_V_7_reg_1301[34] <= t_V_7_fu_767_p3[34];
t_V_7_reg_1301[35] <= t_V_7_fu_767_p3[35];
t_V_7_reg_1301[36] <= t_V_7_fu_767_p3[36];
t_V_7_reg_1301[37] <= t_V_7_fu_767_p3[37];
t_V_7_reg_1301[38] <= t_V_7_fu_767_p3[38];
t_V_7_reg_1301[39] <= t_V_7_fu_767_p3[39];
t_V_7_reg_1301[40] <= t_V_7_fu_767_p3[40];
t_V_7_reg_1301[41] <= t_V_7_fu_767_p3[41];
t_V_7_reg_1301[42] <= t_V_7_fu_767_p3[42];
t_V_7_reg_1301[43] <= t_V_7_fu_767_p3[43];
t_V_7_reg_1301[44] <= t_V_7_fu_767_p3[44];
t_V_7_reg_1301[45] <= t_V_7_fu_767_p3[45];
t_V_7_reg_1301[46] <= t_V_7_fu_767_p3[46];
t_V_7_reg_1301[47] <= t_V_7_fu_767_p3[47];
t_V_7_reg_1301[48] <= t_V_7_fu_767_p3[48];
t_V_7_reg_1301[49] <= t_V_7_fu_767_p3[49];
t_V_7_reg_1301[50] <= t_V_7_fu_767_p3[50];
t_V_7_reg_1301[51] <= t_V_7_fu_767_p3[51];
        tmp_49_reg_1311 <= phaseCumulative_V_q0[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        t_V_reg_1190[20] <= t_V_fu_495_p3[20];
t_V_reg_1190[21] <= t_V_fu_495_p3[21];
t_V_reg_1190[22] <= t_V_fu_495_p3[22];
t_V_reg_1190[23] <= t_V_fu_495_p3[23];
t_V_reg_1190[24] <= t_V_fu_495_p3[24];
t_V_reg_1190[25] <= t_V_fu_495_p3[25];
t_V_reg_1190[26] <= t_V_fu_495_p3[26];
t_V_reg_1190[27] <= t_V_fu_495_p3[27];
t_V_reg_1190[28] <= t_V_fu_495_p3[28];
t_V_reg_1190[29] <= t_V_fu_495_p3[29];
t_V_reg_1190[30] <= t_V_fu_495_p3[30];
t_V_reg_1190[31] <= t_V_fu_495_p3[31];
t_V_reg_1190[32] <= t_V_fu_495_p3[32];
t_V_reg_1190[33] <= t_V_fu_495_p3[33];
t_V_reg_1190[34] <= t_V_fu_495_p3[34];
t_V_reg_1190[35] <= t_V_fu_495_p3[35];
t_V_reg_1190[36] <= t_V_fu_495_p3[36];
t_V_reg_1190[37] <= t_V_fu_495_p3[37];
t_V_reg_1190[38] <= t_V_fu_495_p3[38];
t_V_reg_1190[39] <= t_V_fu_495_p3[39];
t_V_reg_1190[40] <= t_V_fu_495_p3[40];
t_V_reg_1190[41] <= t_V_fu_495_p3[41];
t_V_reg_1190[42] <= t_V_fu_495_p3[42];
t_V_reg_1190[43] <= t_V_fu_495_p3[43];
t_V_reg_1190[44] <= t_V_fu_495_p3[44];
t_V_reg_1190[45] <= t_V_fu_495_p3[45];
t_V_reg_1190[46] <= t_V_fu_495_p3[46];
t_V_reg_1190[47] <= t_V_fu_495_p3[47];
t_V_reg_1190[48] <= t_V_fu_495_p3[48];
t_V_reg_1190[49] <= t_V_fu_495_p3[49];
t_V_reg_1190[50] <= t_V_fu_495_p3[50];
t_V_reg_1190[51] <= t_V_fu_495_p3[51];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st59_fsm_58 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_1027_p2))) begin
        tmp_16_reg_1440[0] <= tmp_16_fu_1039_p1[0];
tmp_16_reg_1440[1] <= tmp_16_fu_1039_p1[1];
tmp_16_reg_1440[2] <= tmp_16_fu_1039_p1[2];
tmp_16_reg_1440[3] <= tmp_16_fu_1039_p1[3];
tmp_16_reg_1440[4] <= tmp_16_fu_1039_p1[4];
tmp_16_reg_1440[5] <= tmp_16_fu_1039_p1[5];
tmp_16_reg_1440[6] <= tmp_16_fu_1039_p1[6];
tmp_16_reg_1440[7] <= tmp_16_fu_1039_p1[7];
tmp_16_reg_1440[8] <= tmp_16_fu_1039_p1[8];
tmp_16_reg_1440[9] <= tmp_16_fu_1039_p1[9];
tmp_16_reg_1440[10] <= tmp_16_fu_1039_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        tmp_31_reg_1256 <= {{p_neg1_fu_677_p2[ap_const_lv32_33 : ap_const_lv32_1C]}};
        tmp_32_reg_1261 <= {{deltaPhiPrimeMod_V_q0[ap_const_lv32_1F : ap_const_lv32_8]}};
        tmp_55_reg_1251 <= deltaPhiPrimeMod_V_q0[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tmp_39_reg_1179 <= tmp_39_fu_483_p1;
        tmp_40_reg_1184 <= r_V_fu_471_p2[ap_const_lv32_1F];
        tmp_s_reg_1175 <= tmp_s_fu_477_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st62_fsm_61 == ap_CS_fsm)) begin
        tmp_56_reg_1470 <= grp_fu_1053_p2[ap_const_lv32_33];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st29_fsm_28 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_750_p2))) begin
        tmp_5_reg_1289[0] <= tmp_5_fu_762_p1[0];
tmp_5_reg_1289[1] <= tmp_5_fu_762_p1[1];
tmp_5_reg_1289[2] <= tmp_5_fu_762_p1[2];
tmp_5_reg_1289[3] <= tmp_5_fu_762_p1[3];
tmp_5_reg_1289[4] <= tmp_5_fu_762_p1[4];
tmp_5_reg_1289[5] <= tmp_5_fu_762_p1[5];
tmp_5_reg_1289[6] <= tmp_5_fu_762_p1[6];
tmp_5_reg_1289[7] <= tmp_5_fu_762_p1[7];
tmp_5_reg_1289[8] <= tmp_5_fu_762_p1[8];
tmp_5_reg_1289[9] <= tmp_5_fu_762_p1[9];
tmp_5_reg_1289[10] <= tmp_5_fu_762_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st46_fsm_45 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_933_p2) & (ap_const_lv1_0 == tmp_i_50_fu_939_p2))) begin
        tmp_68_i_reg_1372 <= tmp_68_i_fu_945_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st46_fsm_45 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_933_p2))) begin
        tmp_i_50_reg_1368 <= tmp_i_50_fu_939_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        trueFreq_reg_1266 <= trueFreq_fu_729_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st41_fsm_40 == ap_CS_fsm)) begin
        trunc_i1_cast_reg_1323 <= trunc_i1_cast_fu_814_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        trunc_i_cast_reg_1206 <= trunc_i_cast_fu_533_p1;
    end
end

/// amplitude_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_i_reg_1364 or tmp_i_50_reg_1368 or tmp_68_i_reg_1372 or grp_cordic_fu_376_ap_done)
begin
    if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & ~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done))))) begin
        amplitude_V_ce0 = ap_const_logic_1;
    end else begin
        amplitude_V_ce0 = ap_const_logic_0;
    end
end

/// angle_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond5_fu_415_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond5_fu_415_p2))) begin
        angle_V_ce0 = ap_const_logic_1;
    end else begin
        angle_V_ce0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond3_fu_1027_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st59_fsm_58 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_1027_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_1027_p2)
begin
    if (((ap_ST_st59_fsm_58 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_1027_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// deltaPhiPrimeMod_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_reg_1142 or tmp_s_reg_1175 or deltaPhiPrimeMod_V_addr_1_gep_fu_180_p3 or deltaPhiPrimeMod_V_addr_gep_fu_191_p3)
begin
    if (((ap_ST_st21_fsm_20 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_1175))) begin
        deltaPhiPrimeMod_V_address0 = deltaPhiPrimeMod_V_addr_gep_fu_191_p3;
    end else if (((ap_ST_st21_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_1175))) begin
        deltaPhiPrimeMod_V_address0 = deltaPhiPrimeMod_V_addr_1_gep_fu_180_p3;
    end else if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        deltaPhiPrimeMod_V_address0 = tmp_reg_1142;
    end else begin
        deltaPhiPrimeMod_V_address0 = tmp_reg_1142;
    end
end

/// deltaPhiPrimeMod_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_1175)
begin
    if (((ap_ST_st22_fsm_21 == ap_CS_fsm) | ((ap_ST_st21_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_1175)) | ((ap_ST_st21_fsm_20 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_1175)))) begin
        deltaPhiPrimeMod_V_ce0 = ap_const_logic_1;
    end else begin
        deltaPhiPrimeMod_V_ce0 = ap_const_logic_0;
    end
end

/// deltaPhiPrimeMod_V_d0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_1175 or r_V_8_fu_631_p2 or r_V_7_fu_638_p2)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        if (~(ap_const_lv1_0 == tmp_s_reg_1175)) begin
            deltaPhiPrimeMod_V_d0 = r_V_7_fu_638_p2;
        end else if ((ap_const_lv1_0 == tmp_s_reg_1175)) begin
            deltaPhiPrimeMod_V_d0 = r_V_8_fu_631_p2;
        end else begin
            deltaPhiPrimeMod_V_d0 = r_V_7_fu_638_p2;
        end
    end else begin
        deltaPhiPrimeMod_V_d0 = r_V_7_fu_638_p2;
    end
end

/// deltaPhiPrimeMod_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_1175)
begin
    if ((((ap_ST_st21_fsm_20 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_1175)) | ((ap_ST_st21_fsm_20 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_1175)))) begin
        deltaPhiPrimeMod_V_we0 = ap_const_logic_1;
    end else begin
        deltaPhiPrimeMod_V_we0 = ap_const_logic_0;
    end
end

/// grp_cordic_fu_376_theta_V assign process. ///
always @ (ap_CS_fsm or tmp_i_reg_1364 or tmp_i_50_reg_1368 or tmp_68_i_reg_1372 or real_angle_V_reg_1348 or r_V_65_i_cast_reg_1376 or r_V_64_i_cast_reg_1396 or r_V_i_cast_reg_1401)
begin
    if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368))) begin
        grp_cordic_fu_376_theta_V = r_V_i_cast_reg_1401;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372))) begin
        grp_cordic_fu_376_theta_V = r_V_64_i_cast_reg_1396;
    end else if (((ap_ST_st48_fsm_47 == ap_CS_fsm) & (tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372))) begin
        grp_cordic_fu_376_theta_V = r_V_65_i_cast_reg_1376;
    end else if ((ap_ST_st51_fsm_50 == ap_CS_fsm)) begin
        grp_cordic_fu_376_theta_V = real_angle_V_reg_1348;
    end else begin
        grp_cordic_fu_376_theta_V = r_V_i_cast_reg_1401;
    end
end

/// imag_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_5_reg_1289 or grp_IFFT_fu_370_ximag_V_address0)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        imag_V_address0 = tmp_5_reg_1289;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        imag_V_address0 = grp_IFFT_fu_370_ximag_V_address0;
    end else begin
        imag_V_address0 = tmp_5_reg_1289;
    end
end

/// imag_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_ximag_V_ce0)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        imag_V_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        imag_V_ce0 = grp_IFFT_fu_370_ximag_V_ce0;
    end else begin
        imag_V_ce0 = ap_const_logic_0;
    end
end

/// imag_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_ximag_V_ce1)
begin
    if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        imag_V_ce1 = grp_IFFT_fu_370_ximag_V_ce1;
    end else begin
        imag_V_ce1 = ap_const_logic_0;
    end
end

/// imag_V_d0 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_ximag_V_d0 or grp_fu_999_p2)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        imag_V_d0 = {{grp_fu_999_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        imag_V_d0 = grp_IFFT_fu_370_ximag_V_d0;
    end else begin
        imag_V_d0 = {{grp_fu_999_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end
end

/// imag_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_ximag_V_we0)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        imag_V_we0 = ap_const_logic_1;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        imag_V_we0 = grp_IFFT_fu_370_ximag_V_we0;
    end else begin
        imag_V_we0 = ap_const_logic_0;
    end
end

/// phaseCumulative_V_address0 assign process. ///
always @ (ap_CS_fsm or phaseCumulative_V_addr_1_reg_1246 or tmp_5_fu_762_p1)
begin
    if ((ap_ST_st29_fsm_28 == ap_CS_fsm)) begin
        phaseCumulative_V_address0 = tmp_5_fu_762_p1;
    end else if (((ap_ST_st27_fsm_26 == ap_CS_fsm) | (ap_ST_st28_fsm_27 == ap_CS_fsm))) begin
        phaseCumulative_V_address0 = phaseCumulative_V_addr_1_reg_1246;
    end else begin
        phaseCumulative_V_address0 = tmp_5_fu_762_p1;
    end
end

/// phaseCumulative_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond4_fu_750_p2)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) | ((ap_ST_st29_fsm_28 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_750_p2)) | (ap_ST_st28_fsm_27 == ap_CS_fsm))) begin
        phaseCumulative_V_ce0 = ap_const_logic_1;
    end else begin
        phaseCumulative_V_ce0 = ap_const_logic_0;
    end
end

/// phaseCumulative_V_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        phaseCumulative_V_we0 = ap_const_logic_1;
    end else begin
        phaseCumulative_V_we0 = ap_const_logic_0;
    end
end

/// previousPhase_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond5_fu_415_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond5_fu_415_p2))) begin
        previousPhase_V_ce0 = ap_const_logic_1;
    end else begin
        previousPhase_V_ce0 = ap_const_logic_0;
    end
end

/// real_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_5_reg_1289 or tmp_16_fu_1039_p1 or grp_IFFT_fu_370_xreal_V_address0)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        real_V_address0 = tmp_5_reg_1289;
    end else if ((ap_ST_st59_fsm_58 == ap_CS_fsm)) begin
        real_V_address0 = tmp_16_fu_1039_p1;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        real_V_address0 = grp_IFFT_fu_370_xreal_V_address0;
    end else begin
        real_V_address0 = tmp_5_reg_1289;
    end
end

/// real_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_1027_p2 or grp_IFFT_fu_370_xreal_V_ce0)
begin
    if ((((ap_ST_st59_fsm_58 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_1027_p2)) | (ap_ST_st57_fsm_56 == ap_CS_fsm))) begin
        real_V_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        real_V_ce0 = grp_IFFT_fu_370_xreal_V_ce0;
    end else begin
        real_V_ce0 = ap_const_logic_0;
    end
end

/// real_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_xreal_V_ce1)
begin
    if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        real_V_ce1 = grp_IFFT_fu_370_xreal_V_ce1;
    end else begin
        real_V_ce1 = ap_const_logic_0;
    end
end

/// real_V_d0 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_xreal_V_d0 or grp_fu_989_p2)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        real_V_d0 = {{grp_fu_989_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        real_V_d0 = grp_IFFT_fu_370_xreal_V_d0;
    end else begin
        real_V_d0 = {{grp_fu_989_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end
end

/// real_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_IFFT_fu_370_xreal_V_we0)
begin
    if ((ap_ST_st57_fsm_56 == ap_CS_fsm)) begin
        real_V_we0 = ap_const_logic_1;
    end else if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        real_V_we0 = grp_IFFT_fu_370_xreal_V_we0;
    end else begin
        real_V_we0 = ap_const_logic_0;
    end
end

/// time_domain_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st64_fsm_63 == ap_CS_fsm)) begin
        time_domain_V_ce0 = ap_const_logic_1;
    end else begin
        time_domain_V_ce0 = ap_const_logic_0;
    end
end

/// time_domain_V_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st64_fsm_63 == ap_CS_fsm)) begin
        time_domain_V_we0 = ap_const_logic_1;
    end else begin
        time_domain_V_we0 = ap_const_logic_0;
    end
end

/// wn_V_1_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_1027_p2)
begin
    if (((ap_ST_st59_fsm_58 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_1027_p2))) begin
        wn_V_1_ce0 = ap_const_logic_1;
    end else begin
        wn_V_1_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_i_reg_1364 or tmp_i_50_reg_1368 or tmp_68_i_reg_1372 or grp_cordic_fu_376_ap_done or exitcond5_fu_415_p2 or exitcond4_fu_750_p2 or tmp_i_fu_933_p2 or tmp_i_50_fu_939_p2 or tmp_68_i_fu_945_p2 or exitcond3_fu_1027_p2 or grp_IFFT_fu_370_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond5_fu_415_p2)) begin
                ap_NS_fsm = ap_ST_st29_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st28_fsm_27;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        ap_ST_st29_fsm_28 : 
            if (~(ap_const_lv1_0 == exitcond4_fu_750_p2)) begin
                ap_NS_fsm = ap_ST_st58_fsm_57;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_29;
            end
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st31_fsm_30;
        ap_ST_st31_fsm_30 : 
            ap_NS_fsm = ap_ST_st32_fsm_31;
        ap_ST_st32_fsm_31 : 
            ap_NS_fsm = ap_ST_st33_fsm_32;
        ap_ST_st33_fsm_32 : 
            ap_NS_fsm = ap_ST_st34_fsm_33;
        ap_ST_st34_fsm_33 : 
            ap_NS_fsm = ap_ST_st35_fsm_34;
        ap_ST_st35_fsm_34 : 
            ap_NS_fsm = ap_ST_st36_fsm_35;
        ap_ST_st36_fsm_35 : 
            ap_NS_fsm = ap_ST_st37_fsm_36;
        ap_ST_st37_fsm_36 : 
            ap_NS_fsm = ap_ST_st38_fsm_37;
        ap_ST_st38_fsm_37 : 
            ap_NS_fsm = ap_ST_st39_fsm_38;
        ap_ST_st39_fsm_38 : 
            ap_NS_fsm = ap_ST_st40_fsm_39;
        ap_ST_st40_fsm_39 : 
            ap_NS_fsm = ap_ST_st41_fsm_40;
        ap_ST_st41_fsm_40 : 
            ap_NS_fsm = ap_ST_st42_fsm_41;
        ap_ST_st42_fsm_41 : 
            ap_NS_fsm = ap_ST_st43_fsm_42;
        ap_ST_st43_fsm_42 : 
            ap_NS_fsm = ap_ST_st44_fsm_43;
        ap_ST_st44_fsm_43 : 
            ap_NS_fsm = ap_ST_st45_fsm_44;
        ap_ST_st45_fsm_44 : 
            ap_NS_fsm = ap_ST_st46_fsm_45;
        ap_ST_st46_fsm_45 : 
            if (((ap_const_lv1_0 == tmp_i_fu_933_p2) & (ap_const_lv1_0 == tmp_i_50_fu_939_p2) & ~(ap_const_lv1_0 == tmp_68_i_fu_945_p2))) begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end else if (((ap_const_lv1_0 == tmp_i_fu_933_p2) & (ap_const_lv1_0 == tmp_i_50_fu_939_p2) & (ap_const_lv1_0 == tmp_68_i_fu_945_p2))) begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end else if (((ap_const_lv1_0 == tmp_i_fu_933_p2) & ~(ap_const_lv1_0 == tmp_i_50_fu_939_p2))) begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end
        ap_ST_st47_fsm_46 : 
            ap_NS_fsm = ap_ST_st48_fsm_47;
        ap_ST_st48_fsm_47 : 
            if (~(((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_50_reg_1368) & ~(ap_const_lv1_0 == tmp_68_i_reg_1372) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)) | ((tmp_i_reg_1364 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_50_reg_1368) & (ap_const_logic_0 == grp_cordic_fu_376_ap_done)))) begin
                ap_NS_fsm = ap_ST_st52_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_47;
            end
        ap_ST_st49_fsm_48 : 
            ap_NS_fsm = ap_ST_st48_fsm_47;
        ap_ST_st50_fsm_49 : 
            ap_NS_fsm = ap_ST_st48_fsm_47;
        ap_ST_st51_fsm_50 : 
            if (~(ap_const_logic_0 == grp_cordic_fu_376_ap_done)) begin
                ap_NS_fsm = ap_ST_st48_fsm_47;
            end else begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end
        ap_ST_st52_fsm_51 : 
            ap_NS_fsm = ap_ST_st53_fsm_52;
        ap_ST_st53_fsm_52 : 
            ap_NS_fsm = ap_ST_st54_fsm_53;
        ap_ST_st54_fsm_53 : 
            ap_NS_fsm = ap_ST_st55_fsm_54;
        ap_ST_st55_fsm_54 : 
            ap_NS_fsm = ap_ST_st56_fsm_55;
        ap_ST_st56_fsm_55 : 
            ap_NS_fsm = ap_ST_st57_fsm_56;
        ap_ST_st57_fsm_56 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st58_fsm_57 : 
            if (~(ap_const_logic_0 == grp_IFFT_fu_370_ap_done)) begin
                ap_NS_fsm = ap_ST_st59_fsm_58;
            end else begin
                ap_NS_fsm = ap_ST_st58_fsm_57;
            end
        ap_ST_st59_fsm_58 : 
            if (~(ap_const_lv1_0 == exitcond3_fu_1027_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st60_fsm_59;
            end
        ap_ST_st60_fsm_59 : 
            ap_NS_fsm = ap_ST_st61_fsm_60;
        ap_ST_st61_fsm_60 : 
            ap_NS_fsm = ap_ST_st62_fsm_61;
        ap_ST_st62_fsm_61 : 
            ap_NS_fsm = ap_ST_st63_fsm_62;
        ap_ST_st63_fsm_62 : 
            ap_NS_fsm = ap_ST_st64_fsm_63;
        ap_ST_st64_fsm_63 : 
            ap_NS_fsm = ap_ST_st59_fsm_58;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign OP1_V_cast_fu_981_p1 = $signed(amplitude_V_q0);
assign amplitude_V_address0 = tmp_5_reg_1289;
assign angle_V_address0 = tmp_fu_427_p1;
assign deltaPhiPrimeMod_V_addr_1_gep_fu_180_p3 = tmp_reg_1142;
assign deltaPhiPrimeMod_V_addr_gep_fu_191_p3 = tmp_reg_1142;
assign deltaPhiPrime_fu_462_p2 = (deltaPhi_fu_453_p2 - tmp_13_fu_459_p1);
assign deltaPhi_fu_453_p2 = (angle_V_q0 - p_Val2_46_fu_449_p1);
assign exitcond3_fu_1027_p2 = (m_reg_358 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond4_fu_750_p2 = (j_reg_321 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond5_fu_415_p2 = (i_5_reg_287 == ap_const_lv11_400? 1'b1: 1'b0);
assign grp_IFFT_fu_370_ap_start = grp_IFFT_fu_370_ap_start_ap_start_reg;
assign grp_IFFT_fu_370_ximag_V_q0 = imag_V_q0;
assign grp_IFFT_fu_370_ximag_V_q1 = imag_V_q1;
assign grp_IFFT_fu_370_xreal_V_q0 = real_V_q0;
assign grp_IFFT_fu_370_xreal_V_q1 = real_V_q1;
assign grp_cordic_fu_376_ap_start = grp_cordic_fu_376_ap_start_ap_start_reg;
assign grp_fu_1053_ce = ap_const_logic_1;
assign grp_fu_1053_p0 = grp_fu_1053_p00;
assign grp_fu_1053_p00 = $unsigned(wn_V_1_q0);
assign grp_fu_1053_p1 = real_V_q0;
assign grp_fu_1071_ce = ap_const_logic_1;
assign grp_fu_1071_p0 = tmp_33_fu_1059_p3;
assign grp_fu_1071_p1 = ap_const_lv157_lc_1;
assign grp_fu_391_p2 = (ap_const_lv32_0 - grp_cordic_fu_376_ap_return_1);
assign grp_fu_397_p2 = (ap_const_lv32_0 - grp_cordic_fu_376_ap_return_0);
assign grp_fu_506_ce = ap_const_logic_1;
assign grp_fu_506_p0 = t_V_fu_495_p3;
assign grp_fu_506_p1 = ap_const_lv105_145F30B21788BC;
assign grp_fu_611_ce = ap_const_logic_1;
assign grp_fu_611_p0 = tmp_48_fu_602_p2;
assign grp_fu_611_p1 = ap_const_lv52_6487EC;
assign grp_fu_738_ce = ap_const_logic_1;
assign grp_fu_738_p0 = trueFreq_reg_1266;
assign grp_fu_738_p1 = ap_const_lv32_143;
assign grp_fu_779_ce = ap_const_logic_1;
assign grp_fu_779_p0 = t_V_7_fu_767_p3;
assign grp_fu_779_p1 = ap_const_lv105_145F30B21788BC;
assign grp_fu_892_ce = ap_const_logic_1;
assign grp_fu_892_p0 = tmp_54_fu_883_p2;
assign grp_fu_892_p1 = ap_const_lv52_6487EC;
assign grp_fu_989_ce = ap_const_logic_1;
assign grp_fu_989_p0 = cos_value_V_reg_345;
assign grp_fu_989_p1 = OP1_V_cast_fu_981_p1;
assign grp_fu_999_ce = ap_const_logic_1;
assign grp_fu_999_p0 = sin_value_V_reg_332;
assign grp_fu_999_p1 = OP1_V_cast_fu_981_p1;
assign i_fu_421_p2 = (i_5_reg_287 + ap_const_lv11_1);
assign imag_V_address1 = grp_IFFT_fu_370_ximag_V_address1;
assign j_1_fu_756_p2 = (j_reg_321 + ap_const_lv11_1);
assign m_1_fu_1033_p2 = (m_reg_358 + ap_const_lv11_1);
assign neg_mul_fu_1085_p2 = (ap_const_lv157_lc_2 - grp_fu_1071_p2);
assign neg_mul_i1_fu_793_p2 = (ap_const_lv105_0 - mul_i1_reg_1317);
assign neg_mul_i_fu_512_p2 = (ap_const_lv105_0 - mul_i_reg_1200);
assign neg_ti_fu_1110_p1 = trunc_cast_fu_1106_p1;
assign neg_ti_fu_1110_p2 = (ap_const_lv65_0 - neg_ti_fu_1110_p1);
assign neg_ti_i1_fu_818_p1 = $signed(tmp_50_fu_804_p4);
assign neg_ti_i1_fu_818_p2 = (ap_const_lv31_0 - neg_ti_i1_fu_818_p1);
assign neg_ti_i_fu_537_p1 = $signed(tmp_41_fu_523_p4);
assign neg_ti_i_fu_537_p2 = (ap_const_lv31_0 - neg_ti_i_fu_537_p1);
assign next_mul7_fu_433_p2 = (phi_mul6_reg_310 + ap_const_lv41_6487EC00);
assign next_mul_fu_645_p2 = (phi_mul_reg_298 + ap_const_lv33_6487EC);
assign p_Val2_46_fu_449_p1 = $unsigned(previousPhase_V_q0);
assign p_Val2_55_fu_621_p4 = {{r_V_32_fu_617_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
assign p_i1_fu_867_p1 = tmp_i1_49_fu_839_p1;
assign p_i1_fu_867_p3 = ((tmp_1_i1_fu_861_p2)? p_i1_fu_867_p1: ret_V_1_i1_fu_855_p2);
assign p_i_fu_586_p1 = tmp_i6_fu_558_p1;
assign p_i_fu_586_p3 = ((tmp_1_i_fu_580_p2)? p_i_fu_586_p1: ret_V_1_i_fu_574_p2);
assign p_lshr1_cast_fu_703_p1 = $unsigned(tmp_31_reg_1256);
assign p_neg1_fu_677_p2 = (ap_const_lv52_0 - t_V_1_fu_661_p3);
assign p_neg_t1_fu_706_p2 = (ap_const_lv25_0 - p_lshr1_cast_fu_703_p1);
assign phaseCumulative_V_d0 = (r_V_16_reg_1276 + phaseCumulative_V_q0);
assign previousPhase_V_address0 = tmp_fu_427_p1;
assign r_V_32_fu_617_p2 = (t_V_reg_1190 - rhs_V3_i_cast_reg_1226);
assign r_V_33_fu_898_p2 = (t_V_7_reg_1301 - rhs_V3_i58_cast_reg_1343);
assign r_V_64_i_cast_fu_966_p1 = $unsigned(r_V_64_i_fu_961_p2);
assign r_V_64_i_fu_961_p2 = (agg_result_V_i61_cast_reg_1358 + ap_const_lv21_DBC0A);
assign r_V_65_i_cast_fu_956_p1 = $unsigned(r_V_65_i_fu_951_p2);
assign r_V_65_i_fu_951_p2 = (agg_result_V_i61_cast1_reg_1353 + ap_const_lv31_7FB49A0F);
assign r_V_7_fu_638_p2 = (p_Val2_55_fu_621_p4 + ap_const_lv32_FFCDBC0A);
assign r_V_8_fu_631_p2 = (p_Val2_55_fu_621_p4 + ap_const_lv32_3243F6);
assign r_V_fu_471_p0 = $signed(deltaPhiPrime_reg_1170);
assign r_V_fu_471_p2 = (r_V_fu_471_p0 + ap_const_lv33_3243F6);
assign r_V_i_cast_fu_976_p1 = $unsigned(r_V_i_fu_971_p2);
assign r_V_i_fu_971_p2 = (agg_result_V_i61_cast_reg_1358 + ap_const_lv21_6DE05);
assign real_V_address1 = grp_IFFT_fu_370_xreal_V_address1;
assign real_angle_V_fu_902_p4 = {{r_V_33_fu_898_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
assign result_2_fu_875_p2 = tmp_i1_49_fu_839_p1;
assign result_2_fu_875_p3 = ((tmp_52_fu_843_p3)? p_i1_fu_867_p3: result_2_fu_875_p2);
assign result_fu_594_p2 = tmp_i6_fu_558_p1;
assign result_fu_594_p3 = ((tmp_46_fu_562_p3)? p_i_fu_586_p3: result_fu_594_p2);
assign ret_V_1_i1_fu_855_p0 = tmp_i1_49_fu_839_p1;
assign ret_V_1_i1_fu_855_p2 = (ret_V_1_i1_fu_855_p0 + ap_const_lv32_1);
assign ret_V_1_i_fu_574_p0 = tmp_i6_fu_558_p1;
assign ret_V_1_i_fu_574_p2 = (ret_V_1_i_fu_574_p0 + ap_const_lv32_1);
assign sel_fu_1091_p3 = ((tmp_56_reg_1470)? neg_mul_reg_1481: mul_reg_1476);
assign sel_i1_fu_798_p3 = ((tmp_49_reg_1311)? neg_mul_i1_fu_793_p2: mul_i1_reg_1317);
assign sel_i_fu_517_p3 = ((tmp_40_reg_1184)? neg_mul_i_fu_512_p2: mul_i_reg_1200);
assign t_V_1_fu_661_p3 = {{deltaPhiPrimeMod_V_q0}, {ap_const_lv20_0}};
assign t_V_7_fu_767_p3 = {{phaseCumulative_V_q0}, {ap_const_lv20_0}};
assign t_V_fu_495_p3 = {{tmp_39_reg_1179}, {ap_const_lv20_0}};
assign time_domain_V_address0 = tmp_16_reg_1440;
assign time_domain_V_d0 = {{tmp_18_fu_1116_p3[ap_const_lv32_33 : ap_const_lv32_14]}};
assign tmp_12_fu_715_p3 = ((tmp_55_reg_1251)? p_neg_t1_fu_706_p2: tmp_21_cast_fu_712_p1);
assign tmp_13_fu_459_p1 = $unsigned(p_lshr_f_cast_reg_1165);
assign tmp_16_fu_1039_p1 = $unsigned(m_reg_358);
assign tmp_18_fu_1116_p2 = trunc_cast_fu_1106_p1;
assign tmp_18_fu_1116_p3 = ((tmp_56_reg_1470)? neg_ti_fu_1110_p2: tmp_18_fu_1116_p2);
assign tmp_1_i1_fu_861_p2 = (tmp_53_fu_851_p1 == ap_const_lv20_0? 1'b1: 1'b0);
assign tmp_1_i_fu_580_p2 = (tmp_47_fu_570_p1 == ap_const_lv20_0? 1'b1: 1'b0);
assign tmp_21_cast_fu_712_p1 = $unsigned(tmp_32_reg_1261);
assign tmp_25_cast_fu_726_p1 = $unsigned(p_lshr_f1_cast_reg_1236);
assign tmp_33_fu_1059_p3 = {{grp_fu_1053_p2}, {ap_const_lv20_0}};
assign tmp_39_fu_483_p1 = r_V_fu_471_p2[31:0];
assign tmp_41_fu_523_p4 = {{sel_i_fu_517_p3[ap_const_lv32_68 : ap_const_lv32_4B]}};
assign tmp_45_fu_548_p4 = {{tmp_i5_fu_543_p3[ap_const_lv32_1E : ap_const_lv32_14]}};
assign tmp_46_fu_562_p3 = tmp_i5_fu_543_p3[ap_const_lv32_1E];
assign tmp_47_fu_570_p1 = tmp_i5_fu_543_p3[19:0];
assign tmp_48_fu_602_p2 = result_reg_1216 << ap_const_lv32_14;
assign tmp_50_fu_804_p4 = {{sel_i1_fu_798_p3[ap_const_lv32_68 : ap_const_lv32_4B]}};
assign tmp_51_fu_829_p4 = {{tmp_i1_fu_824_p3[ap_const_lv32_1E : ap_const_lv32_14]}};
assign tmp_52_fu_843_p3 = tmp_i1_fu_824_p3[ap_const_lv32_1E];
assign tmp_53_fu_851_p1 = tmp_i1_fu_824_p3[19:0];
assign tmp_54_fu_883_p2 = result_2_reg_1333 << ap_const_lv32_14;
assign tmp_57_fu_1096_p4 = {{sel_fu_1091_p3[ap_const_lv32_9C : ap_const_lv32_69]}};
assign tmp_5_fu_762_p1 = $unsigned(j_reg_321);
assign tmp_68_i_fu_945_p2 = ($signed(real_angle_V_fu_902_p4) < $signed(32'b10010110110010111110001)? 1'b1: 1'b0);
assign tmp_fu_427_p1 = $unsigned(i_5_reg_287);
assign tmp_i1_49_fu_839_p1 = $signed(tmp_51_fu_829_p4);
assign tmp_i1_fu_824_p3 = ((tmp_49_reg_1311)? neg_ti_i1_reg_1328: trunc_i1_cast_reg_1323);
assign tmp_i5_fu_543_p3 = ((tmp_40_reg_1184)? neg_ti_i_reg_1211: trunc_i_cast_reg_1206);
assign tmp_i6_fu_558_p1 = $signed(tmp_45_fu_548_p4);
assign tmp_i_50_fu_939_p2 = ($signed(real_angle_V_fu_902_p4) < $signed(32'b1100100100001111110110)? 1'b1: 1'b0);
assign tmp_i_fu_933_p2 = ($signed(real_angle_V_fu_902_p4) < $signed(32'b110010010000111111011)? 1'b1: 1'b0);
assign tmp_s_fu_477_p2 = ($signed(r_V_fu_471_p2) > $signed(33'b000000000000000000000000000000000)? 1'b1: 1'b0);
assign trueFreq_fu_729_p0 = $signed(tmp_12_fu_715_p3);
assign trueFreq_fu_729_p2 = (trueFreq_fu_729_p0 + tmp_25_cast_fu_726_p1);
assign trunc_cast_fu_1106_p1 = $signed(tmp_57_fu_1096_p4);
assign trunc_i1_cast_fu_814_p1 = $signed(tmp_50_fu_804_p4);
assign trunc_i_cast_fu_533_p1 = $signed(tmp_41_fu_523_p4);
assign wn_V_1_address0 = tmp_16_fu_1039_p1;
always @ (posedge ap_clk)
begin
    tmp_reg_1142[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    t_V_reg_1190[19:0] <= 20'b00000000000000000000;
    tmp_5_reg_1289[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    t_V_7_reg_1301[19:0] <= 20'b00000000000000000000;
    r_V_65_i_cast_reg_1376[31] <= 1'b0;
    r_V_64_i_cast_reg_1396[31:21] <= 11'b00000000000;
    r_V_i_cast_reg_1401[31:21] <= 11'b00000000000;
    tmp_16_reg_1440[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end



endmodule //pitchshifting

