<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 27th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 27th Design Automation Conference" title="Proceedings of the 27th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1990/DAC-1990.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Richard C. Smith<br/><em>Proceedings of the 27th Design Automation Conference</em><br/>DAC, 1990.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1990">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+27th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1990,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=123186">123186</a>",
</span>	address       = "Proceedings of the 27th ACM/IEEE Design Automation Conference. Orlando, Florida, USA",
	booktitle     = "{DAC}",
	editor        = "Richard C. Smith",
<span id="isbn">	isbn          = "0-89791-363-9",
</span>	publisher     = "{IEEE Computer Society Press}",
	title         = "{Proceedings of the 27th Design Automation Conference}",
	year          = 1990,
}</pre>
</div>
<hr/>
<h3>Contents (125 items)</h3><dl class="toc"><div class="rbox"><span class="tag">20 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">19 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">15 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">13 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">11 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">11 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">10 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">9 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">9 ×<a href="tag/simulation.html">#simulation</a></span><br/></div><dt><a href="DAC-1990-ArmstrongCSK.html">DAC-1990-ArmstrongCSK</a> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>The VHDL Validation Suite (<abbr title="James Armstrong">JA</abbr>, <abbr title="Chang Cho">CC</abbr>, <abbr title="Sandeep Shah">SS</abbr>, <abbr title="Chakravarthy Kosaraju">CK</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-IshiuraYY.html">DAC-1990-IshiuraYY</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I (<abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-DuttHG.html">DAC-1990-DuttHG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Intermediate Representation for Behavioral Synthesis (<abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Tedd Hadley">TH</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 14–19.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-KlingB.html">DAC-1990-KlingB</a> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Optimization by Simulated Evolution with Applications to Standard Cell Placement (<abbr title="Ralph-Michael Kling">RMK</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 20–25.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-SaabR.html">DAC-1990-SaabR</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems (<abbr title="Youssef Saab">YS</abbr>, <abbr title="Vasant B. Rao">VBR</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-UptonSS.html">DAC-1990-UptonSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Integrated Placement for Mixed Macro Cell and Standard Cell Designs (<abbr title="Michael Upton">MU</abbr>, <abbr title="Khosrow Samii">KS</abbr>, <abbr title="Stephen Sugiyama">SS</abbr>), pp. 32–35.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-ChatterjeeH.html">DAC-1990-ChatterjeeH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing (<abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Richard I. Hartley">RIH</abbr>), pp. 36–39.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-BraceRB.html">DAC-1990-BraceRB</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Implementation of a BDD Package (<abbr title="Karl S. Brace">KSB</abbr>, <abbr title="Richard L. Rudell">RLR</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-BurchCMD.html">DAC-1990-BurchCMD</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Sequential Circuit Verification Using Symbolic Model Checking (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-MinatoIY.html">DAC-1990-MinatoIY</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation (<abbr title="Shin-ichi Minato">SiM</abbr>, <abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-KuM.html">DAC-1990-KuM</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Relative Scheduling Under Timing Constraints (<abbr title="David C. Ku">DCK</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-HwangHL.html">DAC-1990-HwangHL</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimum and Heuristic Data Path Scheduling Under Resource Constraints (<abbr title="Cheng-Tsung Hwang">CTH</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-CloutierT.html">DAC-1990-CloutierT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm (<abbr title="Richard J. Cloutier">RJC</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-PapachristouK.html">DAC-1990-PapachristouK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Haluk Konuk">HK</abbr>), pp. 77–83.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-DonathNABHKLM.html">DAC-1990-DonathNABHKLM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Timing Driven Placement Using Complete Path Delays (<abbr title="Wilm E. Donath">WED</abbr>, <abbr title="Reini J. Norman">RJN</abbr>, <abbr title="Bhuwan K. Agrawal">BKA</abbr>, <abbr title="Stephen E. Bello">SEB</abbr>, <abbr title="Sang-Yong Han">SYH</abbr>, <abbr title="Jerome M. Kurtzberg">JMK</abbr>, <abbr title="Paul Lowy">PL</abbr>, <abbr title="Roger I. McMillan">RIM</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-SutanthavibulS.html">DAC-1990-SutanthavibulS</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>An Adaptive Timing-Driven Layout for High Speed VLSI (<abbr title="Suphachai Sutanthavibul">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-TeraiTS.html">DAC-1990-TeraiTS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/assurance.html" title="assurance">#assurance</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint (<abbr title="Masayuki Terai">MT</abbr>, <abbr title="Kazuhiro Takahashi">KT</abbr>, <abbr title="Koji Sato">KS</abbr>), pp. 96–102.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-LinD.html">DAC-1990-LinD</a></dt><dd>Performance-Driven Constructive Placement (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>), pp. 103–106.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-BrasenB.html">DAC-1990-BrasenB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing (<abbr title="Daniel R. Brasen">DRB</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 107–110.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-SakallahMO.html">DAC-1990-SakallahMO</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Analysis and Design of Latch-Controlled Synchronous Digital Circuits (<abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 111–117.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-MartelloLC.html">DAC-1990-MartelloLC</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification Using HDTV (<abbr title="Alan R. Martello">ARM</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-McGeerB.html">DAC-1990-McGeerB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Timing Analysis in Precharge/Unate Networks (<abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-IshiuraDY.html">DAC-1990-IshiuraDY</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram (<abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Yutaka Deguchi">YD</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-CasottoNS.html">DAC-1990-CasottoNS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Management Based on Design Traces (<abbr title="Andrea Casotto">AC</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-WolfSBD.html">DAC-1990-WolfSBD</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Meta Data Management in the NELSIS CAD Framework (<abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="G. W. Sloof">GWS</abbr>, <abbr title="Peter Bingley">PB</abbr>, <abbr title="Patrick Dewilde">PD</abbr>), pp. 142–149.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1990-ChenG.html">DAC-1990-ChenG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Intelligent Component Database for Behavioral Synthesis (<abbr title="Gwo-Dong Chen">GDC</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Liu.html">DAC-1990-Liu</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Design Data Management in a CAD Framework Environment (<abbr title="Lung-Chun Liu">LCL</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-GrantD.html">DAC-1990-GrantD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Memory, Control and Communications Synthesis for Scheduled Algorithms (<abbr title="Douglas M. Grant">DMG</abbr>, <abbr title="Peter B. Denyer">PBD</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-LyEG.html">DAC-1990-LyEG</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Generalized Interconnect Model for Data Path Synthesis (<abbr title="Tai A. Ly">TAL</abbr>, <abbr title="W. Lloyd Elwood">WLE</abbr>, <abbr title="Emil F. Girczyc">EFG</abbr>), pp. 168–173.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-McNallC.html">DAC-1990-McNallC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Operator Configuration in the Synthesis of Pipelined Architectures (<abbr title="Kristen N. McNall">KNM</abbr>, <abbr title="Albert E. Casavant">AEC</abbr>), pp. 174–179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-WangW.html">DAC-1990-WangW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Optimal Algorithm for Floorplan Area Optimization (<abbr title="Ting-Chi Wang">TCW</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 180–186.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-SutanthavibulSR.html">DAC-1990-SutanthavibulSR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Analytical Approach to Floorplan Design and Optimization (<abbr title="Suphachai Sutanthavibul">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>, <abbr title="J. Ben Rosen">JBR</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Wang.html">DAC-1990-Wang</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Pad Placement and Ring Routing for Custom Chip Layout (<abbr title="Deborah C. Wang">DCW</abbr>), pp. 193–199.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-Spreitzer.html">DAC-1990-Spreitzer</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Comparing Structurally Different Views of a VLSI Design (<abbr title="Mike Spreitzer">MS</abbr>), pp. 200–212.</dd> <div class="pagevis" style="width:12px"></div>
<dt><a href="DAC-1990-GhoshDN.html">DAC-1990-GhoshDN</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Interacting Sequential Circuits (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 213–219.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-DevadasK.html">DAC-1990-DevadasK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 221–227.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-KeutzerMS.html">DAC-1990-KeutzerMS</a></dt><dd>Is Redundancy Necessary to Reduce Delay (<abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Alexander Saldanha">AS</abbr>), pp. 228–234.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-AgrawalC.html">DAC-1990-AgrawalC</a> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Test Function Specification in Synthesis (<abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 235–240.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Domic.html">DAC-1990-Domic</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Synthesis of MOS Digital Cells (<abbr title="Antun Domic">AD</abbr>), pp. 241–245.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-SuzukiO.html">DAC-1990-SuzukiO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span></dt><dd>A Practical Online Design Rule Checking System (<abbr title="Goro Suzuki">GS</abbr>, <abbr title="Yoshio Okamura">YO</abbr>), pp. 246–252.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-CarlsonR.html">DAC-1990-CarlsonR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW (<abbr title="Erik C. Carlson">ECC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 253–259.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-Tonkin.html">DAC-1990-Tonkin</a> <span class="tag"><a href="tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Circuit Extraction on a Message-Based Multiprocessor (<abbr title="Bruce A. Tonkin">BAT</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Barnes.html">DAC-1990-Barnes</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SKILL: A CAD System Extension Language (<abbr title="Timothy J. Barnes">TJB</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Jabri.html">DAC-1990-Jabri</a> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>BREL — a Prolog Knowledge-based System Shell for VLSI CAD (<abbr title="Marwan A. Jabri">MAJ</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-FidukKKP.html">DAC-1990-FidukKKP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Design Methodology Management — a CAD Framework Initiative Perspective (<abbr title="Kenneth W. Fiduk">KWF</abbr>, <abbr title="Sally Kleinfeldt">SK</abbr>, <abbr title="Marta Kosarchyn">MK</abbr>, <abbr title="Eileen B. Perez">EBP</abbr>), pp. 278–283.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-SatoYMF.html">DAC-1990-SatoYMF</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams (<abbr title="Hitomi Sato">HS</abbr>, <abbr title="Yoshihiro Yasue">YY</abbr>, <abbr title="Yusuke Matsunaga">YM</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 284–289.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-MalikBNS.html">DAC-1990-MalikBNS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Reduced Offsets for Two-Level Multi-Valued Logic Minimization (<abbr title="Abdul A. Malik">AAM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 290–296.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-SavojB.html">DAC-1990-SavojB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>The Use of Observability and External Don’t Cares for the Simplification of Multi-Level Networks (<abbr title="Hamid Savoj">HS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-ChengA.html">DAC-1990-ChengA</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>An Entropy Measure for the Complexity of Multi-Output Boolean Functions (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 302–305.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-CaiNSM.html">DAC-1990-CaiNSM</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Data Path Layout Assembler for High Performance DSP Circuits (<abbr title="H. Cai">HC</abbr>, <abbr title="Stefaan Note">SN</abbr>, <abbr title="Paul Six">PS</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-HillS.html">DAC-1990-HillS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Global Routing Considerations in a Cell Synthesis System (<abbr title="Dwight D. Hill">DDH</abbr>, <abbr title="Don Shugard">DS</abbr>), pp. 312–316.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-HillP.html">DAC-1990-HillP</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Benchmarks for Cell Synthesis (<abbr title="Dwight D. Hill">DDH</abbr>, <abbr title="Bryan Preas">BP</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-OkuboWW.html">DAC-1990-OkuboWW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion (<abbr title="Tsuneo Okubo">TO</abbr>, <abbr title="Takashi Watanabe">TW</abbr>, <abbr title="Kou Wada">KW</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-WeyDC.html">DAC-1990-WeyDC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement (<abbr title="Chin-Long Wey">CLW</abbr>, <abbr title="Jyhyeung Ding">JD</abbr>, <abbr title="Tsin-Yuan Chang">TYC</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-ForsytheAYAG.html">DAC-1990-ForsytheAYAG</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>NASFLOW, a Simulation Tool for Silicon Technology Development (<abbr title="D. David Forsythe">DDF</abbr>, <abbr title="Atul P. Agarwal">APA</abbr>, <abbr title="Chune-Sin Yeh">CSY</abbr>, <abbr title="Sheldon Aronowitz">SA</abbr>, <abbr title="Bhaskar Gadepally">BG</abbr>), pp. 333–337.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-ChenM.html">DAC-1990-ChenM</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization for Multi-Level Combinational Networks (<abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Saburo Muroga">SM</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-KageyamaMS.html">DAC-1990-KageyamaMS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Logic Optimization Algorithm by Linear Programming Approach (<abbr title="Naohiro Kageyama">NK</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Tsuguo Shimizu">TS</abbr>), pp. 345–348.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-LinMK.html">DAC-1990-LinMK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Delay and Area Optimization in Standard-Cell Design (<abbr title="Shen Lin">SL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 349–352.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-Chan.html">DAC-1990-Chan</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Algorithms for Library-Specific Sizing of Combinational Logic (<abbr title="Pak K. Chan">PKC</abbr>), pp. 353–356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-SinghS.html">DAC-1990-SinghS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A Heuristic Algorithm for the Fanout Problem (<abbr title="Kanwar Jit Singh">KJS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 357–360.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-Fishburn.html">DAC-1990-Fishburn</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between (<abbr title="John P. Fishburn">JPF</abbr>), pp. 361–364.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-AbouzeidSSP.html">DAC-1990-AbouzeidSSP</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multilevel Synthesis Minimizing the Routing Factor (<abbr title="Pierre Abouzeid">PA</abbr>, <abbr title="K. Sakouti">KS</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Franck Poirot">FP</abbr>), pp. 365–368.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-Onozawa.html">DAC-1990-Onozawa</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Compaction with Attractive and Repulsive Constraints (<abbr title="Akira Onozawa">AO</abbr>), pp. 369–374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Marple.html">DAC-1990-Marple</a></dt><dd>A Hierarchy Preserving Hierarchical Compactor (<abbr title="David Marple">DM</abbr>), pp. 375–381.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-LoV.html">DAC-1990-LoV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An O(n1.5logn) 1-d Compaction Algorithm (<abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Ravi Varadarajan">RV</abbr>), pp. 382–387.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-MatsumotoWUSHM.html">DAC-1990-MatsumotoWUSHM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Datapath Generator Based on Gate-Level Symbolic Layout (<abbr title="Nobu Matsumoto">NM</abbr>, <abbr title="Yoko Watanabe">YW</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Yukio Sugeno">YS</abbr>, <abbr title="Hiroshi Hatada">HH</abbr>, <abbr title="Shojiro Mori">SM</abbr>), pp. 388–393.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-HungWGS.html">DAC-1990-HungWGS</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Parallel Circuit Simulation Using Hierarchical Relaxation (<abbr title="Gih-Guang Hung">GGH</abbr>, <abbr title="Yen-Cheng Wen">YCW</abbr>, <abbr title="Kyle Gallivan">KG</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 394–399.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Yang.html">DAC-1990-Yang</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors (<abbr title="Gung-Chung Yang">GCY</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-McCormickA.html">DAC-1990-McCormickA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Waveform Moment Methods for Improved Interconnection Analysis (<abbr title="Steven Paul McCormick">SPM</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 406–412.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-AdamiakAPRW.html">DAC-1990-AdamiakAPRW</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>System Simulation of Printed Circuit Boards Including Packages and Connectors (<abbr title="K. Adamiak">KA</abbr>, <abbr title="R. Allen">RA</abbr>, <abbr title="J. Poltz">JP</abbr>, <abbr title="C. Rebizant">CR</abbr>, <abbr title="A. Wexler">AW</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-BowerSW.html">DAC-1990-BowerSW</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A Framework for Industrial Layout Generators (<abbr title="Wayne Bower">WB</abbr>, <abbr title="Carl Seaquist">CS</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Soukup.html">DAC-1990-Soukup</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span></dt><dd>Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases (<abbr title="Jirí Soukup">JS</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-ChungK.html">DAC-1990-ChungK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object-Oriented VHDL Design Environment (<abbr title="Moon-Jung Chung">MJC</abbr>, <abbr title="Sangchul Kim">SK</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-FeghhiMK.html">DAC-1990-FeghhiMK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>An Object-Oriented Kernel for an Integrated Design and Process Planning System (<abbr title="S. J. Feghhi">SJF</abbr>, <abbr title="Michael M. Marefat">MMM</abbr>, <abbr title="Rangasami L. Kashyap">RLK</abbr>), pp. 437–443.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-PotasmanLNG.html">DAC-1990-PotasmanLNG</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Percolation Based Synthesis (<abbr title="Roni Potasman">RP</abbr>, <abbr title="Joseph Lis">JL</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 444–449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-CompasanoB.html">DAC-1990-CompasanoB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Synthesis Using Path-Based scheduling: algorithms and Exercises (<abbr title="Raul Compasano">RC</abbr>, <abbr title="Reinaldo A. Bergamaschi">RAB</abbr>), pp. 450–455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-ScheichenzuberGLM.html">DAC-1990-ScheichenzuberGLM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Global Hardware Synthesis from Behavioral Dataflow Descriptions (<abbr title="Josef Scheichenzuber">JS</abbr>, <abbr title="Werner Grass">WG</abbr>, <abbr title="Ulrich Lauther">UL</abbr>, <abbr title="Sabine März">SM</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-SinghC.html">DAC-1990-SinghC</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>A Transistor Reordering Technique for Gate Matrix Layout (<abbr title="Uminder Singh">US</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-JustASS.html">DAC-1990-JustASS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PALACE: A Kayout Generator for SCVS Logic Blocks (<abbr title="Knut M. Just">KMJ</abbr>, <abbr title="Edgar Auer">EA</abbr>, <abbr title="Werner L. Schiele">WLS</abbr>, <abbr title="Alexander Schwaferts">AS</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-HsiehHLH.html">DAC-1990-HsiehHLH</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LiB: A Cell Layout Generator (<abbr title="Yung-Ching Hsieh">YCH</abbr>, <abbr title="Chi-Yi Hwang">CYH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-MaurerW.html">DAC-1990-MaurerW</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Techniques for Unit-Delay Compiled Simulation (<abbr title="Peter M. Maurer">PMM</abbr>, <abbr title="Zhicheng Wang">ZW</abbr>), pp. 480–484.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-SubramanianZ.html">DAC-1990-SubramanianZ</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Distributed and Parallel Demand Driven Logic Simulation (<abbr title="K. Subramanian">KS</abbr>, <abbr title="Mehdi R. Zargham">MRZ</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-WangM.html">DAC-1990-WangM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>LECSIM: A Levelized Event Driven Compiled Logic Simulation (<abbr title="Zhicheng Wang">ZW</abbr>, <abbr title="Peter M. Maurer">PMM</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-HuangCLH.html">DAC-1990-HuangCLH</a></dt><dd>Data Path Allocation Based on Bipartite Weighted Matching (<abbr title="Chu-Yi Huang">CYH</abbr>, <abbr title="Yen-Shen Chen">YSC</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>), pp. 499–504.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Woo.html">DAC-1990-Woo</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System (<abbr title="Nam Sung Woo">NSW</abbr>), pp. 505–510.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-KucukcakarP.html">DAC-1990-KucukcakarP</a> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Data Path Tradeoffs Using MABAL (<abbr title="Kayhan Küçükçakar">KK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 511–516.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Bryant.html">DAC-1990-Bryant</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symbolic Simulation — Techniques and Applications (<abbr title="Randal E. Bryant">REB</abbr>), pp. 517–521.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-ParkM.html">DAC-1990-ParkM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Efficient Delay Test Generation System for Combinational Logic Circuits (<abbr title="Eun Sei Park">ESP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 522–528.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-Ito.html">DAC-1990-Ito</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic Incorporation of On-Chip Testability Circuits (<abbr title="Noriyuki Ito">NI</abbr>), pp. 529–534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-NiermannCP.html">DAC-1990-NiermannCP</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span></dt><dd>Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator (<abbr title="Thomas M. Niermann">TMN</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 535–540.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-BreternitzS.html">DAC-1990-BreternitzS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architecture Synthesis of High-Performance Application-Specific Processors (<abbr title="Mauricio Breternitz Jr.">MBJ</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-SarmaDNH.html">DAC-1990-SarmaDNH</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis: Technology Transfer to Industry (<abbr title="Robin C. Sarma">RCS</abbr>, <abbr title="Mark D. Dooley">MDD</abbr>, <abbr title="N. Craig Newman">NCN</abbr>, <abbr title="Graham Hetherington">GH</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-EdmondGSB.html">DAC-1990-EdmondGSB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ASSURE: Automated Design for Dependability (<abbr title="Patrick Edmond">PE</abbr>, <abbr title="Anurag P. Gupta">APG</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>, <abbr title="Audrey A. Brennan">AAB</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-ChoudhuryS.html">DAC-1990-ChoudhuryS</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Constraint Generation for Routing Analog Circuits (<abbr title="Umakanta Choudhury">UC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-GreeneRKG.html">DAC-1990-GreeneRKG</a></dt><dd>Segmented Channel Routing (<abbr title="Jonathan W. Greene">JWG</abbr>, <abbr title="Vwani P. Roychowdhury">VPR</abbr>, <abbr title="Sinan Kaptanoglu">SK</abbr>, <abbr title="Abbas El Gamal">AEG</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-JacksonSK.html">DAC-1990-JacksonSK</a></dt><dd>Clock Routing for High-Performance ICs (<abbr title="Michael A. B. Jackson">MABJ</abbr>, <abbr title="Arvind Srinivasan">AS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 573–579.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-GhoshDN90a.html">DAC-1990-GhoshDN90a</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Test Generation at the Register-Transfer and Logic Levels (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 580–586.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-WardA.html">DAC-1990-WardA</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Behavioral Fault Simulation in VHDL (<abbr title="P. C. Ward">PCW</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 587–593.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-KundaARN.html">DAC-1990-KundaARN</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Speed Up of Test Generation Using High-Level Primitives (<abbr title="Ramachandra P. Kunda">RPK</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Bharat Deep Rathi">BDR</abbr>, <abbr title="Prakash Narain">PN</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-AsharDN.html">DAC-1990-AsharDN</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span></dt><dd>A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines (<abbr title="Pranav Ashar">PA</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 601–606.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-DeyBK.html">DAC-1990-DeyBK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Corolla Based Circuit Partitioning and Resynthesis (<abbr title="Sujit Dey">SD</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Gershon Kedem">GK</abbr>), pp. 607–612.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-FrancisRC.html">DAC-1990-FrancisRC</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays (<abbr title="Robert J. Francis">RJF</abbr>, <abbr title="Jonathan Rose">JR</abbr>, <abbr title="Kevin Chung">KC</abbr>), pp. 613–619.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-MurgaiNSBS.html">DAC-1990-MurgaiNSBS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic Synthesis for Programmable Gate Arrays (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Yoshihito Nishizaki">YN</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-SchieleKJK.html">DAC-1990-SchieleKJK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>A Gridless Router for Industrial Design Rules (<abbr title="Werner L. Schiele">WLS</abbr>, <abbr title="Thomas Krüger">TK</abbr>, <abbr title="Knut M. Just">KMJ</abbr>, <abbr title="F. H. Kirsch">FHK</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Hojati.html">DAC-1990-Hojati</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout Optimization by Pattern Modification (<abbr title="Ramin Hojati">RH</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-CaiW.html">DAC-1990-CaiW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A Channel/Switchbox Definition Algorithm for Building-Block Layout (<abbr title="Yang Cai">YC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-EdahiroY.html">DAC-1990-EdahiroY</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>New Placement and Global Routing Algorithms for Standard Cell Layouts (<abbr title="Masato Edahiro">ME</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 642–645.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-SatoKO.html">DAC-1990-SatoKO</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Hardware Implementation of Gridless Routing Based on Content Addressable Memory (<abbr title="Masao Sato">MS</abbr>, <abbr title="Kazuto Kubota">KK</abbr>, <abbr title="Tatsuo Ohtsuki">TO</abbr>), pp. 646–649.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-BrouwerB.html">DAC-1990-BrouwerB</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PHIGURE: A Parallel Hierarchical Global Router (<abbr title="Randall J. Brouwer">RJB</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-ChakradharAB.html">DAC-1990-ChakradharAB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic Test Generation Using Quadratic 0-1 Programming (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 654–659.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-LeeH.html">DAC-1990-LeeH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 660–666.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-GiraldiB.html">DAC-1990-GiraldiB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EST: The New Frontier in Automatic Test-Pattern Generation (<abbr title="John Giraldi">JG</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 667–672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-ButlerM.html">DAC-1990-ButlerM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design (<abbr title="Kenneth M. Butler">KMB</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 673–678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-WhitcombN.html">DAC-1990-WhitcombN</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Abstract Data Types and High-Level Synthesis (<abbr title="Gregory S. Whitcomb">GSW</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-DagaB.html">DAC-1990-DagaB</a></dt><dd>Failure Recovery in the MICON System (<abbr title="Ajay J. Daga">AJD</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-Wolf.html">DAC-1990-Wolf</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines (<abbr title="Wayne Wolf">WW</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-GidwaniS.html">DAC-1990-GidwaniS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MISER: An Integrated Three Layer Gridless Channel Router and Compactor (<abbr title="Roshan A. Gidwani">RAG</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1990-KatsadasK.html">DAC-1990-KatsadasK</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Layer Router Utilizing Over-Cell Areas (<abbr title="Evagelos Katsadas">EK</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1990-CongPL.html">DAC-1990-CongPL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="Bryan Preas">BP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 709–715.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1990-HwangLSW.html">DAC-1990-HwangLSW</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Pattern Mixed-Level Fault Simulator (<abbr title="Tyh-Song Hwang">TSH</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Wen-Zen Shen">WZS</abbr>, <abbr title="Ching Ping Wu">CPW</abbr>), pp. 716–719.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-RamakrishnanK.html">DAC-1990-RamakrishnanK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Extension of the Critical Path Tracing Algorithm (<abbr title="T. Ramakrishnan">TR</abbr>, <abbr title="L. Kinney">LK</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-UpadhyayaT.html">DAC-1990-UpadhyayaT</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span></dt><dd>BIST PLAs, Pass or Fail — A Case Study (<abbr title="Shambhu J. Upadhyaya">SJU</abbr>, <abbr title="John A. Thodiyil">JAT</abbr>), pp. 724–727.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-MaoC.html">DAC-1990-MaoC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Variable Observation Time Method for Testing Delay Faults (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 728–731.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-KuoLW.html">DAC-1990-KuoLW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A Fault Analysis Method for Synchronous Sequential Circuits (<abbr title="T. Y. Kuo">TYK</abbr>, <abbr title="J. Y. Lee">JYL</abbr>, <abbr title="J. F. Wang">JFW</abbr>), pp. 732–735.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1990-Chakravarty.html">DAC-1990-Chakravarty</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract) (<abbr title="Sreejit Chakravarty">SC</abbr>), pp. 736–739.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>