
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f38  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08014208  08014208  00015208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014560  08014560  00015560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014568  08014568  00015568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801456c  0801456c  0001556c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000bc  24000000  08014570  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005f30  240000bc  0801462c  000160bc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005fec  0801462c  00016fec  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000160bc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00030487  00000000  00000000  000160ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000641e  00000000  00000000  00046571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000021b0  00000000  00000000  0004c990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000019f1  00000000  00000000  0004eb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ac9f  00000000  00000000  00050531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030c99  00000000  00000000  0008b1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167bd4  00000000  00000000  000bbe69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00223a3d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000091ec  00000000  00000000  00223a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  0022cc6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000bc 	.word	0x240000bc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080141f0 	.word	0x080141f0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000c0 	.word	0x240000c0
 800030c:	080141f0 	.word	0x080141f0

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b988 	b.w	80009b0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f806 	bl	80006b8 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__udivmoddi4>:
 80006b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006bc:	9d08      	ldr	r5, [sp, #32]
 80006be:	468e      	mov	lr, r1
 80006c0:	4604      	mov	r4, r0
 80006c2:	4688      	mov	r8, r1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d14a      	bne.n	800075e <__udivmoddi4+0xa6>
 80006c8:	428a      	cmp	r2, r1
 80006ca:	4617      	mov	r7, r2
 80006cc:	d962      	bls.n	8000794 <__udivmoddi4+0xdc>
 80006ce:	fab2 f682 	clz	r6, r2
 80006d2:	b14e      	cbz	r6, 80006e8 <__udivmoddi4+0x30>
 80006d4:	f1c6 0320 	rsb	r3, r6, #32
 80006d8:	fa01 f806 	lsl.w	r8, r1, r6
 80006dc:	fa20 f303 	lsr.w	r3, r0, r3
 80006e0:	40b7      	lsls	r7, r6
 80006e2:	ea43 0808 	orr.w	r8, r3, r8
 80006e6:	40b4      	lsls	r4, r6
 80006e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006f4:	0c23      	lsrs	r3, r4, #16
 80006f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000702:	429a      	cmp	r2, r3
 8000704:	d909      	bls.n	800071a <__udivmoddi4+0x62>
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	f101 30ff 	add.w	r0, r1, #4294967295
 800070c:	f080 80ea 	bcs.w	80008e4 <__udivmoddi4+0x22c>
 8000710:	429a      	cmp	r2, r3
 8000712:	f240 80e7 	bls.w	80008e4 <__udivmoddi4+0x22c>
 8000716:	3902      	subs	r1, #2
 8000718:	443b      	add	r3, r7
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	b2a3      	uxth	r3, r4
 800071e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000722:	fb0e 2210 	mls	r2, lr, r0, r2
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	fb00 fc0c 	mul.w	ip, r0, ip
 800072e:	459c      	cmp	ip, r3
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0x8e>
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	f100 32ff 	add.w	r2, r0, #4294967295
 8000738:	f080 80d6 	bcs.w	80008e8 <__udivmoddi4+0x230>
 800073c:	459c      	cmp	ip, r3
 800073e:	f240 80d3 	bls.w	80008e8 <__udivmoddi4+0x230>
 8000742:	443b      	add	r3, r7
 8000744:	3802      	subs	r0, #2
 8000746:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800074a:	eba3 030c 	sub.w	r3, r3, ip
 800074e:	2100      	movs	r1, #0
 8000750:	b11d      	cbz	r5, 800075a <__udivmoddi4+0xa2>
 8000752:	40f3      	lsrs	r3, r6
 8000754:	2200      	movs	r2, #0
 8000756:	e9c5 3200 	strd	r3, r2, [r5]
 800075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075e:	428b      	cmp	r3, r1
 8000760:	d905      	bls.n	800076e <__udivmoddi4+0xb6>
 8000762:	b10d      	cbz	r5, 8000768 <__udivmoddi4+0xb0>
 8000764:	e9c5 0100 	strd	r0, r1, [r5]
 8000768:	2100      	movs	r1, #0
 800076a:	4608      	mov	r0, r1
 800076c:	e7f5      	b.n	800075a <__udivmoddi4+0xa2>
 800076e:	fab3 f183 	clz	r1, r3
 8000772:	2900      	cmp	r1, #0
 8000774:	d146      	bne.n	8000804 <__udivmoddi4+0x14c>
 8000776:	4573      	cmp	r3, lr
 8000778:	d302      	bcc.n	8000780 <__udivmoddi4+0xc8>
 800077a:	4282      	cmp	r2, r0
 800077c:	f200 8105 	bhi.w	800098a <__udivmoddi4+0x2d2>
 8000780:	1a84      	subs	r4, r0, r2
 8000782:	eb6e 0203 	sbc.w	r2, lr, r3
 8000786:	2001      	movs	r0, #1
 8000788:	4690      	mov	r8, r2
 800078a:	2d00      	cmp	r5, #0
 800078c:	d0e5      	beq.n	800075a <__udivmoddi4+0xa2>
 800078e:	e9c5 4800 	strd	r4, r8, [r5]
 8000792:	e7e2      	b.n	800075a <__udivmoddi4+0xa2>
 8000794:	2a00      	cmp	r2, #0
 8000796:	f000 8090 	beq.w	80008ba <__udivmoddi4+0x202>
 800079a:	fab2 f682 	clz	r6, r2
 800079e:	2e00      	cmp	r6, #0
 80007a0:	f040 80a4 	bne.w	80008ec <__udivmoddi4+0x234>
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	0c03      	lsrs	r3, r0, #16
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	b280      	uxth	r0, r0
 80007ae:	b2bc      	uxth	r4, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007be:	fb04 f20c 	mul.w	r2, r4, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d907      	bls.n	80007d6 <__udivmoddi4+0x11e>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007cc:	d202      	bcs.n	80007d4 <__udivmoddi4+0x11c>
 80007ce:	429a      	cmp	r2, r3
 80007d0:	f200 80e0 	bhi.w	8000994 <__udivmoddi4+0x2dc>
 80007d4:	46c4      	mov	ip, r8
 80007d6:	1a9b      	subs	r3, r3, r2
 80007d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	fb02 f404 	mul.w	r4, r2, r4
 80007e8:	429c      	cmp	r4, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x144>
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x142>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f200 80ca 	bhi.w	800098e <__udivmoddi4+0x2d6>
 80007fa:	4602      	mov	r2, r0
 80007fc:	1b1b      	subs	r3, r3, r4
 80007fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000802:	e7a5      	b.n	8000750 <__udivmoddi4+0x98>
 8000804:	f1c1 0620 	rsb	r6, r1, #32
 8000808:	408b      	lsls	r3, r1
 800080a:	fa22 f706 	lsr.w	r7, r2, r6
 800080e:	431f      	orrs	r7, r3
 8000810:	fa0e f401 	lsl.w	r4, lr, r1
 8000814:	fa20 f306 	lsr.w	r3, r0, r6
 8000818:	fa2e fe06 	lsr.w	lr, lr, r6
 800081c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000820:	4323      	orrs	r3, r4
 8000822:	fa00 f801 	lsl.w	r8, r0, r1
 8000826:	fa1f fc87 	uxth.w	ip, r7
 800082a:	fbbe f0f9 	udiv	r0, lr, r9
 800082e:	0c1c      	lsrs	r4, r3, #16
 8000830:	fb09 ee10 	mls	lr, r9, r0, lr
 8000834:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000838:	fb00 fe0c 	mul.w	lr, r0, ip
 800083c:	45a6      	cmp	lr, r4
 800083e:	fa02 f201 	lsl.w	r2, r2, r1
 8000842:	d909      	bls.n	8000858 <__udivmoddi4+0x1a0>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f100 3aff 	add.w	sl, r0, #4294967295
 800084a:	f080 809c 	bcs.w	8000986 <__udivmoddi4+0x2ce>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f240 8099 	bls.w	8000986 <__udivmoddi4+0x2ce>
 8000854:	3802      	subs	r0, #2
 8000856:	443c      	add	r4, r7
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	fa1f fe83 	uxth.w	lr, r3
 8000860:	fbb4 f3f9 	udiv	r3, r4, r9
 8000864:	fb09 4413 	mls	r4, r9, r3, r4
 8000868:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800086c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000870:	45a4      	cmp	ip, r4
 8000872:	d908      	bls.n	8000886 <__udivmoddi4+0x1ce>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f103 3eff 	add.w	lr, r3, #4294967295
 800087a:	f080 8082 	bcs.w	8000982 <__udivmoddi4+0x2ca>
 800087e:	45a4      	cmp	ip, r4
 8000880:	d97f      	bls.n	8000982 <__udivmoddi4+0x2ca>
 8000882:	3b02      	subs	r3, #2
 8000884:	443c      	add	r4, r7
 8000886:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800088a:	eba4 040c 	sub.w	r4, r4, ip
 800088e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000892:	4564      	cmp	r4, ip
 8000894:	4673      	mov	r3, lr
 8000896:	46e1      	mov	r9, ip
 8000898:	d362      	bcc.n	8000960 <__udivmoddi4+0x2a8>
 800089a:	d05f      	beq.n	800095c <__udivmoddi4+0x2a4>
 800089c:	b15d      	cbz	r5, 80008b6 <__udivmoddi4+0x1fe>
 800089e:	ebb8 0203 	subs.w	r2, r8, r3
 80008a2:	eb64 0409 	sbc.w	r4, r4, r9
 80008a6:	fa04 f606 	lsl.w	r6, r4, r6
 80008aa:	fa22 f301 	lsr.w	r3, r2, r1
 80008ae:	431e      	orrs	r6, r3
 80008b0:	40cc      	lsrs	r4, r1
 80008b2:	e9c5 6400 	strd	r6, r4, [r5]
 80008b6:	2100      	movs	r1, #0
 80008b8:	e74f      	b.n	800075a <__udivmoddi4+0xa2>
 80008ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80008be:	0c01      	lsrs	r1, r0, #16
 80008c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c4:	b280      	uxth	r0, r0
 80008c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008ca:	463b      	mov	r3, r7
 80008cc:	4638      	mov	r0, r7
 80008ce:	463c      	mov	r4, r7
 80008d0:	46b8      	mov	r8, r7
 80008d2:	46be      	mov	lr, r7
 80008d4:	2620      	movs	r6, #32
 80008d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008da:	eba2 0208 	sub.w	r2, r2, r8
 80008de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e2:	e766      	b.n	80007b2 <__udivmoddi4+0xfa>
 80008e4:	4601      	mov	r1, r0
 80008e6:	e718      	b.n	800071a <__udivmoddi4+0x62>
 80008e8:	4610      	mov	r0, r2
 80008ea:	e72c      	b.n	8000746 <__udivmoddi4+0x8e>
 80008ec:	f1c6 0220 	rsb	r2, r6, #32
 80008f0:	fa2e f302 	lsr.w	r3, lr, r2
 80008f4:	40b7      	lsls	r7, r6
 80008f6:	40b1      	lsls	r1, r6
 80008f8:	fa20 f202 	lsr.w	r2, r0, r2
 80008fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000900:	430a      	orrs	r2, r1
 8000902:	fbb3 f8fe 	udiv	r8, r3, lr
 8000906:	b2bc      	uxth	r4, r7
 8000908:	fb0e 3318 	mls	r3, lr, r8, r3
 800090c:	0c11      	lsrs	r1, r2, #16
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb08 f904 	mul.w	r9, r8, r4
 8000916:	40b0      	lsls	r0, r6
 8000918:	4589      	cmp	r9, r1
 800091a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800091e:	b280      	uxth	r0, r0
 8000920:	d93e      	bls.n	80009a0 <__udivmoddi4+0x2e8>
 8000922:	1879      	adds	r1, r7, r1
 8000924:	f108 3cff 	add.w	ip, r8, #4294967295
 8000928:	d201      	bcs.n	800092e <__udivmoddi4+0x276>
 800092a:	4589      	cmp	r9, r1
 800092c:	d81f      	bhi.n	800096e <__udivmoddi4+0x2b6>
 800092e:	eba1 0109 	sub.w	r1, r1, r9
 8000932:	fbb1 f9fe 	udiv	r9, r1, lr
 8000936:	fb09 f804 	mul.w	r8, r9, r4
 800093a:	fb0e 1119 	mls	r1, lr, r9, r1
 800093e:	b292      	uxth	r2, r2
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	4542      	cmp	r2, r8
 8000946:	d229      	bcs.n	800099c <__udivmoddi4+0x2e4>
 8000948:	18ba      	adds	r2, r7, r2
 800094a:	f109 31ff 	add.w	r1, r9, #4294967295
 800094e:	d2c4      	bcs.n	80008da <__udivmoddi4+0x222>
 8000950:	4542      	cmp	r2, r8
 8000952:	d2c2      	bcs.n	80008da <__udivmoddi4+0x222>
 8000954:	f1a9 0102 	sub.w	r1, r9, #2
 8000958:	443a      	add	r2, r7
 800095a:	e7be      	b.n	80008da <__udivmoddi4+0x222>
 800095c:	45f0      	cmp	r8, lr
 800095e:	d29d      	bcs.n	800089c <__udivmoddi4+0x1e4>
 8000960:	ebbe 0302 	subs.w	r3, lr, r2
 8000964:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000968:	3801      	subs	r0, #1
 800096a:	46e1      	mov	r9, ip
 800096c:	e796      	b.n	800089c <__udivmoddi4+0x1e4>
 800096e:	eba7 0909 	sub.w	r9, r7, r9
 8000972:	4449      	add	r1, r9
 8000974:	f1a8 0c02 	sub.w	ip, r8, #2
 8000978:	fbb1 f9fe 	udiv	r9, r1, lr
 800097c:	fb09 f804 	mul.w	r8, r9, r4
 8000980:	e7db      	b.n	800093a <__udivmoddi4+0x282>
 8000982:	4673      	mov	r3, lr
 8000984:	e77f      	b.n	8000886 <__udivmoddi4+0x1ce>
 8000986:	4650      	mov	r0, sl
 8000988:	e766      	b.n	8000858 <__udivmoddi4+0x1a0>
 800098a:	4608      	mov	r0, r1
 800098c:	e6fd      	b.n	800078a <__udivmoddi4+0xd2>
 800098e:	443b      	add	r3, r7
 8000990:	3a02      	subs	r2, #2
 8000992:	e733      	b.n	80007fc <__udivmoddi4+0x144>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	443b      	add	r3, r7
 800099a:	e71c      	b.n	80007d6 <__udivmoddi4+0x11e>
 800099c:	4649      	mov	r1, r9
 800099e:	e79c      	b.n	80008da <__udivmoddi4+0x222>
 80009a0:	eba1 0109 	sub.w	r1, r1, r9
 80009a4:	46c4      	mov	ip, r8
 80009a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009aa:	fb09 f804 	mul.w	r8, r9, r4
 80009ae:	e7c4      	b.n	800093a <__udivmoddi4+0x282>

080009b0 <__aeabi_idiv0>:
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b092      	sub	sp, #72	@ 0x48
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	61f8      	str	r0, [r7, #28]
 80009bc:	ed87 0a06 	vstr	s0, [r7, #24]
 80009c0:	edc7 0a05 	vstr	s1, [r7, #20]
 80009c4:	ed87 1a04 	vstr	s2, [r7, #16]
 80009c8:	edc7 1a03 	vstr	s3, [r7, #12]
 80009cc:	ed87 2a02 	vstr	s4, [r7, #8]
 80009d0:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80009d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d10e      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ee:	d107      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fc:	f000 8136 	beq.w	8000c6c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a08:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	eeb0 0a67 	vmov.f32	s0, s15
 8000a24:	f000 fa3c 	bl	8000ea0 <invSqrt>
 8000a28:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000a2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a38:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000a3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a48:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 8000a4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	ed93 7a00 	vldr	s14, [r3]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	330c      	adds	r3, #12
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	edd3 6a00 	vldr	s13, [r3]
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	edd3 7a00 	vldr	s15, [r3]
 8000a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	3304      	adds	r3, #4
 8000a94:	edd3 7a00 	vldr	s15, [r3]
 8000a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	edd3 6a00 	vldr	s13, [r3]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	edd3 7a00 	vldr	s15, [r3]
 8000aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	ed93 7a00 	vldr	s14, [r3]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	edd3 7a00 	vldr	s15, [r3]
 8000ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000acc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	330c      	adds	r3, #12
 8000ad4:	edd3 6a00 	vldr	s13, [r3]
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	330c      	adds	r3, #12
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000aec:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000afc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b1c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000b4c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b4e:	edd3 7a00 	vldr	s15, [r3]
 8000b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b5a:	dd54      	ble.n	8000c06 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000b5c:	4bc9      	ldr	r3, [pc, #804]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b5e:	ed93 7a00 	vldr	s14, [r3]
 8000b62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b72:	4bc6      	ldr	r3, [pc, #792]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7c:	4bc3      	ldr	r3, [pc, #780]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b7e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000b82:	4bc0      	ldr	r3, [pc, #768]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b84:	ed93 7a00 	vldr	s14, [r3]
 8000b88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b90:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b98:	4bbd      	ldr	r3, [pc, #756]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba2:	4bbb      	ldr	r3, [pc, #748]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000ba4:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000baa:	ed93 7a00 	vldr	s14, [r3]
 8000bae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bb6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000bba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bbe:	4bb5      	ldr	r3, [pc, #724]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4bb2      	ldr	r3, [pc, #712]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000bce:	4baf      	ldr	r3, [pc, #700]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bdc:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000be0:	4bab      	ldr	r3, [pc, #684]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bee:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c00:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c04:	e00b      	b.n	8000c1e <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000c06:	4ba1      	ldr	r3, [pc, #644]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000c08:	f04f 0200 	mov.w	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000c10:	f04f 0200 	mov.w	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c20:	ed93 7a00 	vldr	s14, [r3]
 8000c24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000c38:	4b97      	ldr	r3, [pc, #604]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000c52:	4b91      	ldr	r3, [pc, #580]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c70:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c78:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c80:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c88:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000c8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c90:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c98:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	ed93 7a00 	vldr	s14, [r3]
 8000cb4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000cb8:	eef1 6a67 	vneg.f32	s13, s15
 8000cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000cc4:	ed97 6a08 	vldr	s12, [r7, #32]
 8000cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	330c      	adds	r3, #12
 8000cd8:	ed93 6a00 	vldr	s12, [r3]
 8000cdc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ce4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	ed93 7a00 	vldr	s14, [r3]
 8000cfa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d06:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	ed93 6a00 	vldr	s12, [r3]
 8000d1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3308      	adds	r3, #8
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d4a:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	330c      	adds	r3, #12
 8000d5e:	ed93 6a00 	vldr	s12, [r3]
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3308      	adds	r3, #8
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d8e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d9e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000da2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	330c      	adds	r3, #12
 8000db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db6:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	edd3 6a00 	vldr	s13, [r3]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3308      	adds	r3, #8
 8000de6:	edd3 6a00 	vldr	s13, [r3]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	330c      	adds	r3, #12
 8000dfe:	edd3 6a00 	vldr	s13, [r3]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	330c      	adds	r3, #12
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	eeb0 0a67 	vmov.f32	s0, s15
 8000e16:	f000 f843 	bl	8000ea0 <invSqrt>
 8000e1a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	ed93 7a00 	vldr	s14, [r3]
 8000e24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3308      	adds	r3, #8
 8000e56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e5e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ed93 7a00 	vldr	s14, [r3]
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	330c      	adds	r3, #12
 8000e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e76:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7a:	bf00      	nop
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	240000d8 	.word	0x240000d8
 8000e88:	3a83126f 	.word	0x3a83126f
 8000e8c:	240000dc 	.word	0x240000dc
 8000e90:	240000e0 	.word	0x240000e0
 8000e94:	240000e4 	.word	0x240000e4
 8000e98:	24000000 	.word	0x24000000
 8000e9c:	3a03126f 	.word	0x3a03126f

08000ea0 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	105a      	asrs	r2, r3, #1
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <invSqrt+0x74>)
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000ed8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eec:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	ee07 3a90 	vmov	s15, r3
}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	5f3759df 	.word	0x5f3759df

08000f18 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088传感器GPIO初始化函数
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088传感器通信初始化函数
************************************************************************
**/
void BMI088_com_init(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0


}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	延迟指定毫秒数的函数，基于微秒延迟实现
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000f3e:	e003      	b.n	8000f48 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f44:	f000 f80a 	bl	8000f5c <BMI088_delay_us>
    while(ms--)
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	80fa      	strh	r2, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f6      	bne.n	8000f40 <BMI088_delay_ms+0xc>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <BMI088_delay_us>:
* @retval:     	void
* @details:    	微秒级延迟函数，使用SysTick定时器实现
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	015b      	lsls	r3, r3, #5
 8000f8a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d0f8      	beq.n	8000f92 <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d206      	bcs.n	8000fb6 <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	e007      	b.n	8000fc6 <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d200      	bcs.n	8000fd4 <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000fd2:	e7de      	b.n	8000f92 <BMI088_delay_us+0x36>
            {
                break;
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3724      	adds	r7, #36	@ 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <BMI088_ACCEL_NS_L+0x14>)
 8000ff2:	f006 fc07 	bl	8007804 <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58020800 	.word	0x58020800

08001000 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <BMI088_ACCEL_NS_H+0x14>)
 800100a:	f006 fbfb 	bl	8007804 <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58020800 	.word	0x58020800

08001018 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2108      	movs	r1, #8
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <BMI088_GYRO_NS_L+0x14>)
 8001022:	f006 fbef 	bl	8007804 <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020800 	.word	0x58020800

08001030 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2108      	movs	r1, #8
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <BMI088_GYRO_NS_H+0x14>)
 800103a:	f006 fbe3 	bl	8007804 <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58020800 	.word	0x58020800

08001048 <BMI088_read_write_byte>:
* @retval:     	uint8_t - 接收到的数据
* @details:    	通过BMI088使用的SPI总线进行单字节的读写操作
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	1df9      	adds	r1, r7, #7
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <BMI088_read_write_byte+0x28>)
 8001062:	f009 fab1 	bl	800a5c8 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	240017b4 	.word	0x240017b4

08001074 <BMI088_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷GPIO锟斤拷SPI锟斤拷始锟斤拷锟斤拷锟皆硷拷锟斤拷锟劫度猴拷锟斤拷锟斤拷锟角的筹拷始锟斤拷
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 800107e:	f7ff ff4b 	bl	8000f18 <BMI088_GPIO_init>
    BMI088_com_init();
 8001082:	f7ff ff50 	bl	8000f26 <BMI088_com_init>

    error |= bmi088_accel_init();
 8001086:	f000 f811 	bl	80010ac <bmi088_accel_init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4313      	orrs	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8001094:	f000 f8c2 	bl	800121c <bmi088_gyro_init>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4313      	orrs	r3, r2
 80010a0:	71fb      	strb	r3, [r7, #7]

    return error;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmi088_accel_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟劫度达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010ba:	f7ff ff95 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010be:	2080      	movs	r0, #128	@ 0x80
 80010c0:	f7ff ffc2 	bl	8001048 <BMI088_read_write_byte>
 80010c4:	2055      	movs	r0, #85	@ 0x55
 80010c6:	f7ff ffbf 	bl	8001048 <BMI088_read_write_byte>
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f7ff ffbc 	bl	8001048 <BMI088_read_write_byte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
 80010d4:	f7ff ff94 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f7ff ff3f 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010de:	f7ff ff83 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010e2:	2080      	movs	r0, #128	@ 0x80
 80010e4:	f7ff ffb0 	bl	8001048 <BMI088_read_write_byte>
 80010e8:	2055      	movs	r0, #85	@ 0x55
 80010ea:	f7ff ffad 	bl	8001048 <BMI088_read_write_byte>
 80010ee:	2055      	movs	r0, #85	@ 0x55
 80010f0:	f7ff ffaa 	bl	8001048 <BMI088_read_write_byte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	f7ff ff82 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010fc:	2096      	movs	r0, #150	@ 0x96
 80010fe:	f7ff ff2d 	bl	8000f5c <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8001102:	f7ff ff71 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001106:	21b6      	movs	r1, #182	@ 0xb6
 8001108:	207e      	movs	r0, #126	@ 0x7e
 800110a:	f000 fa09 	bl	8001520 <BMI088_write_single_reg>
 800110e:	f7ff ff77 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8001112:	2050      	movs	r0, #80	@ 0x50
 8001114:	f7ff ff0e 	bl	8000f34 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001118:	f7ff ff66 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 800111c:	2080      	movs	r0, #128	@ 0x80
 800111e:	f7ff ff93 	bl	8001048 <BMI088_read_write_byte>
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff90 	bl	8001048 <BMI088_read_write_byte>
 8001128:	2055      	movs	r0, #85	@ 0x55
 800112a:	f7ff ff8d 	bl	8001048 <BMI088_read_write_byte>
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	f7ff ff65 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001136:	2096      	movs	r0, #150	@ 0x96
 8001138:	f7ff ff10 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800113c:	f7ff ff54 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001140:	2080      	movs	r0, #128	@ 0x80
 8001142:	f7ff ff81 	bl	8001048 <BMI088_read_write_byte>
 8001146:	2055      	movs	r0, #85	@ 0x55
 8001148:	f7ff ff7e 	bl	8001048 <BMI088_read_write_byte>
 800114c:	2055      	movs	r0, #85	@ 0x55
 800114e:	f7ff ff7b 	bl	8001048 <BMI088_read_write_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	f7ff ff53 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800115a:	2096      	movs	r0, #150	@ 0x96
 800115c:	f7ff fefe 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b1e      	cmp	r3, #30
 8001164:	d001      	beq.n	800116a <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	e052      	b.n	8001210 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e04b      	b.n	8001208 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8001170:	f7ff ff3a 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4928      	ldr	r1, [pc, #160]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	440b      	add	r3, r1
 8001180:	7818      	ldrb	r0, [r3, #0]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4924      	ldr	r1, [pc, #144]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	440b      	add	r3, r1
 800118e:	3301      	adds	r3, #1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	f000 f9c4 	bl	8001520 <BMI088_write_single_reg>
 8001198:	f7ff ff32 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fedd 	bl	8000f5c <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80011a2:	f7ff ff21 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	491b      	ldr	r1, [pc, #108]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff44 	bl	8001048 <BMI088_read_write_byte>
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff ff41 	bl	8001048 <BMI088_read_write_byte>
 80011c6:	2055      	movs	r0, #85	@ 0x55
 80011c8:	f7ff ff3e 	bl	8001048 <BMI088_read_write_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71bb      	strb	r3, [r7, #6]
 80011d0:	f7ff ff16 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	f7ff fec1 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	490e      	ldr	r1, [pc, #56]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d008      	beq.n	8001202 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	4909      	ldr	r1, [pc, #36]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	e006      	b.n	8001210 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9b0      	bls.n	8001170 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2400000c 	.word	0x2400000c

0800121c <bmi088_gyro_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟角达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800122a:	f7ff fef5 	bl	8001018 <BMI088_GYRO_NS_L>
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f988 	bl	8001548 <BMI088_read_single_reg>
 8001238:	f7ff fefa 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800123c:	2096      	movs	r0, #150	@ 0x96
 800123e:	f7ff fe8d 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001242:	f7ff fee9 	bl	8001018 <BMI088_GYRO_NS_L>
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f97c 	bl	8001548 <BMI088_read_single_reg>
 8001250:	f7ff feee 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f7ff fe81 	bl	8000f5c <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800125a:	f7ff fedd 	bl	8001018 <BMI088_GYRO_NS_L>
 800125e:	21b6      	movs	r1, #182	@ 0xb6
 8001260:	2014      	movs	r0, #20
 8001262:	f000 f95d 	bl	8001520 <BMI088_write_single_reg>
 8001266:	f7ff fee3 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800126a:	2050      	movs	r0, #80	@ 0x50
 800126c:	f7ff fe62 	bl	8000f34 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001270:	f7ff fed2 	bl	8001018 <BMI088_GYRO_NS_L>
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f965 	bl	8001548 <BMI088_read_single_reg>
 800127e:	f7ff fed7 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001282:	2096      	movs	r0, #150	@ 0x96
 8001284:	f7ff fe6a 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001288:	f7ff fec6 	bl	8001018 <BMI088_GYRO_NS_L>
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f959 	bl	8001548 <BMI088_read_single_reg>
 8001296:	f7ff fecb 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800129a:	2096      	movs	r0, #150	@ 0x96
 800129c:	f7ff fe5e 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d001      	beq.n	80012aa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80012a6:	23ff      	movs	r3, #255	@ 0xff
 80012a8:	e049      	b.n	800133e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e042      	b.n	8001336 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80012b0:	f7ff feb2 	bl	8001018 <BMI088_GYRO_NS_L>
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4924      	ldr	r1, [pc, #144]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4920      	ldr	r1, [pc, #128]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 f924 	bl	8001520 <BMI088_write_single_reg>
 80012d8:	f7ff feaa 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80012dc:	2096      	movs	r0, #150	@ 0x96
 80012de:	f7ff fe3d 	bl	8000f5c <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 80012e2:	f7ff fe99 	bl	8001018 <BMI088_GYRO_NS_L>
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4917      	ldr	r1, [pc, #92]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	1dba      	adds	r2, r7, #6
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f925 	bl	8001548 <BMI088_read_single_reg>
 80012fe:	f7ff fe97 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001302:	2096      	movs	r0, #150	@ 0x96
 8001304:	f7ff fe2a 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	490f      	ldr	r1, [pc, #60]	@ (8001348 <bmi088_gyro_init+0x12c>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	440b      	add	r3, r1
 8001314:	3301      	adds	r3, #1
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	429a      	cmp	r2, r3
 800131c:	d008      	beq.n	8001330 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	4909      	ldr	r1, [pc, #36]	@ (8001348 <bmi088_gyro_init+0x12c>)
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	440b      	add	r3, r1
 800132a:	3302      	adds	r3, #2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	e006      	b.n	800133e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	3301      	adds	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9b9      	bls.n	80012b0 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000020 	.word	0x24000020

0800134c <BMI088_read>:
* @retval:     	void
* @details:    	锟斤拷取BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟捷ｏ拷锟斤拷锟斤拷锟斤拷锟劫度★拷锟斤拷锟斤拷锟角猴拷锟铰讹拷
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8001362:	f7ff fe41 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001366:	2092      	movs	r0, #146	@ 0x92
 8001368:	f7ff fe6e 	bl	8001048 <BMI088_read_write_byte>
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2206      	movs	r2, #6
 8001372:	4619      	mov	r1, r3
 8001374:	2012      	movs	r0, #18
 8001376:	f000 f8ff 	bl	8001578 <BMI088_read_muli_reg>
 800137a:	f7ff fe41 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800137e:	7d7b      	ldrb	r3, [r7, #21]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7d3b      	ldrb	r3, [r7, #20]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800138e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <BMI088_read+0x1cc>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7dbb      	ldrb	r3, [r7, #22]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <BMI088_read+0x1cc>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7e3b      	ldrb	r3, [r7, #24]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <BMI088_read+0x1cc>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3308      	adds	r3, #8
 80013fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001402:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001406:	f7ff fe07 	bl	8001018 <BMI088_GYRO_NS_L>
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2208      	movs	r2, #8
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f8b0 	bl	8001578 <BMI088_read_muli_reg>
 8001418:	f7ff fe0a 	bl	8001030 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800141c:	7d3b      	ldrb	r3, [r7, #20]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	d143      	bne.n	80014aa <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7dbb      	ldrb	r3, [r7, #22]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143e:	4b37      	ldr	r3, [pc, #220]	@ (800151c <BMI088_read+0x1d0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800144e:	7e7b      	ldrb	r3, [r7, #25]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7e3b      	ldrb	r3, [r7, #24]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800145e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <BMI088_read+0x1d0>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3304      	adds	r3, #4
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7ebb      	ldrb	r3, [r7, #26]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800148c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <BMI088_read+0x1d0>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80014aa:	f7ff fd9d 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80014ae:	20a2      	movs	r0, #162	@ 0xa2
 80014b0:	f7ff fdca 	bl	8001048 <BMI088_read_write_byte>
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2202      	movs	r2, #2
 80014ba:	4619      	mov	r1, r3
 80014bc:	2022      	movs	r0, #34	@ 0x22
 80014be:	f000 f85b 	bl	8001578 <BMI088_read_muli_reg>
 80014c2:	f7ff fd9d 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80014c6:	7d3b      	ldrb	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80014da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	db04      	blt.n	80014ee <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80014ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edc3 7a00 	vstr	s15, [r3]
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	24000004 	.word	0x24000004
 800151c:	24000008 	.word	0x24000008

08001520 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷写锟诫单锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fd88 	bl	8001048 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8001538:	79bb      	ldrb	r3, [r7, #6]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fd84 	bl	8001048 <BMI088_read_write_byte>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd73 	bl	8001048 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fd70 	bl	8001048 <BMI088_read_write_byte>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷拇锟斤拷锟斤拷锟斤拷锟斤拷锟
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd59 	bl	8001048 <BMI088_read_write_byte>

    while (len != 0)
 8001596:	e00c      	b.n	80015b2 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fd55 	bl	8001048 <BMI088_read_write_byte>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
        buf++;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
        len--;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ef      	bne.n	8001598 <BMI088_read_muli_reg+0x20>
    }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <bsp_can_init>:
**/

extern motor_t j60_motor[6];

void bsp_can_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	can_filter_init();
 80015c8:	f000 f820 	bl	800160c <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //寮FDCAN
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <bsp_can_init+0x3c>)
 80015ce:	f004 fff6 	bl	80065be <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80015d2:	480c      	ldr	r0, [pc, #48]	@ (8001604 <bsp_can_init+0x40>)
 80015d4:	f004 fff3 	bl	80065be <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <bsp_can_init+0x44>)
 80015da:	f004 fff0 	bl	80065be <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2101      	movs	r1, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <bsp_can_init+0x3c>)
 80015e4:	f005 f9de 	bl	80069a4 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2101      	movs	r1, #1
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <bsp_can_init+0x40>)
 80015ee:	f005 f9d9 	bl	80069a4 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <bsp_can_init+0x44>)
 80015f8:	f005 f9d4 	bl	80069a4 <HAL_FDCAN_ActivateNotification>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	24000120 	.word	0x24000120
 8001604:	240001c0 	.word	0x240001c0
 8001608:	24000260 	.word	0x24000260

0800160c <can_filter_init>:
* @retval:     	void
* @details:    	CAN婊ゆ尝ㄥ濮
************************************************************************
**/
void can_filter_init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //ID
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //婊ゆ尝ㄧ储寮
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //杩婊ゅ0宠FIFO0
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //ユID2
 800162a:	463b      	mov	r3, r7
 800162c:	4619      	mov	r1, r3
 800162e:	480a      	ldr	r0, [pc, #40]	@ (8001658 <can_filter_init+0x4c>)
 8001630:	f004 fed6 	bl	80063e0 <HAL_FDCAN_ConfigFilter>
	//缁ユ跺归涓ID╁ID,涓ュ杩绋甯
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	2202      	movs	r2, #2
 800163c:	2102      	movs	r1, #2
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <can_filter_init+0x4c>)
 8001640:	f004 ff44 	bl	80064cc <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <can_filter_init+0x4c>)
 800164a:	f004 ff6c 	bl	8006526 <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000120 	.word	0x24000120

0800165c <fdcanx_send_data>:
* @retval:     	void
* @details:    	版
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	@ 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 800166c:	897b      	ldrh	r3, [r7, #10]
 800166e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d801      	bhi.n	8001682 <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	623b      	str	r3, [r7, #32]
	if(len==12)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d101      	bne.n	800168c <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001688:	2309      	movs	r3, #9
 800168a:	623b      	str	r3, [r7, #32]
	if(len==16)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d101      	bne.n	8001696 <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8001692:	230a      	movs	r3, #10
 8001694:	623b      	str	r3, [r7, #32]
	if(len==20)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b14      	cmp	r3, #20
 800169a:	d101      	bne.n	80016a0 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800169c:	230b      	movs	r3, #11
 800169e:	623b      	str	r3, [r7, #32]
	if(len==24)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	2b18      	cmp	r3, #24
 80016a4:	d101      	bne.n	80016aa <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80016a6:	230c      	movs	r3, #12
 80016a8:	623b      	str	r3, [r7, #32]
	if(len==32)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80016b0:	230d      	movs	r3, #13
 80016b2:	623b      	str	r3, [r7, #32]
	if(len==48)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b30      	cmp	r3, #48	@ 0x30
 80016b8:	d101      	bne.n	80016be <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80016ba:	230e      	movs	r3, #14
 80016bc:	623b      	str	r3, [r7, #32]
	if(len==64)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b40      	cmp	r3, #64	@ 0x40
 80016c2:	d101      	bne.n	80016c8 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80016c4:	230f      	movs	r3, #15
 80016c6:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 80016cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 80016d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f004 ff93 	bl	8006614 <HAL_FDCAN_AddMessageToTxFifoQ>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <fdcanx_send_data+0x9c>
		return 1;//
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <fdcanx_send_data+0x9e>
	return 0;	
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3738      	adds	r7, #56	@ 0x38
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <fdcanx_receive>:
* @retval:     	ユ剁版垮害
* @details:    	ユ舵版
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8001702:	b580      	push	{r7, lr}
 8001704:	b090      	sub	sp, #64	@ 0x40
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 800170e:	f107 0214 	add.w	r2, r7, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f004 ffd8 	bl	80066cc <HAL_FDCAN_GetRxMessage>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d13c      	bne.n	800179c <fdcanx_receive+0x9a>
	{
		*rec_id = pRxHeader.Identifier;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b29a      	uxth	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d802      	bhi.n	8001736 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d802      	bhi.n	8001742 <fdcanx_receive+0x40>
			len = 12;
 800173c:	230c      	movs	r3, #12
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	2b0a      	cmp	r3, #10
 8001746:	d802      	bhi.n	800174e <fdcanx_receive+0x4c>
			len = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b0b      	cmp	r3, #11
 8001752:	d802      	bhi.n	800175a <fdcanx_receive+0x58>
			len = 20;
 8001754:	2314      	movs	r3, #20
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d802      	bhi.n	8001766 <fdcanx_receive+0x64>
			len = 24;
 8001760:	2318      	movs	r3, #24
 8001762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	2b0d      	cmp	r3, #13
 800176a:	d802      	bhi.n	8001772 <fdcanx_receive+0x70>
			len = 32;
 800176c:	2320      	movs	r3, #32
 800176e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0e      	cmp	r3, #14
 8001776:	d802      	bhi.n	800177e <fdcanx_receive+0x7c>
			len = 48;
 8001778:	2330      	movs	r3, #48	@ 0x30
 800177a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d802      	bhi.n	800178a <fdcanx_receive+0x88>
			len = 64;
 8001784:	2340      	movs	r3, #64	@ 0x40
 8001786:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength == 1){ //self added
 800178a:	6a3b      	ldr	r3, [r7, #32]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d102      	bne.n	8001796 <fdcanx_receive+0x94>
			len = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		return len;//ユ舵版
 8001796:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800179a:	e000      	b.n	800179e <fdcanx_receive+0x9c>
	}
	return 0;	
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3740      	adds	r7, #64	@ 0x40
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	uint8_t len = fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <fdcan1_rx_callback+0x98>)
 80017b0:	4924      	ldr	r1, [pc, #144]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017b2:	4825      	ldr	r0, [pc, #148]	@ (8001848 <fdcan1_rx_callback+0xa0>)
 80017b4:	f7ff ffa5 	bl	8001702 <fdcanx_receive>
 80017b8:	4603      	mov	r3, r0
 80017ba:	70fb      	strb	r3, [r7, #3]
	
	// Extract motor ID from CAN ID (lower 5 bits)
	uint8_t motor_id = rec_id1 & 0x0F;
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	70bb      	strb	r3, [r7, #2]
	
	// Find the motor with this ID using switch case
	motor_t* motor = NULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	607b      	str	r3, [r7, #4]
	switch(motor_id) {
 80017cc:	78bb      	ldrb	r3, [r7, #2]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d831      	bhi.n	8001838 <fdcan1_rx_callback+0x90>
 80017d4:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <fdcan1_rx_callback+0x34>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017f5 	.word	0x080017f5
 80017e0:	080017fb 	.word	0x080017fb
 80017e4:	08001801 	.word	0x08001801
 80017e8:	08001807 	.word	0x08001807
 80017ec:	0800180d 	.word	0x0800180d
 80017f0:	08001813 	.word	0x08001813
		case 1:
			motor = &j60_motor[0];
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <fdcan1_rx_callback+0xa4>)
 80017f6:	607b      	str	r3, [r7, #4]
			break;
 80017f8:	e00e      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 2:
			motor = &j60_motor[1];
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <fdcan1_rx_callback+0xa8>)
 80017fc:	607b      	str	r3, [r7, #4]
			break;
 80017fe:	e00b      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 3:
			motor = &j60_motor[2];
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <fdcan1_rx_callback+0xac>)
 8001802:	607b      	str	r3, [r7, #4]
			break;
 8001804:	e008      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 4:
			motor = &j60_motor[3];
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <fdcan1_rx_callback+0xb0>)
 8001808:	607b      	str	r3, [r7, #4]
			break;
 800180a:	e005      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 5:
			motor = &j60_motor[4];
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <fdcan1_rx_callback+0xb4>)
 800180e:	607b      	str	r3, [r7, #4]
			break;
 8001810:	e002      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 6:
			motor = &j60_motor[5];
 8001812:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <fdcan1_rx_callback+0xb8>)
 8001814:	607b      	str	r3, [r7, #4]
			break;
 8001816:	bf00      	nop
			// Invalid motor ID, do nothing
			return;
	}
	
	// Update motor feedback data
	motor->para.id = motor_id;
 8001818:	78ba      	ldrb	r2, [r7, #2]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	605a      	str	r2, [r3, #4]
	if (len == 8){
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d104      	bne.n	800182e <fdcan1_rx_callback+0x86>
		J60_Enable_Feedback(motor, rx_data1);
 8001824:	4906      	ldr	r1, [pc, #24]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 fd0c 	bl	8002244 <J60_Enable_Feedback>
 800182c:	e005      	b.n	800183a <fdcan1_rx_callback+0x92>
	}else{
		J60_Process_Feedback(motor, rx_data1);
 800182e:	4904      	ldr	r1, [pc, #16]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fbd3 	bl	8001fdc <J60_Process_Feedback>
 8001836:	e000      	b.n	800183a <fdcan1_rx_callback+0x92>
			return;
 8001838:	bf00      	nop
	}

}
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	240000e8 	.word	0x240000e8
 8001844:	240000f0 	.word	0x240000f0
 8001848:	24000120 	.word	0x24000120
 800184c:	240059bc 	.word	0x240059bc
 8001850:	24005a58 	.word	0x24005a58
 8001854:	24005af4 	.word	0x24005af4
 8001858:	24005b90 	.word	0x24005b90
 800185c:	24005c2c 	.word	0x24005c2c
 8001860:	24005cc8 	.word	0x24005cc8

08001864 <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
	uint8_t len = fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 800186a:	4a24      	ldr	r2, [pc, #144]	@ (80018fc <fdcan2_rx_callback+0x98>)
 800186c:	4924      	ldr	r1, [pc, #144]	@ (8001900 <fdcan2_rx_callback+0x9c>)
 800186e:	4825      	ldr	r0, [pc, #148]	@ (8001904 <fdcan2_rx_callback+0xa0>)
 8001870:	f7ff ff47 	bl	8001702 <fdcanx_receive>
 8001874:	4603      	mov	r3, r0
 8001876:	70fb      	strb	r3, [r7, #3]

		// Extract motor ID from CAN ID (lower 5 bits)
		uint8_t motor_id = rec_id2 & 0x0F;
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <fdcan2_rx_callback+0x9c>)
 800187a:	881b      	ldrh	r3, [r3, #0]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	70bb      	strb	r3, [r7, #2]

		// Find the motor with this ID using switch case
		motor_t* motor = NULL;
 8001884:	2300      	movs	r3, #0
 8001886:	607b      	str	r3, [r7, #4]
		switch(motor_id) {
 8001888:	78bb      	ldrb	r3, [r7, #2]
 800188a:	3b01      	subs	r3, #1
 800188c:	2b05      	cmp	r3, #5
 800188e:	d831      	bhi.n	80018f4 <fdcan2_rx_callback+0x90>
 8001890:	a201      	add	r2, pc, #4	@ (adr r2, 8001898 <fdcan2_rx_callback+0x34>)
 8001892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001896:	bf00      	nop
 8001898:	080018b1 	.word	0x080018b1
 800189c:	080018b7 	.word	0x080018b7
 80018a0:	080018bd 	.word	0x080018bd
 80018a4:	080018c3 	.word	0x080018c3
 80018a8:	080018c9 	.word	0x080018c9
 80018ac:	080018cf 	.word	0x080018cf
			case 1:
				motor = &j60_motor[0];
 80018b0:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <fdcan2_rx_callback+0xa4>)
 80018b2:	607b      	str	r3, [r7, #4]
				break;
 80018b4:	e00e      	b.n	80018d4 <fdcan2_rx_callback+0x70>
			case 2:
				motor = &j60_motor[1];
 80018b6:	4b15      	ldr	r3, [pc, #84]	@ (800190c <fdcan2_rx_callback+0xa8>)
 80018b8:	607b      	str	r3, [r7, #4]
				break;
 80018ba:	e00b      	b.n	80018d4 <fdcan2_rx_callback+0x70>
			case 3:
				motor = &j60_motor[2];
 80018bc:	4b14      	ldr	r3, [pc, #80]	@ (8001910 <fdcan2_rx_callback+0xac>)
 80018be:	607b      	str	r3, [r7, #4]
				break;
 80018c0:	e008      	b.n	80018d4 <fdcan2_rx_callback+0x70>
			case 4:
				motor = &j60_motor[3];
 80018c2:	4b14      	ldr	r3, [pc, #80]	@ (8001914 <fdcan2_rx_callback+0xb0>)
 80018c4:	607b      	str	r3, [r7, #4]
				break;
 80018c6:	e005      	b.n	80018d4 <fdcan2_rx_callback+0x70>
			case 5:
				motor = &j60_motor[4];
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <fdcan2_rx_callback+0xb4>)
 80018ca:	607b      	str	r3, [r7, #4]
				break;
 80018cc:	e002      	b.n	80018d4 <fdcan2_rx_callback+0x70>
			case 6:
				motor = &j60_motor[5];
 80018ce:	4b13      	ldr	r3, [pc, #76]	@ (800191c <fdcan2_rx_callback+0xb8>)
 80018d0:	607b      	str	r3, [r7, #4]
				break;
 80018d2:	bf00      	nop
				// Invalid motor ID, do nothing
				return;
		}

		// Update motor feedback data
		motor->para.id = motor_id;
 80018d4:	78ba      	ldrb	r2, [r7, #2]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	605a      	str	r2, [r3, #4]
		if (len == 8){
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	2b08      	cmp	r3, #8
 80018de:	d104      	bne.n	80018ea <fdcan2_rx_callback+0x86>
			J60_Enable_Feedback(motor, rx_data2);
 80018e0:	4906      	ldr	r1, [pc, #24]	@ (80018fc <fdcan2_rx_callback+0x98>)
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fcae 	bl	8002244 <J60_Enable_Feedback>
 80018e8:	e005      	b.n	80018f6 <fdcan2_rx_callback+0x92>
		}else{
			J60_Process_Feedback(motor, rx_data2);
 80018ea:	4904      	ldr	r1, [pc, #16]	@ (80018fc <fdcan2_rx_callback+0x98>)
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 fb75 	bl	8001fdc <J60_Process_Feedback>
 80018f2:	e000      	b.n	80018f6 <fdcan2_rx_callback+0x92>
				return;
 80018f4:	bf00      	nop
		}
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id2 & 0x1F;
	
}
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	240000f4 	.word	0x240000f4
 8001900:	240000fc 	.word	0x240000fc
 8001904:	240001c0 	.word	0x240001c0
 8001908:	240059bc 	.word	0x240059bc
 800190c:	24005a58 	.word	0x24005a58
 8001910:	24005af4 	.word	0x24005af4
 8001914:	24005b90 	.word	0x24005b90
 8001918:	24005c2c 	.word	0x24005c2c
 800191c:	24005cc8 	.word	0x24005cc8

08001920 <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001924:	4a03      	ldr	r2, [pc, #12]	@ (8001934 <fdcan3_rx_callback+0x14>)
 8001926:	4904      	ldr	r1, [pc, #16]	@ (8001938 <fdcan3_rx_callback+0x18>)
 8001928:	4804      	ldr	r0, [pc, #16]	@ (800193c <fdcan3_rx_callback+0x1c>)
 800192a:	f7ff feea 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id3 & 0x1F;
	
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	24000100 	.word	0x24000100
 8001938:	24000108 	.word	0x24000108
 800193c:	24000260 	.word	0x24000260

08001940 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <HAL_FDCAN_RxFifo0Callback+0x38>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 8001952:	f7ff ff29 	bl	80017a8 <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a08      	ldr	r2, [pc, #32]	@ (800197c <HAL_FDCAN_RxFifo0Callback+0x3c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d101      	bne.n	8001962 <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 800195e:	f7ff ff81 	bl	8001864 <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a06      	ldr	r2, [pc, #24]	@ (8001980 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d101      	bne.n	800196e <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 800196a:	f7ff ffd9 	bl	8001920 <fdcan3_rx_callback>
	}
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	24000120 	.word	0x24000120
 800197c:	240001c0 	.word	0x240001c0
 8001980:	24000260 	.word	0x24000260

08001984 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001988:	2104      	movs	r1, #4
 800198a:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <Buzzer_Init+0x1c>)
 800198c:	f009 fd98 	bl	800b4c0 <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 8001990:	f000 f840 	bl	8001a14 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 8001994:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <Buzzer_Init+0x20>)
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	24001888 	.word	0x24001888
 80019a4:	2400010a 	.word	0x2400010a

080019a8 <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d102      	bne.n	80019be <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 80019b8:	f000 f82c 	bl	8001a14 <Buzzer_Stop>
        return;
 80019bc:	e00a      	b.n	80019d4 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f80c 	bl	80019dc <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d004      	beq.n	80019d4 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 80019ca:	6838      	ldr	r0, [r7, #0]
 80019cc:	f00d fc6f 	bl	800f2ae <osDelay>
        Buzzer_Stop();
 80019d0:	f000 f820 	bl	8001a14 <Buzzer_Stop>
    }
}
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d102      	bne.n	80019f0 <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 80019ea:	f000 f813 	bl	8001a14 <Buzzer_Stop>
        return;
 80019ee:	e00a      	b.n	8001a06 <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 f86f 	bl	8001ad4 <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 80019f6:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <Buzzer_PlayToneAsync+0x30>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 f898 	bl	8001b30 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 8001a00:	4b03      	ldr	r3, [pc, #12]	@ (8001a10 <Buzzer_PlayToneAsync+0x34>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
}
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	24000032 	.word	0x24000032
 8001a10:	2400010a 	.word	0x2400010a

08001a14 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 8001a18:	4b05      	ldr	r3, [pc, #20]	@ (8001a30 <Buzzer_Stop+0x1c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 8001a1e:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <Buzzer_Stop+0x20>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	701a      	strb	r2, [r3, #0]
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40001800 	.word	0x40001800
 8001a34:	2400010a 	.word	0x2400010a

08001a38 <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	2b64      	cmp	r3, #100	@ 0x64
 8001a46:	d901      	bls.n	8001a4c <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 8001a48:	2364      	movs	r3, #100	@ 0x64
 8001a4a:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 8001a4c:	4a07      	ldr	r2, [pc, #28]	@ (8001a6c <Buzzer_SetVolume+0x34>)
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 8001a52:	4b07      	ldr	r3, [pc, #28]	@ (8001a70 <Buzzer_SetVolume+0x38>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d104      	bne.n	8001a64 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 8001a5a:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <Buzzer_SetVolume+0x34>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 f866 	bl	8001b30 <Buzzer_SetDutyCycle>
    }
}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	24000032 	.word	0x24000032
 8001a70:	2400010a 	.word	0x2400010a

08001a74 <Buzzer_Alert>:
}

/**
 * @brief Play an alert sound
 */
void Buzzer_Alert(void) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
    Buzzer_PlayTone(NOTE_ALERT, 200); // 200ms alert
 8001a78:	21c8      	movs	r1, #200	@ 0xc8
 8001a7a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a7e:	f7ff ff93 	bl	80019a8 <Buzzer_PlayTone>
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	4613      	mov	r3, r2
 8001a92:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 8001a94:	2300      	movs	r3, #0
 8001a96:	75fb      	strb	r3, [r7, #23]
 8001a98:	e012      	b.n	8001ac0 <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	6818      	ldr	r0, [r3, #0]
 8001aa4:	7dfb      	ldrb	r3, [r7, #23]
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	4413      	add	r3, r2
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4619      	mov	r1, r3
 8001ab0:	f7ff ff7a 	bl	80019a8 <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 8001ab4:	2032      	movs	r0, #50	@ 0x32
 8001ab6:	f00d fbfa 	bl	800f2ae <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 8001aba:	7dfb      	ldrb	r3, [r7, #23]
 8001abc:	3301      	adds	r3, #1
 8001abe:	75fb      	strb	r3, [r7, #23]
 8001ac0:	7dfa      	ldrb	r2, [r7, #23]
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3e8      	bcc.n	8001a9a <Buzzer_PlayMelody+0x14>
    }
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d01a      	beq.n	8001b18 <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <Buzzer_SetFrequency+0x50>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <Buzzer_SetFrequency+0x54>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fbb2 f2f3 	udiv	r2, r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af4:	3b01      	subs	r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <Buzzer_SetFrequency+0x2e>
 8001afe:	2301      	movs	r3, #1
 8001b00:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b08:	d302      	bcc.n	8001b10 <Buzzer_SetFrequency+0x3c>
 8001b0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b0e:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001b10:	4a06      	ldr	r2, [pc, #24]	@ (8001b2c <Buzzer_SetFrequency+0x58>)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b16:	e000      	b.n	8001b1a <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001b18:	bf00      	nop
}
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	24000034 	.word	0x24000034
 8001b28:	24000038 	.word	0x24000038
 8001b2c:	40001800 	.word	0x40001800

08001b30 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b64      	cmp	r3, #100	@ 0x64
 8001b3e:	d901      	bls.n	8001b44 <Buzzer_SetDutyCycle+0x14>
 8001b40:	2364      	movs	r3, #100	@ 0x64
 8001b42:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <Buzzer_SetDutyCycle+0x40>)
 8001b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b48:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	fb02 f303 	mul.w	r3, r2, r3
 8001b52:	4a08      	ldr	r2, [pc, #32]	@ (8001b74 <Buzzer_SetDutyCycle+0x44>)
 8001b54:	fba2 2303 	umull	r2, r3, r2, r3
 8001b58:	095b      	lsrs	r3, r3, #5
 8001b5a:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 8001b5c:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <Buzzer_SetDutyCycle+0x40>)
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001b62:	bf00      	nop
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40001800 	.word	0x40001800
 8001b74:	51eb851f 	.word	0x51eb851f

08001b78 <Buzzer_PlayStartupMelody>:

/**
 * @brief Play startup melody for 2 seconds
 * This function initializes the buzzer and plays a startup melody
 */
void Buzzer_PlayStartupMelody(void) {
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b08e      	sub	sp, #56	@ 0x38
 8001b7c:	af00      	add	r7, sp, #0
    // Initialize buzzer system
    Buzzer_Init();
 8001b7e:	f7ff ff01 	bl	8001984 <Buzzer_Init>
    Buzzer_SetVolume(30); // Set moderate volume (30%)
 8001b82:	201e      	movs	r0, #30
 8001b84:	f7ff ff58 	bl	8001a38 <Buzzer_SetVolume>
    
    // Define startup melody - plays for approximately 2 seconds
    const uint32_t melody_frequencies[] = {NOTE_C4, NOTE_E4, NOTE_G4, NOTE_C5, NOTE_G4, NOTE_E4, NOTE_C4};
 8001b88:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <Buzzer_PlayStartupMelody+0x54>)
 8001b8a:	f107 041c 	add.w	r4, r7, #28
 8001b8e:	461d      	mov	r5, r3
 8001b90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    const uint32_t melody_durations[] = {250, 250, 250, 300, 250, 250, 400};
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <Buzzer_PlayStartupMelody+0x58>)
 8001b9e:	463c      	mov	r4, r7
 8001ba0:	461d      	mov	r5, r3
 8001ba2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ba4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ba6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001baa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    // Play melody
    Buzzer_PlayMelody(melody_frequencies, melody_durations, 7);
 8001bae:	4639      	mov	r1, r7
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	2207      	movs	r2, #7
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ff65 	bl	8001a86 <Buzzer_PlayMelody>
    osDelay(500); // Small additional delay for safety
 8001bbc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001bc0:	f00d fb75 	bl	800f2ae <osDelay>
}
 8001bc4:	bf00      	nop
 8001bc6:	3738      	adds	r7, #56	@ 0x38
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bdb0      	pop	{r4, r5, r7, pc}
 8001bcc:	08014208 	.word	0x08014208
 8001bd0:	08014224 	.word	0x08014224

08001bd4 <Enable_J60_Motor>:
#include "stm32h7xx_hal.h"  // For HAL_GetTick



void Enable_J60_Motor(motor_t *motor)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
    uint32_t can_id = (motor->id & 0x1F) | (2 << 5); // Enable command index = 2
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	f003 031f 	and.w	r3, r3, #31
 8001be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bec:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001bee:	2300      	movs	r3, #0
 8001bf0:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    switch(motor->can_number) {
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	789b      	ldrb	r3, [r3, #2]
 8001bf6:	2b03      	cmp	r3, #3
 8001bf8:	d018      	beq.n	8001c2c <Enable_J60_Motor+0x58>
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	dc1f      	bgt.n	8001c3e <Enable_J60_Motor+0x6a>
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d002      	beq.n	8001c08 <Enable_J60_Motor+0x34>
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d009      	beq.n	8001c1a <Enable_J60_Motor+0x46>
        case 3:
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001c06:	e01a      	b.n	8001c3e <Enable_J60_Motor+0x6a>
            fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	b299      	uxth	r1, r3
 8001c0c:	f107 0208 	add.w	r2, r7, #8
 8001c10:	2300      	movs	r3, #0
 8001c12:	480d      	ldr	r0, [pc, #52]	@ (8001c48 <Enable_J60_Motor+0x74>)
 8001c14:	f7ff fd22 	bl	800165c <fdcanx_send_data>
            break;
 8001c18:	e012      	b.n	8001c40 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan2, can_id, dummy_data, 0);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	b299      	uxth	r1, r3
 8001c1e:	f107 0208 	add.w	r2, r7, #8
 8001c22:	2300      	movs	r3, #0
 8001c24:	4809      	ldr	r0, [pc, #36]	@ (8001c4c <Enable_J60_Motor+0x78>)
 8001c26:	f7ff fd19 	bl	800165c <fdcanx_send_data>
            break;
 8001c2a:	e009      	b.n	8001c40 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	b299      	uxth	r1, r3
 8001c30:	f107 0208 	add.w	r2, r7, #8
 8001c34:	2300      	movs	r3, #0
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <Enable_J60_Motor+0x7c>)
 8001c38:	f7ff fd10 	bl	800165c <fdcanx_send_data>
            break;
 8001c3c:	e000      	b.n	8001c40 <Enable_J60_Motor+0x6c>
            break;
 8001c3e:	bf00      	nop
    }
}
 8001c40:	bf00      	nop
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	24000120 	.word	0x24000120
 8001c4c:	240001c0 	.word	0x240001c0
 8001c50:	24000260 	.word	0x24000260

08001c54 <Init_J60_Motor>:

// Initialize a single J60 motor with specified ID and CAN channel
void Init_J60_Motor(motor_t *motor, int16_t motor_id, uint8_t can_channel, float rad_offset, int8_t direction, float pos_limit_min, float pos_limit_max)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b087      	sub	sp, #28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6178      	str	r0, [r7, #20]
 8001c5c:	4608      	mov	r0, r1
 8001c5e:	4611      	mov	r1, r2
 8001c60:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c64:	461a      	mov	r2, r3
 8001c66:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c6a:	ed87 1a01 	vstr	s2, [r7, #4]
 8001c6e:	4603      	mov	r3, r0
 8001c70:	827b      	strh	r3, [r7, #18]
 8001c72:	460b      	mov	r3, r1
 8001c74:	747b      	strb	r3, [r7, #17]
 8001c76:	4613      	mov	r3, r2
 8001c78:	743b      	strb	r3, [r7, #16]
    // Set motor identification
    motor->id = motor_id;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	8a7a      	ldrh	r2, [r7, #18]
 8001c7e:	801a      	strh	r2, [r3, #0]
    motor->can_number = can_channel;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	7c7a      	ldrb	r2, [r7, #17]
 8001c84:	709a      	strb	r2, [r3, #2]
    
    // Initialize all control commands to zero
    motor->cmd.pos_set = 0.0f;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	675a      	str	r2, [r3, #116]	@ 0x74
    motor->cmd.vel_set = 0.0f;
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	679a      	str	r2, [r3, #120]	@ 0x78
    motor->cmd.kp_set = 0.0f;
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	67da      	str	r2, [r3, #124]	@ 0x7c
    motor->cmd.kd_set = 0.0f;
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    motor->cmd.tor_set = 0.0f;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    
    // Initialize feedback parameters to zero/safe values
    motor->para.id = 0;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	605a      	str	r2, [r3, #4]
    motor->para.state = 0;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
    motor->para.p_int = 0;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	60da      	str	r2, [r3, #12]
    motor->para.v_int = 0;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
    motor->para.t_int = 0;
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	615a      	str	r2, [r3, #20]
    motor->para.kp_int = 0;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	619a      	str	r2, [r3, #24]
    motor->para.kd_int = 0;
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	61da      	str	r2, [r3, #28]
    motor->para.pos = 0.0f;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
    motor->para.vel = 0.0f;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->para.tor = 0.0f;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->para.Kp = 0.0f;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->para.Kd = 0.0f;
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->para.Tmos = 0.0f;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->para.Tcoil = 0.0f;
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->para.temperature = 0.0f;
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->para.torque = 0.0f;
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f04f 0200 	mov.w	r2, #0
 8001d22:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->para.speed = 0.0f;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->para.encoder_angle = 0.0f;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->para.previous_angle = 0.0f;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->para.rotations = 0;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->para.heartbeat = 0;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2200      	movs	r2, #0
 8001d46:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->para.ping = 0;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	659a      	str	r2, [r3, #88]	@ 0x58
    motor->para.online = 1;
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	2201      	movs	r2, #1
 8001d52:	65da      	str	r2, [r3, #92]	@ 0x5c
    motor->para.safety_stop = 0; // Initialize safety stop flag
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    // Set direction and offset
    motor->rad_offset = rad_offset;
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    motor->direction = direction; // Set motor direction (1 = forward, -1 = reverse)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	7c3a      	ldrb	r2, [r7, #16]
 8001d68:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    motor->rad_offset = rad_offset * direction;
 8001d6c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001d70:	ee07 3a90 	vmov	s15, r3
 8001d74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d78:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
    
    // Set position limits
    motor->pos_limit_min = pos_limit_min;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    motor->pos_limit_max = pos_limit_max;
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    motor->limit_enabled = 1; // Enable position limits by default
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001d9e:	bf00      	nop
 8001da0:	371c      	adds	r7, #28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <Send_J60_Motor_Command>:

// Send control command to a single J60 motor
void Send_J60_Motor_Command(motor_t *motor)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08e      	sub	sp, #56	@ 0x38
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
    // Apply position limits first
    float limited_position = Apply_Position_Limits(motor, motor->cmd.pos_set);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 fa70 	bl	80022a4 <Apply_Position_Limits>
 8001dc4:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    
    // Apply direction to motor commands
    float pos_set_with_direction = limited_position * motor->direction;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 8001dce:	ee07 3a90 	vmov	s15, r3
 8001dd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dde:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float vel_set_with_direction = motor->cmd.vel_set * motor->direction;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 8001dee:	ee07 3a90 	vmov	s15, r3
 8001df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dfa:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float tor_set_with_direction = motor->cmd.tor_set * motor->direction;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	ed93 7a21 	vldr	s14, [r3, #132]	@ 0x84
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 8001e0a:	ee07 3a90 	vmov	s15, r3
 8001e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e16:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	float pos_set_after_offset = pos_set_with_direction - motor->rad_offset;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8001e20:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e28:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    uint16_t pos_u16 = MAP_F32_TO_U16(pos_set_after_offset, -40.0f, 40.0f);
 8001e2c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e30:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001fb4 <Send_J60_Motor_Command+0x208>
 8001e34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e38:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001fb8 <Send_J60_Motor_Command+0x20c>
 8001e3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e40:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8001fbc <Send_J60_Motor_Command+0x210>
 8001e44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e4c:	ee17 3a90 	vmov	r3, s15
 8001e50:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t vel_u14 = MAP_F32_TO_U14(vel_set_with_direction, -40.0f, 40.0f);
 8001e52:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e56:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001fb4 <Send_J60_Motor_Command+0x208>
 8001e5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e5e:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001fc0 <Send_J60_Motor_Command+0x214>
 8001e62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e66:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001fbc <Send_J60_Motor_Command+0x210>
 8001e6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e72:	ee17 3a90 	vmov	r3, s15
 8001e76:	843b      	strh	r3, [r7, #32]
    uint16_t kp_u10  = MAP_F32_TO_U10(motor->cmd.kp_set, 0.0f, 1023.0f);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8001e7e:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001fc4 <Send_J60_Motor_Command+0x218>
 8001e82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001fc4 <Send_J60_Motor_Command+0x218>
 8001e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e92:	ee17 3a90 	vmov	r3, s15
 8001e96:	83fb      	strh	r3, [r7, #30]
    uint8_t  kd_u8   = MAP_F32_TO_U8(motor->cmd.kd_set, 0.0f, 51.0f);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8001e9e:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001fc8 <Send_J60_Motor_Command+0x21c>
 8001ea2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ea6:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001fcc <Send_J60_Motor_Command+0x220>
 8001eaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eb2:	edc7 7a00 	vstr	s15, [r7]
 8001eb6:	783b      	ldrb	r3, [r7, #0]
 8001eb8:	777b      	strb	r3, [r7, #29]
    uint16_t torque_u16 = MAP_F32_TO_U16(tor_set_with_direction, -40.0f, 40.0f);
 8001eba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ebe:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001fb4 <Send_J60_Motor_Command+0x208>
 8001ec2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ec6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001fb8 <Send_J60_Motor_Command+0x20c>
 8001eca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ece:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001fbc <Send_J60_Motor_Command+0x210>
 8001ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eda:	ee17 3a90 	vmov	r3, s15
 8001ede:	837b      	strh	r3, [r7, #26]

    uint8_t cmd_data[8] = {0};
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
    // Bit30~Bit39: Kp stiffness (10 bits)
    // Bit40~Bit47: Kd damping (8 bits) 
    // Bit48~Bit63: Target torque (16 bits)
    
    // Bit0~Bit15: Target angle (bytes 0-1)
    cmd_data[0] = pos_u16 & 0xFF;           // Lower 8 bits
 8001eea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	733b      	strb	r3, [r7, #12]
    cmd_data[1] = (pos_u16 >> 8) & 0xFF;    // Upper 8 bits
 8001ef0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ef2:	0a1b      	lsrs	r3, r3, #8
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	737b      	strb	r3, [r7, #13]
    
    // Bit16~Bit29: Target velocity (14 bits spanning bytes 2-3)
    cmd_data[2] = vel_u14 & 0xFF;           // Lower 8 bits of velocity (bits 16-23)
 8001efa:	8c3b      	ldrh	r3, [r7, #32]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	73bb      	strb	r3, [r7, #14]
    cmd_data[3] = (vel_u14 >> 8) & 0x3F;    // Upper 6 bits of velocity (bits 24-29)
 8001f00:	8c3b      	ldrh	r3, [r7, #32]
 8001f02:	0a1b      	lsrs	r3, r3, #8
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	73fb      	strb	r3, [r7, #15]
    
    // Bit30~Bit39: Kp (10 bits, 2 bits in byte 3, 8 bits in byte 4)
    cmd_data[3] |= ((kp_u10 & 0x03) << 6);  // Lower 2 bits of Kp (bits 30-31)
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	b25a      	sxtb	r2, r3
 8001f14:	8bfb      	ldrh	r3, [r7, #30]
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	019b      	lsls	r3, r3, #6
 8001f1a:	b25b      	sxtb	r3, r3
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	73fb      	strb	r3, [r7, #15]
    cmd_data[4] = (kp_u10 >> 2) & 0xFF;     // Upper 8 bits of Kp (bits 32-39)
 8001f24:	8bfb      	ldrh	r3, [r7, #30]
 8001f26:	089b      	lsrs	r3, r3, #2
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	743b      	strb	r3, [r7, #16]
    
    // Bit40~Bit47: Kd (8 bits in byte 5)
    cmd_data[5] = kd_u8 & 0xFF;
 8001f2e:	7f7b      	ldrb	r3, [r7, #29]
 8001f30:	747b      	strb	r3, [r7, #17]
    
    // Bit48~Bit63: Target torque (16 bits in bytes 6-7)
    cmd_data[6] = torque_u16 & 0xFF;        // Lower 8 bits
 8001f32:	8b7b      	ldrh	r3, [r7, #26]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	74bb      	strb	r3, [r7, #18]
    cmd_data[7] = (torque_u16 >> 8) & 0xFF; // Upper 8 bits
 8001f38:	8b7b      	ldrh	r3, [r7, #26]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	74fb      	strb	r3, [r7, #19]

    //ping+1 mean send msg and receive function should set it back to 0
    motor->para.ping += 1;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	659a      	str	r2, [r3, #88]	@ 0x58

    // Create CAN ID: motor_id + command index 4 (control command)
    uint32_t motor_ctrl_id = (motor->id & 0x1F) | (4 << 5);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f5c:	617b      	str	r3, [r7, #20]

    // Send via appropriate CAN channel
    switch(motor->can_number) {
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	789b      	ldrb	r3, [r3, #2]
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d018      	beq.n	8001f98 <Send_J60_Motor_Command+0x1ec>
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	dc1f      	bgt.n	8001faa <Send_J60_Motor_Command+0x1fe>
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d002      	beq.n	8001f74 <Send_J60_Motor_Command+0x1c8>
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d009      	beq.n	8001f86 <Send_J60_Motor_Command+0x1da>
        case 3:
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001f72:	e01a      	b.n	8001faa <Send_J60_Motor_Command+0x1fe>
            fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	b299      	uxth	r1, r3
 8001f78:	f107 020c 	add.w	r2, r7, #12
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	4814      	ldr	r0, [pc, #80]	@ (8001fd0 <Send_J60_Motor_Command+0x224>)
 8001f80:	f7ff fb6c 	bl	800165c <fdcanx_send_data>
            break;
 8001f84:	e012      	b.n	8001fac <Send_J60_Motor_Command+0x200>
            fdcanx_send_data(&hfdcan2, motor_ctrl_id, cmd_data, 8);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	b299      	uxth	r1, r3
 8001f8a:	f107 020c 	add.w	r2, r7, #12
 8001f8e:	2308      	movs	r3, #8
 8001f90:	4810      	ldr	r0, [pc, #64]	@ (8001fd4 <Send_J60_Motor_Command+0x228>)
 8001f92:	f7ff fb63 	bl	800165c <fdcanx_send_data>
            break;
 8001f96:	e009      	b.n	8001fac <Send_J60_Motor_Command+0x200>
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	b299      	uxth	r1, r3
 8001f9c:	f107 020c 	add.w	r2, r7, #12
 8001fa0:	2308      	movs	r3, #8
 8001fa2:	480d      	ldr	r0, [pc, #52]	@ (8001fd8 <Send_J60_Motor_Command+0x22c>)
 8001fa4:	f7ff fb5a 	bl	800165c <fdcanx_send_data>
            break;
 8001fa8:	e000      	b.n	8001fac <Send_J60_Motor_Command+0x200>
            break;
 8001faa:	bf00      	nop
    }
}
 8001fac:	bf00      	nop
 8001fae:	3738      	adds	r7, #56	@ 0x38
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	42200000 	.word	0x42200000
 8001fb8:	477fff00 	.word	0x477fff00
 8001fbc:	42a00000 	.word	0x42a00000
 8001fc0:	467ffc00 	.word	0x467ffc00
 8001fc4:	447fc000 	.word	0x447fc000
 8001fc8:	437f0000 	.word	0x437f0000
 8001fcc:	424c0000 	.word	0x424c0000
 8001fd0:	24000120 	.word	0x24000120
 8001fd4:	240001c0 	.word	0x240001c0
 8001fd8:	24000260 	.word	0x24000260

08001fdc <J60_Process_Feedback>:

// Process J60 motor feedback data according to protocol documentation
void J60_Process_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08a      	sub	sp, #40	@ 0x28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
    // Get current time in ms (using HAL_GetTick)
    uint32_t current_time = HAL_GetTick();
 8001fe6:	f001 fd0f 	bl	8003a08 <HAL_GetTick>
 8001fea:	6278      	str	r0, [r7, #36]	@ 0x24
    
    // Update frequency tracking
    if (motor->para.update_count == 0) {
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d10a      	bne.n	800200a <J60_Process_Feedback+0x2e>
        // First update - initialize
        motor->para.last_update_time = current_time;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff8:	669a      	str	r2, [r3, #104]	@ 0x68
        motor->para.update_interval_sum = 0;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	66da      	str	r2, [r3, #108]	@ 0x6c
        motor->para.update_frequency = 0.0f;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f04f 0200 	mov.w	r2, #0
 8002006:	671a      	str	r2, [r3, #112]	@ 0x70
 8002008:	e02d      	b.n	8002066 <J60_Process_Feedback+0x8a>
    } else {
        // Calculate interval since last update
        uint32_t interval = current_time - motor->para.last_update_time;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800200e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	623b      	str	r3, [r7, #32]
        
        // Update tracking variables
        motor->para.update_interval_sum += interval;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	441a      	add	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	66da      	str	r2, [r3, #108]	@ 0x6c
        
        // Calculate frequency every 100 updates
        if (motor->para.update_count % 100 == 0 && motor->para.update_interval_sum > 0) {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002024:	4b7f      	ldr	r3, [pc, #508]	@ (8002224 <J60_Process_Feedback+0x248>)
 8002026:	fba3 1302 	umull	r1, r3, r3, r2
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	2164      	movs	r1, #100	@ 0x64
 800202e:	fb01 f303 	mul.w	r3, r1, r3
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	d113      	bne.n	8002060 <J60_Process_Feedback+0x84>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00f      	beq.n	8002060 <J60_Process_Feedback+0x84>
            // Calculate frequency in Hz (updates per second)
            motor->para.update_frequency = 100000.0f / (float)motor->para.update_interval_sum;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002044:	ee07 3a90 	vmov	s15, r3
 8002048:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800204c:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002228 <J60_Process_Feedback+0x24c>
 8002050:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
            
            // Reset sum for next calculation
            motor->para.update_interval_sum = 0;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	66da      	str	r2, [r3, #108]	@ 0x6c
        }
        
        // Update last update time
        motor->para.last_update_time = current_time;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002064:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    
    // Increment update counter
    motor->para.update_count++;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800206a:	1c5a      	adds	r2, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	665a      	str	r2, [r3, #100]	@ 0x64
    // Bit40~Bit55: 褰 (16 bits)
    // Bit56: 娓╁害蹇浣 (1 bit)
    // Bit57~Bit63: 褰娓╁害 (7 bits)
    
    // Position: 20-bit value (bits 0-19) - little-endian extraction
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[1] << 8) |    // bits 8-15  
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	3301      	adds	r3, #1
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	021b      	lsls	r3, r3, #8
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 800207e:	431a      	orrs	r2, r3
                       (((uint32_t)rx_data[2] & 0x0F) << 16); // bits 16-19 (lower 4 bits of byte 2)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	3302      	adds	r3, #2
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	041b      	lsls	r3, r3, #16
 8002088:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 800208c:	4313      	orrs	r3, r2
 800208e:	61fb      	str	r3, [r7, #28]
    
    // Velocity: 20-bit value (bits 20-39) - spans bytes 2,3,4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	3302      	adds	r3, #2
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[3] << 4) |           // bits 24-31
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	3303      	adds	r3, #3
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	011b      	lsls	r3, r3, #4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 80020a4:	431a      	orrs	r2, r3
                       ((uint32_t)rx_data[4] << 12);           // bits 32-39
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	3304      	adds	r3, #4
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	031b      	lsls	r3, r3, #12
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
    
    // Torque: 16-bit value (bits 40-55) - little-endian extraction
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	3305      	adds	r3, #5
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	b21a      	sxth	r2, r3
                       ((uint16_t)rx_data[6] << 8);     // bits 48-55
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	3306      	adds	r3, #6
 80020be:	781b      	ldrb	r3, [r3, #0]
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 80020c0:	b21b      	sxth	r3, r3
 80020c2:	021b      	lsls	r3, r3, #8
 80020c4:	b21b      	sxth	r3, r3
 80020c6:	4313      	orrs	r3, r2
 80020c8:	b21b      	sxth	r3, r3
 80020ca:	82fb      	strh	r3, [r7, #22]
    
    // Temperature flag: bit 56 (bit 0 of byte 7)
    uint8_t temp_flag = rx_data[7] & 0x01;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	3307      	adds	r3, #7
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	757b      	strb	r3, [r7, #21]
    
    // Temperature: bits 57-63 (bits 1-7 of byte 7)
    uint8_t temp_raw = (rx_data[7] >> 1) & 0x7F;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	3307      	adds	r3, #7
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	085b      	lsrs	r3, r3, #1
 80020e0:	753b      	strb	r3, [r7, #20]
    
    // Store raw integer values
    motor->para.p_int = pos_raw;
 80020e2:	69fa      	ldr	r2, [r7, #28]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	60da      	str	r2, [r3, #12]
    motor->para.v_int = vel_raw;
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	611a      	str	r2, [r3, #16]
    motor->para.t_int = tor_raw;
 80020ee:	8afa      	ldrh	r2, [r7, #22]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	615a      	str	r2, [r3, #20]
    
    // Convert to float values using J60 ranges
    float pos_before_offset = MAP_U20_TO_F32(pos_raw, J60_POS_MIN, J60_POS_MAX);
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020fe:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800222c <J60_Process_Feedback+0x250>
 8002102:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002106:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002230 <J60_Process_Feedback+0x254>
 800210a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800210e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002234 <J60_Process_Feedback+0x258>
 8002112:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002116:	edc7 7a04 	vstr	s15, [r7, #16]
    float vel_raw_float = MAP_U20_TO_F32(vel_raw, J60_VEL_MIN, J60_VEL_MAX);
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	ee07 3a90 	vmov	s15, r3
 8002120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002124:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800222c <J60_Process_Feedback+0x250>
 8002128:	ee27 7a87 	vmul.f32	s14, s15, s14
 800212c:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8002230 <J60_Process_Feedback+0x254>
 8002130:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002134:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002234 <J60_Process_Feedback+0x258>
 8002138:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800213c:	edc7 7a03 	vstr	s15, [r7, #12]
    float tor_raw_float = MAP_U16_TO_F32(tor_raw, J60_TOR_MIN, J60_TOR_MAX);
 8002140:	8afb      	ldrh	r3, [r7, #22]
 8002142:	ee07 3a90 	vmov	s15, r3
 8002146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800222c <J60_Process_Feedback+0x250>
 800214e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002152:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8002238 <J60_Process_Feedback+0x25c>
 8002156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800215a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002234 <J60_Process_Feedback+0x258>
 800215e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002162:	edc7 7a02 	vstr	s15, [r7, #8]
    
    // Apply direction to feedback data
    motor->para.pos = (pos_before_offset + motor->rad_offset) * motor->direction;  // Apply direction to position
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800216c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002170:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	edc3 7a08 	vstr	s15, [r3, #32]
    motor->para.vel = vel_raw_float * motor->direction;  // Apply direction to velocity  
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 8002192:	ee07 3a90 	vmov	s15, r3
 8002196:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800219a:	edd7 7a03 	vldr	s15, [r7, #12]
 800219e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motor->para.tor = tor_raw_float * motor->direction;  // Apply direction to torque
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f993 308c 	ldrsb.w	r3, [r3, #140]	@ 0x8c
 80021ae:	ee07 3a90 	vmov	s15, r3
 80021b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    
    // Process temperature
    motor->para.temperature = MAP_U7_TO_F32(temp_raw, J60_TEMP_MIN, J60_TEMP_MAX);  // [-20, +200] 掳C
 80021c4:	7d3b      	ldrb	r3, [r7, #20]
 80021c6:	ee07 3a90 	vmov	s15, r3
 80021ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ce:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800223c <J60_Process_Feedback+0x260>
 80021d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021d6:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002240 <J60_Process_Feedback+0x264>
 80021da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021de:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80021e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    
    // Set temperature type based on flag
    if (temp_flag == 0) {
 80021ec:	7d7b      	ldrb	r3, [r7, #21]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d108      	bne.n	8002204 <J60_Process_Feedback+0x228>
        motor->para.Tmos = motor->para.temperature;   // MOSFET temperature
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = 0.0f;                     // Motor temperature not available
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	639a      	str	r2, [r3, #56]	@ 0x38
 8002202:	e007      	b.n	8002214 <J60_Process_Feedback+0x238>
    } else {
        motor->para.Tmos = 0.0f;                      // MOSFET temperature not available
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = motor->para.temperature;  // Motor temperature
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    
    motor->para.ping = 0;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800221a:	bf00      	nop
 800221c:	3728      	adds	r7, #40	@ 0x28
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	51eb851f 	.word	0x51eb851f
 8002228:	47c35000 	.word	0x47c35000
 800222c:	42a00000 	.word	0x42a00000
 8002230:	497ffff0 	.word	0x497ffff0
 8002234:	42200000 	.word	0x42200000
 8002238:	477fff00 	.word	0x477fff00
 800223c:	435c0000 	.word	0x435c0000
 8002240:	42fe0000 	.word	0x42fe0000

08002244 <J60_Enable_Feedback>:

void J60_Enable_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
    motor->para.enable_failed = rx_data[0];
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	781a      	ldrb	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <J60_Cmd_Clear>:

void J60_Cmd_Clear(motor_t *motor){
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	motor->cmd.pos_set = 0.0f;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	675a      	str	r2, [r3, #116]	@ 0x74
	motor->cmd.vel_set = 0.0f;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	679a      	str	r2, [r3, #120]	@ 0x78
	motor->cmd.kp_set = 0.0f;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	67da      	str	r2, [r3, #124]	@ 0x7c
	motor->cmd.kd_set = 0.0f;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	motor->cmd.tor_set = 0.0f;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <Apply_Position_Limits>:
 * @param motor Pointer to motor structure
 * @param position Desired position in radians
 * @return Limited position value in radians
 */
float Apply_Position_Limits(motor_t *motor, float position)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	ed87 0a00 	vstr	s0, [r7]
    // If limits are not enabled, return the original position
    if (!motor->limit_enabled) {
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <Apply_Position_Limits+0x1a>
        return position;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	e01c      	b.n	80022f8 <Apply_Position_Limits+0x54>
    }
    
    // Apply limits
    if (position > motor->pos_limit_max) {
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80022c4:	ed97 7a00 	vldr	s14, [r7]
 80022c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d0:	dd03      	ble.n	80022da <Apply_Position_Limits+0x36>
        return motor->pos_limit_max;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022d8:	e00e      	b.n	80022f8 <Apply_Position_Limits+0x54>
    } else if (position < motor->pos_limit_min) {
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80022e0:	ed97 7a00 	vldr	s14, [r7]
 80022e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ec:	d503      	bpl.n	80022f6 <Apply_Position_Limits+0x52>
        return motor->pos_limit_min;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f4:	e000      	b.n	80022f8 <Apply_Position_Limits+0x54>
    }
    
    // Position is within limits, return unchanged
    return position;
 80022f6:	683b      	ldr	r3, [r7, #0]
}
 80022f8:	ee07 3a90 	vmov	s15, r3
 80022fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <J60_Safety_Check>:
 * @param motor Pointer to motor structure
 * @param torque_limit Maximum allowed torque (absolute value)
 * @return 1 if motor is in safety stop, 0 if motor is safe to operate
 */
uint8_t J60_Safety_Check(motor_t *motor, float torque_limit)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
 8002312:	ed87 0a00 	vstr	s0, [r7]
    // Check if absolute torque exceeds limit
    if (fabsf(motor->para.tor) > torque_limit) {
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800231c:	eef0 7ae7 	vabs.f32	s15, s15
 8002320:	ed97 7a00 	vldr	s14, [r7]
 8002324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	d508      	bpl.n	8002340 <J60_Safety_Check+0x36>
        // Set safety stop flag
        motor->para.safety_stop = 1;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        
        // Clear all motor commands for safety
        J60_Cmd_Clear(motor);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ff94 	bl	8002264 <J60_Cmd_Clear>
        
        return 1; // Motor is in safety stop
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <J60_Safety_Check+0x38>
    }
    
    // Motor is safe to operate
    return 0;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a09      	ldr	r2, [pc, #36]	@ (8002384 <HAL_UARTEx_RxEventCallback+0x38>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d10c      	bne.n	800237c <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 8002362:	887b      	ldrh	r3, [r7, #2]
 8002364:	2b12      	cmp	r3, #18
 8002366:	d804      	bhi.n	8002372 <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 8002368:	4907      	ldr	r1, [pc, #28]	@ (8002388 <HAL_UARTEx_RxEventCallback+0x3c>)
 800236a:	4808      	ldr	r0, [pc, #32]	@ (800238c <HAL_UARTEx_RxEventCallback+0x40>)
 800236c:	f00f fcbc 	bl	8011ce8 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 8002370:	e004      	b.n	800237c <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 8002372:	2212      	movs	r2, #18
 8002374:	2100      	movs	r1, #0
 8002376:	4804      	ldr	r0, [pc, #16]	@ (8002388 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002378:	f011 fa02 	bl	8013780 <memset>
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40005000 	.word	0x40005000
 8002388:	2400010c 	.word	0x2400010c
 800238c:	24005914 	.word	0x24005914

08002390 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0d      	ldr	r2, [pc, #52]	@ (80023d4 <HAL_UART_ErrorCallback+0x44>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d105      	bne.n	80023ae <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 80023a2:	2212      	movs	r2, #18
 80023a4:	2100      	movs	r1, #0
 80023a6:	480c      	ldr	r0, [pc, #48]	@ (80023d8 <HAL_UART_ErrorCallback+0x48>)
 80023a8:	f011 f9ea 	bl	8013780 <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
	}
}
 80023ac:	e00d      	b.n	80023ca <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <HAL_UART_ErrorCallback+0x4c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d108      	bne.n	80023ca <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	220f      	movs	r2, #15
 80023be:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80023c0:	221e      	movs	r2, #30
 80023c2:	4907      	ldr	r1, [pc, #28]	@ (80023e0 <HAL_UART_ErrorCallback+0x50>)
 80023c4:	4807      	ldr	r0, [pc, #28]	@ (80023e4 <HAL_UART_ErrorCallback+0x54>)
 80023c6:	f00a f927 	bl	800c618 <HAL_UART_Receive_IT>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40005000 	.word	0x40005000
 80023d8:	2400010c 	.word	0x2400010c
 80023dc:	40011c00 	.word	0x40011c00
 80023e0:	24005e6c 	.word	0x24005e6c
 80023e4:	24001968 	.word	0x24001968

080023e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002424 <HAL_UART_RxCpltCallback+0x3c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d109      	bne.n	800240e <HAL_UART_RxCpltCallback+0x26>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 80023fa:	490b      	ldr	r1, [pc, #44]	@ (8002428 <HAL_UART_RxCpltCallback+0x40>)
 80023fc:	480b      	ldr	r0, [pc, #44]	@ (800242c <HAL_UART_RxCpltCallback+0x44>)
 80023fe:	f00f fc73 	bl	8011ce8 <DJI_NDJ_REMOTE_PROCESS>

        // Clear the buffer
//        memset(uart5_rx_buff, 0, BUFF_SIZE);

        // Restart reception for UART5
        HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE);
 8002402:	2212      	movs	r2, #18
 8002404:	4908      	ldr	r1, [pc, #32]	@ (8002428 <HAL_UART_RxCpltCallback+0x40>)
 8002406:	480a      	ldr	r0, [pc, #40]	@ (8002430 <HAL_UART_RxCpltCallback+0x48>)
 8002408:	f00a f906 	bl	800c618 <HAL_UART_Receive_IT>
    else if(huart->Instance == USART10)
    {
        // PC sent 25 floats to MCU - process the received data
        PC_MCU_UART_Process_Received_Data();
    }
}
 800240c:	e006      	b.n	800241c <HAL_UART_RxCpltCallback+0x34>
    else if(huart->Instance == USART10)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a08      	ldr	r2, [pc, #32]	@ (8002434 <HAL_UART_RxCpltCallback+0x4c>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d101      	bne.n	800241c <HAL_UART_RxCpltCallback+0x34>
        PC_MCU_UART_Process_Received_Data();
 8002418:	f011 f8d6 	bl	80135c8 <PC_MCU_UART_Process_Received_Data>
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40005000 	.word	0x40005000
 8002428:	2400010c 	.word	0x2400010c
 800242c:	24005914 	.word	0x24005914
 8002430:	240018d4 	.word	0x240018d4
 8002434:	40011c00 	.word	0x40011c00

08002438 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800243e:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <MX_DMA_Init+0x3c>)
 8002440:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002444:	4a0b      	ldr	r2, [pc, #44]	@ (8002474 <MX_DMA_Init+0x3c>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <MX_DMA_Init+0x3c>)
 8002450:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800245c:	2200      	movs	r2, #0
 800245e:	2105      	movs	r1, #5
 8002460:	200b      	movs	r0, #11
 8002462:	f001 fb95 	bl	8003b90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002466:	200b      	movs	r0, #11
 8002468:	f001 fbac 	bl	8003bc4 <HAL_NVIC_EnableIRQ>

}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	58024400 	.word	0x58024400

08002478 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800247c:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 800247e:	4a2f      	ldr	r2, [pc, #188]	@ (800253c <MX_FDCAN1_Init+0xc4>)
 8002480:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002482:	4b2d      	ldr	r3, [pc, #180]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002484:	2200      	movs	r2, #0
 8002486:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002488:	4b2b      	ldr	r3, [pc, #172]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 800248a:	2200      	movs	r2, #0
 800248c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800248e:	4b2a      	ldr	r3, [pc, #168]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002490:	2201      	movs	r2, #1
 8002492:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002494:	4b28      	ldr	r3, [pc, #160]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002496:	2200      	movs	r2, #0
 8002498:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800249a:	4b27      	ldr	r3, [pc, #156]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 800249c:	2201      	movs	r2, #1
 800249e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80024a0:	4b25      	ldr	r3, [pc, #148]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024a2:	2201      	movs	r2, #1
 80024a4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 80024a6:	4b24      	ldr	r3, [pc, #144]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024a8:	2214      	movs	r2, #20
 80024aa:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80024ac:	4b22      	ldr	r3, [pc, #136]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024ae:	223b      	movs	r2, #59	@ 0x3b
 80024b0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80024b2:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024b4:	2214      	movs	r2, #20
 80024b6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80024be:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024c0:	2202      	movs	r2, #2
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80024c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024c6:	220d      	movs	r2, #13
 80024c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80024ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024cc:	2202      	movs	r2, #2
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80024d0:	4b19      	ldr	r3, [pc, #100]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 80024d6:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024d8:	2204      	movs	r2, #4
 80024da:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 80024dc:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024de:	2204      	movs	r2, #4
 80024e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80024e2:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024e4:	2208      	movs	r2, #8
 80024e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024ea:	2204      	movs	r2, #4
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 80024ee:	4b12      	ldr	r3, [pc, #72]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024f0:	2208      	movs	r2, #8
 80024f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80024f4:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024f6:	2204      	movs	r2, #4
 80024f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 80024fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 80024fc:	2202      	movs	r2, #2
 80024fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002500:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002502:	2204      	movs	r2, #4
 8002504:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8002506:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002508:	2208      	movs	r2, #8
 800250a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 800250c:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 800250e:	2208      	movs	r2, #8
 8002510:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8002512:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002514:	2208      	movs	r2, #8
 8002516:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002518:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 800251a:	2200      	movs	r2, #0
 800251c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002520:	2204      	movs	r2, #4
 8002522:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002524:	4804      	ldr	r0, [pc, #16]	@ (8002538 <MX_FDCAN1_Init+0xc0>)
 8002526:	f003 fd7d 	bl	8006024 <HAL_FDCAN_Init>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8002530:	f000 fcec 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}
 8002538:	24000120 	.word	0x24000120
 800253c:	4000a000 	.word	0x4000a000

08002540 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002544:	4b2f      	ldr	r3, [pc, #188]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002546:	4a30      	ldr	r2, [pc, #192]	@ (8002608 <MX_FDCAN2_Init+0xc8>)
 8002548:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800254a:	4b2e      	ldr	r3, [pc, #184]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002550:	4b2c      	ldr	r3, [pc, #176]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002552:	2200      	movs	r2, #0
 8002554:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8002556:	4b2b      	ldr	r3, [pc, #172]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002558:	2201      	movs	r2, #1
 800255a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800255c:	4b29      	ldr	r3, [pc, #164]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800255e:	2200      	movs	r2, #0
 8002560:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8002562:	4b28      	ldr	r3, [pc, #160]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002564:	2201      	movs	r2, #1
 8002566:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8002568:	4b26      	ldr	r3, [pc, #152]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800256a:	2201      	movs	r2, #1
 800256c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 800256e:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002570:	2214      	movs	r2, #20
 8002572:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 8002574:	4b23      	ldr	r3, [pc, #140]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002576:	223b      	movs	r2, #59	@ 0x3b
 8002578:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 800257a:	4b22      	ldr	r3, [pc, #136]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800257c:	2214      	movs	r2, #20
 800257e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8002580:	4b20      	ldr	r3, [pc, #128]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002582:	2201      	movs	r2, #1
 8002584:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 8002586:	4b1f      	ldr	r3, [pc, #124]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002588:	2202      	movs	r2, #2
 800258a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 800258c:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800258e:	220d      	movs	r2, #13
 8002590:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8002592:	4b1c      	ldr	r3, [pc, #112]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 8002594:	2201      	movs	r2, #1
 8002596:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 8002598:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 800259a:	f240 4206 	movw	r2, #1030	@ 0x406
 800259e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 80025a0:	4b18      	ldr	r3, [pc, #96]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025a2:	2204      	movs	r2, #4
 80025a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 80025a6:	4b17      	ldr	r3, [pc, #92]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025a8:	2204      	movs	r2, #4
 80025aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 80025ac:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025ae:	2208      	movs	r2, #8
 80025b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80025b2:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025b4:	2204      	movs	r2, #4
 80025b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 80025b8:	4b12      	ldr	r3, [pc, #72]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025ba:	2208      	movs	r2, #8
 80025bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80025be:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025c0:	2204      	movs	r2, #4
 80025c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 2;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025c6:	2202      	movs	r2, #2
 80025c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80025ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025cc:	2204      	movs	r2, #4
 80025ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 80025d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025d2:	2208      	movs	r2, #8
 80025d4:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 80025d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025d8:	2208      	movs	r2, #8
 80025da:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 80025dc:	4b09      	ldr	r3, [pc, #36]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025de:	2208      	movs	r2, #8
 80025e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80025e2:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80025e8:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025ea:	2204      	movs	r2, #4
 80025ec:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80025ee:	4805      	ldr	r0, [pc, #20]	@ (8002604 <MX_FDCAN2_Init+0xc4>)
 80025f0:	f003 fd18 	bl	8006024 <HAL_FDCAN_Init>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 80025fa:	f000 fc87 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	240001c0 	.word	0x240001c0
 8002608:	4000a400 	.word	0x4000a400

0800260c <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8002610:	4b2f      	ldr	r3, [pc, #188]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002612:	4a30      	ldr	r2, [pc, #192]	@ (80026d4 <MX_FDCAN3_Init+0xc8>)
 8002614:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002616:	4b2e      	ldr	r3, [pc, #184]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002618:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800261c:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800261e:	4b2c      	ldr	r3, [pc, #176]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002620:	2200      	movs	r2, #0
 8002622:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8002624:	4b2a      	ldr	r3, [pc, #168]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002626:	2200      	movs	r2, #0
 8002628:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 800262a:	4b29      	ldr	r3, [pc, #164]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800262c:	2200      	movs	r2, #0
 800262e:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8002630:	4b27      	ldr	r3, [pc, #156]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002632:	2200      	movs	r2, #0
 8002634:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 8002636:	4b26      	ldr	r3, [pc, #152]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002638:	2201      	movs	r2, #1
 800263a:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800263e:	2214      	movs	r2, #20
 8002640:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 8002642:	4b23      	ldr	r3, [pc, #140]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002644:	223b      	movs	r2, #59	@ 0x3b
 8002646:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 8002648:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800264a:	2214      	movs	r2, #20
 800264c:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 800264e:	4b20      	ldr	r3, [pc, #128]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002650:	2201      	movs	r2, #1
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 8002654:	4b1e      	ldr	r3, [pc, #120]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002656:	2202      	movs	r2, #2
 8002658:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 800265a:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800265c:	220d      	movs	r2, #13
 800265e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 8002660:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002662:	2202      	movs	r2, #2
 8002664:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 8002666:	4b1a      	ldr	r3, [pc, #104]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002668:	f640 0212 	movw	r2, #2066	@ 0x812
 800266c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 800266e:	4b18      	ldr	r3, [pc, #96]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002670:	2204      	movs	r2, #4
 8002672:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 8002674:	4b16      	ldr	r3, [pc, #88]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002676:	2204      	movs	r2, #4
 8002678:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800267c:	2208      	movs	r2, #8
 800267e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002680:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002682:	2204      	movs	r2, #4
 8002684:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 8002686:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002688:	2208      	movs	r2, #8
 800268a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800268c:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800268e:	2204      	movs	r2, #4
 8002690:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 8002692:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 8002694:	2202      	movs	r2, #2
 8002696:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002698:	4b0d      	ldr	r3, [pc, #52]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 800269a:	2204      	movs	r2, #4
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 800269e:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026a0:	2208      	movs	r2, #8
 80026a2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 80026a4:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026a6:	2208      	movs	r2, #8
 80026a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 80026aa:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026ac:	2208      	movs	r2, #8
 80026ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80026b0:	4b07      	ldr	r3, [pc, #28]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026b8:	2204      	movs	r2, #4
 80026ba:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 80026bc:	4804      	ldr	r0, [pc, #16]	@ (80026d0 <MX_FDCAN3_Init+0xc4>)
 80026be:	f003 fcb1 	bl	8006024 <HAL_FDCAN_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 80026c8:	f000 fc20 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 80026cc:	bf00      	nop
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	24000260 	.word	0x24000260
 80026d4:	4000d400 	.word	0x4000d400

080026d8 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b0bc      	sub	sp, #240	@ 0xf0
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]
 80026ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026f0:	f107 0320 	add.w	r3, r7, #32
 80026f4:	22b8      	movs	r2, #184	@ 0xb8
 80026f6:	2100      	movs	r1, #0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f011 f841 	bl	8013780 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a9a      	ldr	r2, [pc, #616]	@ (800296c <HAL_FDCAN_MspInit+0x294>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d160      	bne.n	80027ca <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002708:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800270c:	f04f 0300 	mov.w	r3, #0
 8002710:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002714:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002718:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800271c:	f107 0320 	add.w	r3, r7, #32
 8002720:	4618      	mov	r0, r3
 8002722:	f006 f86b 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800272c:	f000 fbee 	bl	8002f0c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002730:	4b8f      	ldr	r3, [pc, #572]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	3301      	adds	r3, #1
 8002736:	4a8e      	ldr	r2, [pc, #568]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 8002738:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800273a:	4b8d      	ldr	r3, [pc, #564]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d10e      	bne.n	8002760 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002742:	4b8c      	ldr	r3, [pc, #560]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002744:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002748:	4a8a      	ldr	r2, [pc, #552]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 800274a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800274e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002752:	4b88      	ldr	r3, [pc, #544]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002754:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002760:	4b84      	ldr	r3, [pc, #528]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002766:	4a83      	ldr	r2, [pc, #524]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002768:	f043 0308 	orr.w	r3, r3, #8
 800276c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002770:	4b80      	ldr	r3, [pc, #512]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	61bb      	str	r3, [r7, #24]
 800277c:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800277e:	2303      	movs	r3, #3
 8002780:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002784:	2302      	movs	r3, #2
 8002786:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	2300      	movs	r3, #0
 800278c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002796:	2309      	movs	r3, #9
 8002798:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800279c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80027a0:	4619      	mov	r1, r3
 80027a2:	4875      	ldr	r0, [pc, #468]	@ (8002978 <HAL_FDCAN_MspInit+0x2a0>)
 80027a4:	f004 fe86 	bl	80074b4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80027a8:	2200      	movs	r2, #0
 80027aa:	2105      	movs	r1, #5
 80027ac:	2013      	movs	r0, #19
 80027ae:	f001 f9ef 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80027b2:	2013      	movs	r0, #19
 80027b4:	f001 fa06 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 80027b8:	2200      	movs	r2, #0
 80027ba:	2105      	movs	r1, #5
 80027bc:	2015      	movs	r0, #21
 80027be:	f001 f9e7 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80027c2:	2015      	movs	r0, #21
 80027c4:	f001 f9fe 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 80027c8:	e0cb      	b.n	8002962 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a6b      	ldr	r2, [pc, #428]	@ (800297c <HAL_FDCAN_MspInit+0x2a4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d160      	bne.n	8002896 <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80027d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80027e0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80027e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027e8:	f107 0320 	add.w	r3, r7, #32
 80027ec:	4618      	mov	r0, r3
 80027ee:	f006 f805 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 80027f8:	f000 fb88 	bl	8002f0c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80027fc:	4b5c      	ldr	r3, [pc, #368]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	3301      	adds	r3, #1
 8002802:	4a5b      	ldr	r2, [pc, #364]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 8002804:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002806:	4b5a      	ldr	r3, [pc, #360]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d10e      	bne.n	800282c <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800280e:	4b59      	ldr	r3, [pc, #356]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002810:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002814:	4a57      	ldr	r2, [pc, #348]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800281e:	4b55      	ldr	r3, [pc, #340]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002820:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800282c:	4b51      	ldr	r3, [pc, #324]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 800282e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002832:	4a50      	ldr	r2, [pc, #320]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002834:	f043 0302 	orr.w	r3, r3, #2
 8002838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800283c:	4b4d      	ldr	r3, [pc, #308]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 800283e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	613b      	str	r3, [r7, #16]
 8002848:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800284a:	2360      	movs	r3, #96	@ 0x60
 800284c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285c:	2300      	movs	r3, #0
 800285e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002862:	2309      	movs	r3, #9
 8002864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002868:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800286c:	4619      	mov	r1, r3
 800286e:	4844      	ldr	r0, [pc, #272]	@ (8002980 <HAL_FDCAN_MspInit+0x2a8>)
 8002870:	f004 fe20 	bl	80074b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8002874:	2200      	movs	r2, #0
 8002876:	2105      	movs	r1, #5
 8002878:	2014      	movs	r0, #20
 800287a:	f001 f989 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800287e:	2014      	movs	r0, #20
 8002880:	f001 f9a0 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 8002884:	2200      	movs	r2, #0
 8002886:	2105      	movs	r1, #5
 8002888:	2016      	movs	r0, #22
 800288a:	f001 f981 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 800288e:	2016      	movs	r0, #22
 8002890:	f001 f998 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
}
 8002894:	e065      	b.n	8002962 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a3a      	ldr	r2, [pc, #232]	@ (8002984 <HAL_FDCAN_MspInit+0x2ac>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d160      	bne.n	8002962 <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80028a0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80028a4:	f04f 0300 	mov.w	r3, #0
 80028a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80028ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80028b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028b4:	f107 0320 	add.w	r3, r7, #32
 80028b8:	4618      	mov	r0, r3
 80028ba:	f005 ff9f 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 80028c4:	f000 fb22 	bl	8002f0c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80028c8:	4b29      	ldr	r3, [pc, #164]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	4a28      	ldr	r2, [pc, #160]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 80028d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80028d2:	4b27      	ldr	r3, [pc, #156]	@ (8002970 <HAL_FDCAN_MspInit+0x298>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d10e      	bne.n	80028f8 <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80028da:	4b26      	ldr	r3, [pc, #152]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 80028dc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80028e0:	4a24      	ldr	r2, [pc, #144]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 80028e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80028ea:	4b22      	ldr	r3, [pc, #136]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 80028ec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80028f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 80028fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 8002900:	f043 0308 	orr.w	r3, r3, #8
 8002904:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002908:	4b1a      	ldr	r3, [pc, #104]	@ (8002974 <HAL_FDCAN_MspInit+0x29c>)
 800290a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002916:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800291a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291e:	2302      	movs	r3, #2
 8002920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002924:	2300      	movs	r3, #0
 8002926:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 8002930:	2305      	movs	r3, #5
 8002932:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002936:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800293a:	4619      	mov	r1, r3
 800293c:	480e      	ldr	r0, [pc, #56]	@ (8002978 <HAL_FDCAN_MspInit+0x2a0>)
 800293e:	f004 fdb9 	bl	80074b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8002942:	2200      	movs	r2, #0
 8002944:	2105      	movs	r1, #5
 8002946:	209f      	movs	r0, #159	@ 0x9f
 8002948:	f001 f922 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 800294c:	209f      	movs	r0, #159	@ 0x9f
 800294e:	f001 f939 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2105      	movs	r1, #5
 8002956:	20a0      	movs	r0, #160	@ 0xa0
 8002958:	f001 f91a 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 800295c:	20a0      	movs	r0, #160	@ 0xa0
 800295e:	f001 f931 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
}
 8002962:	bf00      	nop
 8002964:	37f0      	adds	r7, #240	@ 0xf0
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	4000a000 	.word	0x4000a000
 8002970:	24000300 	.word	0x24000300
 8002974:	58024400 	.word	0x58024400
 8002978:	58020c00 	.word	0x58020c00
 800297c:	4000a400 	.word	0x4000a400
 8002980:	58020400 	.word	0x58020400
 8002984:	4000d400 	.word	0x4000d400

08002988 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4a07      	ldr	r2, [pc, #28]	@ (80029b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8002998:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	4a06      	ldr	r2, [pc, #24]	@ (80029b8 <vApplicationGetIdleTaskMemory+0x30>)
 800299e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2280      	movs	r2, #128	@ 0x80
 80029a4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	24001064 	.word	0x24001064
 80029b8:	2400110c 	.word	0x2400110c

080029bc <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4a07      	ldr	r2, [pc, #28]	@ (80029e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80029cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	4a06      	ldr	r2, [pc, #24]	@ (80029ec <vApplicationGetTimerTaskMemory+0x30>)
 80029d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029da:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	2400130c 	.word	0x2400130c
 80029ec:	240013b4 	.word	0x240013b4

080029f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80029f0:	b5b0      	push	{r4, r5, r7, lr}
 80029f2:	b0aa      	sub	sp, #168	@ 0xa8
 80029f4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80029f6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ae0 <MX_FREERTOS_Init+0xf0>)
 80029f8:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80029fc:	461d      	mov	r5, r3
 80029fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a0a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f00c fc00 	bl	800f216 <osThreadCreate>
 8002a16:	4603      	mov	r3, r0
 8002a18:	4a32      	ldr	r2, [pc, #200]	@ (8002ae4 <MX_FREERTOS_Init+0xf4>)
 8002a1a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 8002a1c:	4b32      	ldr	r3, [pc, #200]	@ (8002ae8 <MX_FREERTOS_Init+0xf8>)
 8002a1e:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8002a22:	461d      	mov	r5, r3
 8002a24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 8002a30:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f00c fbed 	bl	800f216 <osThreadCreate>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4a2b      	ldr	r2, [pc, #172]	@ (8002aec <MX_FREERTOS_Init+0xfc>)
 8002a40:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 8002a42:	4b2b      	ldr	r3, [pc, #172]	@ (8002af0 <MX_FREERTOS_Init+0x100>)
 8002a44:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002a48:	461d      	mov	r5, r3
 8002a4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 8002a56:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f00c fbda 	bl	800f216 <osThreadCreate>
 8002a62:	4603      	mov	r3, r0
 8002a64:	4a23      	ldr	r2, [pc, #140]	@ (8002af4 <MX_FREERTOS_Init+0x104>)
 8002a66:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 8002a68:	4b23      	ldr	r3, [pc, #140]	@ (8002af8 <MX_FREERTOS_Init+0x108>)
 8002a6a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002a6e:	461d      	mov	r5, r3
 8002a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 8002a7c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f00c fbc7 	bl	800f216 <osThreadCreate>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <MX_FREERTOS_Init+0x10c>)
 8002a8c:	6013      	str	r3, [r2, #0]

  /* definition and creation of J60_10Task */
  osThreadStaticDef(J60_10Task, J60_10Entry, osPriorityNormal, 0, 128, J60_10TaskBuffer, &J60_10TaskControlBlock);
 8002a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002b00 <MX_FREERTOS_Init+0x110>)
 8002a90:	f107 041c 	add.w	r4, r7, #28
 8002a94:	461d      	mov	r5, r3
 8002a96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  J60_10TaskHandle = osThreadCreate(osThread(J60_10Task), NULL);
 8002aa2:	f107 031c 	add.w	r3, r7, #28
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f00c fbb4 	bl	800f216 <osThreadCreate>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	4a14      	ldr	r2, [pc, #80]	@ (8002b04 <MX_FREERTOS_Init+0x114>)
 8002ab2:	6013      	str	r3, [r2, #0]

  /* definition and creation of DJI_NDJ_TASK */
  osThreadStaticDef(DJI_NDJ_TASK, DJI_NDJ_Entry, osPriorityBelowNormal, 0, 128, DJI_NDJ_TASKBuffer, &DJI_NDJ_TASKControlBlock);
 8002ab4:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <MX_FREERTOS_Init+0x118>)
 8002ab6:	463c      	mov	r4, r7
 8002ab8:	461d      	mov	r5, r3
 8002aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002abe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002ac2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DJI_NDJ_TASKHandle = osThreadCreate(osThread(DJI_NDJ_TASK), NULL);
 8002ac6:	463b      	mov	r3, r7
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4618      	mov	r0, r3
 8002acc:	f00c fba3 	bl	800f216 <osThreadCreate>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8002b0c <MX_FREERTOS_Init+0x11c>)
 8002ad4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002ad6:	bf00      	nop
 8002ad8:	37a8      	adds	r7, #168	@ 0xa8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	0801424c 	.word	0x0801424c
 8002ae4:	24000304 	.word	0x24000304
 8002ae8:	08014274 	.word	0x08014274
 8002aec:	24000308 	.word	0x24000308
 8002af0:	08014298 	.word	0x08014298
 8002af4:	240005b4 	.word	0x240005b4
 8002af8:	080142c0 	.word	0x080142c0
 8002afc:	24000860 	.word	0x24000860
 8002b00:	080142e8 	.word	0x080142e8
 8002b04:	24000b0c 	.word	0x24000b0c
 8002b08:	08014314 	.word	0x08014314
 8002b0c:	24000db8 	.word	0x24000db8

08002b10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 8002b18:	2001      	movs	r0, #1
 8002b1a:	f00c fbc8 	bl	800f2ae <osDelay>
 8002b1e:	e7fb      	b.n	8002b18 <StartDefaultTask+0x8>

08002b20 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 8002b28:	f010 fdae 	bl	8013688 <PC_MCU_UART_TASK>
    osDelay(1);
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	f00c fbbe 	bl	800f2ae <osDelay>
	PC_MCU_UART_TASK();
 8002b32:	bf00      	nop
 8002b34:	e7f8      	b.n	8002b28 <PC_MCU_ENTRY+0x8>

08002b36 <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 8002b3e:	f00f f8b5 	bl	8011cac <BUZZER_TASK>
    osDelay(1);
 8002b42:	2001      	movs	r0, #1
 8002b44:	f00c fbb3 	bl	800f2ae <osDelay>
    BUZZER_TASK();
 8002b48:	bf00      	nop
 8002b4a:	e7f8      	b.n	8002b3e <buzzerEntry+0x8>

08002b4c <J60_10Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_J60_10Entry */
void J60_10Entry(void const * argument)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN J60_10Entry */
  /* Infinite loop */
  for(;;)
  {
	j60_10_TASK();
 8002b54:	f00f febe 	bl	80128d4 <j60_10_TASK>
    osDelay(1);
 8002b58:	2001      	movs	r0, #1
 8002b5a:	f00c fba8 	bl	800f2ae <osDelay>
	j60_10_TASK();
 8002b5e:	bf00      	nop
 8002b60:	e7f8      	b.n	8002b54 <J60_10Entry+0x8>
	...

08002b64 <DJI_NDJ_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DJI_NDJ_Entry */
void DJI_NDJ_Entry(void const * argument)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DJI_NDJ_Entry */
  /* Infinite loop */
  for(;;)
  {
    // Start non-blocking UART reception
    if(HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE) != HAL_OK)
 8002b6c:	2212      	movs	r2, #18
 8002b6e:	4908      	ldr	r1, [pc, #32]	@ (8002b90 <DJI_NDJ_Entry+0x2c>)
 8002b70:	4808      	ldr	r0, [pc, #32]	@ (8002b94 <DJI_NDJ_Entry+0x30>)
 8002b72:	f009 fd51 	bl	800c618 <HAL_UART_Receive_IT>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d002      	beq.n	8002b82 <DJI_NDJ_Entry+0x1e>
    {
      // If reception failed, try again after a short delay
      osDelay(1);
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	f00c fb96 	bl	800f2ae <osDelay>
    }

    DJI_NDJ_REMOTE_CHECK_ONLINE();
 8002b82:	f00f fa15 	bl	8011fb0 <DJI_NDJ_REMOTE_CHECK_ONLINE>
    osDelay(10);  // Small delay to prevent CPU hogging
 8002b86:	200a      	movs	r0, #10
 8002b88:	f00c fb91 	bl	800f2ae <osDelay>
    if(HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE) != HAL_OK)
 8002b8c:	e7ee      	b.n	8002b6c <DJI_NDJ_Entry+0x8>
 8002b8e:	bf00      	nop
 8002b90:	2400010c 	.word	0x2400010c
 8002b94:	240018d4 	.word	0x240018d4

08002b98 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08c      	sub	sp, #48	@ 0x30
 8002b9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9e:	f107 031c 	add.w	r3, r7, #28
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	60da      	str	r2, [r3, #12]
 8002bac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bae:	4b4f      	ldr	r3, [pc, #316]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	4a4d      	ldr	r2, [pc, #308]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bb6:	f043 0310 	orr.w	r3, r3, #16
 8002bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc4:	f003 0310 	and.w	r3, r3, #16
 8002bc8:	61bb      	str	r3, [r7, #24]
 8002bca:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bcc:	4b47      	ldr	r3, [pc, #284]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bd2:	4a46      	ldr	r2, [pc, #280]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bdc:	4b43      	ldr	r3, [pc, #268]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bea:	4b40      	ldr	r3, [pc, #256]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bf0:	4a3e      	ldr	r2, [pc, #248]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bf2:	f043 0304 	orr.w	r3, r3, #4
 8002bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c08:	4b38      	ldr	r3, [pc, #224]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c0e:	4a37      	ldr	r2, [pc, #220]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c18:	4b34      	ldr	r3, [pc, #208]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c26:	4b31      	ldr	r3, [pc, #196]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c36:	4b2d      	ldr	r3, [pc, #180]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	60bb      	str	r3, [r7, #8]
 8002c42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c44:	4b29      	ldr	r3, [pc, #164]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c4a:	4a28      	ldr	r2, [pc, #160]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c54:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <MX_GPIO_Init+0x154>)
 8002c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8002c62:	2201      	movs	r2, #1
 8002c64:	2109      	movs	r1, #9
 8002c66:	4822      	ldr	r0, [pc, #136]	@ (8002cf0 <MX_GPIO_Init+0x158>)
 8002c68:	f004 fdcc 	bl	8007804 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8002c6c:	2309      	movs	r3, #9
 8002c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c70:	2301      	movs	r3, #1
 8002c72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c7c:	f107 031c 	add.w	r3, r7, #28
 8002c80:	4619      	mov	r1, r3
 8002c82:	481b      	ldr	r0, [pc, #108]	@ (8002cf0 <MX_GPIO_Init+0x158>)
 8002c84:	f004 fc16 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8002c88:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c94:	2300      	movs	r3, #0
 8002c96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c98:	f107 031c 	add.w	r3, r7, #28
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	4815      	ldr	r0, [pc, #84]	@ (8002cf4 <MX_GPIO_Init+0x15c>)
 8002ca0:	f004 fc08 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cb4:	2305      	movs	r3, #5
 8002cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb8:	f107 031c 	add.w	r3, r7, #28
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	480e      	ldr	r0, [pc, #56]	@ (8002cf8 <MX_GPIO_Init+0x160>)
 8002cc0:	f004 fbf8 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cd4:	2305      	movs	r3, #5
 8002cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd8:	f107 031c 	add.w	r3, r7, #28
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4807      	ldr	r0, [pc, #28]	@ (8002cfc <MX_GPIO_Init+0x164>)
 8002ce0:	f004 fbe8 	bl	80074b4 <HAL_GPIO_Init>

}
 8002ce4:	bf00      	nop
 8002ce6:	3730      	adds	r7, #48	@ 0x30
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	58024400 	.word	0x58024400
 8002cf0:	58020800 	.word	0x58020800
 8002cf4:	58021000 	.word	0x58021000
 8002cf8:	58020c00 	.word	0x58020c00
 8002cfc:	58020400 	.word	0x58020400

08002d00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002d06:	4b40      	ldr	r3, [pc, #256]	@ (8002e08 <main+0x108>)
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d11b      	bne.n	8002d4a <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d12:	f3bf 8f4f 	dsb	sy
}
 8002d16:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d18:	f3bf 8f6f 	isb	sy
}
 8002d1c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e08 <main+0x108>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002d26:	f3bf 8f4f 	dsb	sy
}
 8002d2a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d2c:	f3bf 8f6f 	isb	sy
}
 8002d30:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002d32:	4b35      	ldr	r3, [pc, #212]	@ (8002e08 <main+0x108>)
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	4a34      	ldr	r2, [pc, #208]	@ (8002e08 <main+0x108>)
 8002d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d3c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d3e:	f3bf 8f4f 	dsb	sy
}
 8002d42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d44:	f3bf 8f6f 	isb	sy
}
 8002d48:	e000      	b.n	8002d4c <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002d4a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002d4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e08 <main+0x108>)
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d138      	bne.n	8002dca <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002d58:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <main+0x108>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002d60:	f3bf 8f4f 	dsb	sy
}
 8002d64:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002d66:	4b28      	ldr	r3, [pc, #160]	@ (8002e08 <main+0x108>)
 8002d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d6c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	0b5b      	lsrs	r3, r3, #13
 8002d72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002d76:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	08db      	lsrs	r3, r3, #3
 8002d7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d80:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	015a      	lsls	r2, r3, #5
 8002d86:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002d8a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002d90:	491d      	ldr	r1, [pc, #116]	@ (8002e08 <main+0x108>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	1e5a      	subs	r2, r3, #1
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1ef      	bne.n	8002d82 <main+0x82>
    } while(sets-- != 0U);
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	1e5a      	subs	r2, r3, #1
 8002da6:	60ba      	str	r2, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e5      	bne.n	8002d78 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8002dac:	f3bf 8f4f 	dsb	sy
}
 8002db0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002db2:	4b15      	ldr	r3, [pc, #84]	@ (8002e08 <main+0x108>)
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <main+0x108>)
 8002db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dbc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002dbe:	f3bf 8f4f 	dsb	sy
}
 8002dc2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dc4:	f3bf 8f6f 	isb	sy
}
 8002dc8:	e000      	b.n	8002dcc <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002dca:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002dcc:	f000 fdcc 	bl	8003968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002dd0:	f000 f81c 	bl	8002e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002dd4:	f7ff fee0 	bl	8002b98 <MX_GPIO_Init>
  MX_DMA_Init();
 8002dd8:	f7ff fb2e 	bl	8002438 <MX_DMA_Init>
  MX_FDCAN2_Init();
 8002ddc:	f7ff fbb0 	bl	8002540 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002de0:	f7ff fc14 	bl	800260c <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 8002de4:	f000 fc12 	bl	800360c <MX_USART10_UART_Init>
  MX_SPI2_Init();
 8002de8:	f000 f896 	bl	8002f18 <MX_SPI2_Init>
  MX_FDCAN1_Init();
 8002dec:	f7ff fb44 	bl	8002478 <MX_FDCAN1_Init>
  MX_TIM12_Init();
 8002df0:	f000 fb02 	bl	80033f8 <MX_TIM12_Init>
  MX_UART5_Init();
 8002df4:	f000 fbba 	bl	800356c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  bsp_can_init();
 8002df8:	f7fe fbe4 	bl	80015c4 <bsp_can_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002dfc:	f7ff fdf8 	bl	80029f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002e00:	f00c fa02 	bl	800f208 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e04:	bf00      	nop
 8002e06:	e7fd      	b.n	8002e04 <main+0x104>
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b09c      	sub	sp, #112	@ 0x70
 8002e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e16:	224c      	movs	r2, #76	@ 0x4c
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f010 fcb0 	bl	8013780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e20:	1d3b      	adds	r3, r7, #4
 8002e22:	2220      	movs	r2, #32
 8002e24:	2100      	movs	r1, #0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f010 fcaa 	bl	8013780 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002e2c:	2002      	movs	r0, #2
 8002e2e:	f004 fd03 	bl	8007838 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002e32:	2300      	movs	r3, #0
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee4 <SystemClock_Config+0xd8>)
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	4a2a      	ldr	r2, [pc, #168]	@ (8002ee4 <SystemClock_Config+0xd8>)
 8002e3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e40:	6193      	str	r3, [r2, #24]
 8002e42:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <SystemClock_Config+0xd8>)
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e4a:	603b      	str	r3, [r7, #0]
 8002e4c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002e4e:	bf00      	nop
 8002e50:	4b24      	ldr	r3, [pc, #144]	@ (8002ee4 <SystemClock_Config+0xd8>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e5c:	d1f8      	bne.n	8002e50 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e68:	2302      	movs	r3, #2
 8002e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002e70:	2302      	movs	r3, #2
 8002e72:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002e74:	2328      	movs	r3, #40	@ 0x28
 8002e76:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002e7c:	2306      	movs	r3, #6
 8002e7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e80:	2302      	movs	r3, #2
 8002e82:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002e84:	230c      	movs	r3, #12
 8002e86:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e94:	4618      	mov	r0, r3
 8002e96:	f004 fd09 	bl	80078ac <HAL_RCC_OscConfig>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002ea0:	f000 f834 	bl	8002f0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ea4:	233f      	movs	r3, #63	@ 0x3f
 8002ea6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002eb0:	2308      	movs	r3, #8
 8002eb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002eb4:	2340      	movs	r3, #64	@ 0x40
 8002eb6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002eb8:	2340      	movs	r3, #64	@ 0x40
 8002eba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002ebc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ec0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002ec2:	2340      	movs	r3, #64	@ 0x40
 8002ec4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f005 f8c8 	bl	8008060 <HAL_RCC_ClockConfig>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002ed6:	f000 f819 	bl	8002f0c <Error_Handler>
  }
}
 8002eda:	bf00      	nop
 8002edc:	3770      	adds	r7, #112	@ 0x70
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	58024800 	.word	0x58024800

08002ee8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d101      	bne.n	8002efe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002efa:	f000 fd71 	bl	80039e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002efe:	bf00      	nop
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	4000e000 	.word	0x4000e000

08002f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002f10:	b672      	cpsid	i
}
 8002f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <Error_Handler+0x8>

08002f18 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002f1c:	4b28      	ldr	r3, [pc, #160]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f1e:	4a29      	ldr	r2, [pc, #164]	@ (8002fc4 <MX_SPI2_Init+0xac>)
 8002f20:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f22:	4b27      	ldr	r3, [pc, #156]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f24:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002f28:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f2a:	4b25      	ldr	r3, [pc, #148]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f30:	4b23      	ldr	r3, [pc, #140]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f32:	2207      	movs	r2, #7
 8002f34:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002f36:	4b22      	ldr	r3, [pc, #136]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f3c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002f3e:	4b20      	ldr	r3, [pc, #128]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f44:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f46:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f48:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f4c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f54:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f56:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f5c:	4b18      	ldr	r3, [pc, #96]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f62:	4b17      	ldr	r3, [pc, #92]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002f68:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f6e:	4b14      	ldr	r3, [pc, #80]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f74:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002f76:	4b12      	ldr	r3, [pc, #72]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002f7c:	4b10      	ldr	r3, [pc, #64]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002f82:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002f88:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002f94:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002fa0:	4b07      	ldr	r3, [pc, #28]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002fac:	4804      	ldr	r0, [pc, #16]	@ (8002fc0 <MX_SPI2_Init+0xa8>)
 8002fae:	f007 f9e7 	bl	800a380 <HAL_SPI_Init>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002fb8:	f7ff ffa8 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002fbc:	bf00      	nop
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	240017b4 	.word	0x240017b4
 8002fc4:	40003800 	.word	0x40003800

08002fc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b0ba      	sub	sp, #232	@ 0xe8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
 8002fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fe0:	f107 0318 	add.w	r3, r7, #24
 8002fe4:	22b8      	movs	r2, #184	@ 0xb8
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f010 fbc9 	bl	8013780 <memset>
  if(spiHandle->Instance==SPI2)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a3c      	ldr	r2, [pc, #240]	@ (80030e4 <HAL_SPI_MspInit+0x11c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d171      	bne.n	80030dc <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002ff8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003004:	2300      	movs	r3, #0
 8003006:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003008:	f107 0318 	add.w	r3, r7, #24
 800300c:	4618      	mov	r0, r3
 800300e:	f005 fbf5 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003018:	f7ff ff78 	bl	8002f0c <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800301c:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800301e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003022:	4a31      	ldr	r2, [pc, #196]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 8003024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003028:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800302c:	4b2e      	ldr	r3, [pc, #184]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800302e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800303a:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800303c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003040:	4a29      	ldr	r2, [pc, #164]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 8003042:	f043 0304 	orr.w	r3, r3, #4
 8003046:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800304a:	4b27      	ldr	r3, [pc, #156]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800304c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003058:	4b23      	ldr	r3, [pc, #140]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800305a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800305e:	4a22      	ldr	r2, [pc, #136]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003068:	4b1f      	ldr	r3, [pc, #124]	@ (80030e8 <HAL_SPI_MspInit+0x120>)
 800306a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003076:	2306      	movs	r3, #6
 8003078:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	2302      	movs	r3, #2
 800307e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	2300      	movs	r3, #0
 800308a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800308e:	2305      	movs	r3, #5
 8003090:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003094:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003098:	4619      	mov	r1, r3
 800309a:	4814      	ldr	r0, [pc, #80]	@ (80030ec <HAL_SPI_MspInit+0x124>)
 800309c:	f004 fa0a 	bl	80074b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80030a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a8:	2302      	movs	r3, #2
 80030aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80030ba:	2305      	movs	r3, #5
 80030bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80030c4:	4619      	mov	r1, r3
 80030c6:	480a      	ldr	r0, [pc, #40]	@ (80030f0 <HAL_SPI_MspInit+0x128>)
 80030c8:	f004 f9f4 	bl	80074b4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2105      	movs	r1, #5
 80030d0:	2024      	movs	r0, #36	@ 0x24
 80030d2:	f000 fd5d 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80030d6:	2024      	movs	r0, #36	@ 0x24
 80030d8:	f000 fd74 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80030dc:	bf00      	nop
 80030de:	37e8      	adds	r7, #232	@ 0xe8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40003800 	.word	0x40003800
 80030e8:	58024400 	.word	0x58024400
 80030ec:	58020800 	.word	0x58020800
 80030f0:	58020400 	.word	0x58020400

080030f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fa:	4b0c      	ldr	r3, [pc, #48]	@ (800312c <HAL_MspInit+0x38>)
 80030fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003100:	4a0a      	ldr	r2, [pc, #40]	@ (800312c <HAL_MspInit+0x38>)
 8003102:	f043 0302 	orr.w	r3, r3, #2
 8003106:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800310a:	4b08      	ldr	r3, [pc, #32]	@ (800312c <HAL_MspInit+0x38>)
 800310c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	607b      	str	r3, [r7, #4]
 8003116:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003118:	2200      	movs	r2, #0
 800311a:	210f      	movs	r1, #15
 800311c:	f06f 0001 	mvn.w	r0, #1
 8003120:	f000 fd36 	bl	8003b90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	58024400 	.word	0x58024400

08003130 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08e      	sub	sp, #56	@ 0x38
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b0f      	cmp	r3, #15
 800313c:	d844      	bhi.n	80031c8 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 800313e:	2200      	movs	r2, #0
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	20a1      	movs	r0, #161	@ 0xa1
 8003144:	f000 fd24 	bl	8003b90 <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8003148:	20a1      	movs	r0, #161	@ 0xa1
 800314a:	f000 fd3b 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800314e:	4a24      	ldr	r2, [pc, #144]	@ (80031e0 <HAL_InitTick+0xb0>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 8003154:	4b23      	ldr	r3, [pc, #140]	@ (80031e4 <HAL_InitTick+0xb4>)
 8003156:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800315a:	4a22      	ldr	r2, [pc, #136]	@ (80031e4 <HAL_InitTick+0xb4>)
 800315c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003160:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8003164:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <HAL_InitTick+0xb4>)
 8003166:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800316a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800316e:	60bb      	str	r3, [r7, #8]
 8003170:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003172:	f107 020c 	add.w	r2, r7, #12
 8003176:	f107 0310 	add.w	r3, r7, #16
 800317a:	4611      	mov	r1, r2
 800317c:	4618      	mov	r0, r3
 800317e:	f005 fafb 	bl	8008778 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003182:	f005 fae3 	bl	800874c <HAL_RCC_GetPCLK2Freq>
 8003186:	4603      	mov	r3, r0
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800318c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800318e:	4a16      	ldr	r2, [pc, #88]	@ (80031e8 <HAL_InitTick+0xb8>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	0c9b      	lsrs	r3, r3, #18
 8003196:	3b01      	subs	r3, #1
 8003198:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 800319a:	4b14      	ldr	r3, [pc, #80]	@ (80031ec <HAL_InitTick+0xbc>)
 800319c:	4a14      	ldr	r2, [pc, #80]	@ (80031f0 <HAL_InitTick+0xc0>)
 800319e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 80031a0:	4b12      	ldr	r3, [pc, #72]	@ (80031ec <HAL_InitTick+0xbc>)
 80031a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80031a6:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 80031a8:	4a10      	ldr	r2, [pc, #64]	@ (80031ec <HAL_InitTick+0xbc>)
 80031aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ac:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 80031ae:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <HAL_InitTick+0xbc>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b4:	4b0d      	ldr	r3, [pc, #52]	@ (80031ec <HAL_InitTick+0xbc>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 80031ba:	480c      	ldr	r0, [pc, #48]	@ (80031ec <HAL_InitTick+0xbc>)
 80031bc:	f008 f841 	bl	800b242 <HAL_TIM_Base_Init>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d107      	bne.n	80031d6 <HAL_InitTick+0xa6>
 80031c6:	e001      	b.n	80031cc <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e005      	b.n	80031d8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 80031cc:	4807      	ldr	r0, [pc, #28]	@ (80031ec <HAL_InitTick+0xbc>)
 80031ce:	f008 f899 	bl	800b304 <HAL_TIM_Base_Start_IT>
 80031d2:	4603      	mov	r3, r0
 80031d4:	e000      	b.n	80031d8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3738      	adds	r7, #56	@ 0x38
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	24000044 	.word	0x24000044
 80031e4:	58024400 	.word	0x58024400
 80031e8:	431bde83 	.word	0x431bde83
 80031ec:	2400183c 	.word	0x2400183c
 80031f0:	4000e000 	.word	0x4000e000

080031f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031f8:	bf00      	nop
 80031fa:	e7fd      	b.n	80031f8 <NMI_Handler+0x4>

080031fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003200:	bf00      	nop
 8003202:	e7fd      	b.n	8003200 <HardFault_Handler+0x4>

08003204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003208:	bf00      	nop
 800320a:	e7fd      	b.n	8003208 <MemManage_Handler+0x4>

0800320c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003210:	bf00      	nop
 8003212:	e7fd      	b.n	8003210 <BusFault_Handler+0x4>

08003214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <UsageFault_Handler+0x4>

0800321c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003230:	4802      	ldr	r0, [pc, #8]	@ (800323c <DMA1_Stream0_IRQHandler+0x10>)
 8003232:	f001 fd91 	bl	8004d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	240019fc 	.word	0x240019fc

08003240 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8003244:	4802      	ldr	r0, [pc, #8]	@ (8003250 <FDCAN1_IT0_IRQHandler+0x10>)
 8003246:	f003 fc27 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	24000120 	.word	0x24000120

08003254 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003258:	4802      	ldr	r0, [pc, #8]	@ (8003264 <FDCAN2_IT0_IRQHandler+0x10>)
 800325a:	f003 fc1d 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	240001c0 	.word	0x240001c0

08003268 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800326c:	4802      	ldr	r0, [pc, #8]	@ (8003278 <FDCAN1_IT1_IRQHandler+0x10>)
 800326e:	f003 fc13 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	24000120 	.word	0x24000120

0800327c <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003280:	4802      	ldr	r0, [pc, #8]	@ (800328c <FDCAN2_IT1_IRQHandler+0x10>)
 8003282:	f003 fc09 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	240001c0 	.word	0x240001c0

08003290 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003294:	4802      	ldr	r0, [pc, #8]	@ (80032a0 <SPI2_IRQHandler+0x10>)
 8003296:	f007 fcd1 	bl	800ac3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	240017b4 	.word	0x240017b4

080032a4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80032a8:	4802      	ldr	r0, [pc, #8]	@ (80032b4 <UART5_IRQHandler+0x10>)
 80032aa:	f009 fa01 	bl	800c6b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	240018d4 	.word	0x240018d4

080032b8 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 80032bc:	4802      	ldr	r0, [pc, #8]	@ (80032c8 <USART10_IRQHandler+0x10>)
 80032be:	f009 f9f7 	bl	800c6b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	24001968 	.word	0x24001968

080032cc <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80032d0:	4802      	ldr	r0, [pc, #8]	@ (80032dc <FDCAN3_IT0_IRQHandler+0x10>)
 80032d2:	f003 fbe1 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 80032d6:	bf00      	nop
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	24000260 	.word	0x24000260

080032e0 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80032e4:	4802      	ldr	r0, [pc, #8]	@ (80032f0 <FDCAN3_IT1_IRQHandler+0x10>)
 80032e6:	f003 fbd7 	bl	8006a98 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	24000260 	.word	0x24000260

080032f4 <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 80032f8:	4802      	ldr	r0, [pc, #8]	@ (8003304 <TIM23_IRQHandler+0x10>)
 80032fa:	f008 f9fd 	bl	800b6f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 80032fe:	bf00      	nop
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	2400183c 	.word	0x2400183c

08003308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800330c:	4b32      	ldr	r3, [pc, #200]	@ (80033d8 <SystemInit+0xd0>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	4a31      	ldr	r2, [pc, #196]	@ (80033d8 <SystemInit+0xd0>)
 8003314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800331c:	4b2f      	ldr	r3, [pc, #188]	@ (80033dc <SystemInit+0xd4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	2b06      	cmp	r3, #6
 8003326:	d807      	bhi.n	8003338 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003328:	4b2c      	ldr	r3, [pc, #176]	@ (80033dc <SystemInit+0xd4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f023 030f 	bic.w	r3, r3, #15
 8003330:	4a2a      	ldr	r2, [pc, #168]	@ (80033dc <SystemInit+0xd4>)
 8003332:	f043 0307 	orr.w	r3, r3, #7
 8003336:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003338:	4b29      	ldr	r3, [pc, #164]	@ (80033e0 <SystemInit+0xd8>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a28      	ldr	r2, [pc, #160]	@ (80033e0 <SystemInit+0xd8>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003344:	4b26      	ldr	r3, [pc, #152]	@ (80033e0 <SystemInit+0xd8>)
 8003346:	2200      	movs	r2, #0
 8003348:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800334a:	4b25      	ldr	r3, [pc, #148]	@ (80033e0 <SystemInit+0xd8>)
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	4924      	ldr	r1, [pc, #144]	@ (80033e0 <SystemInit+0xd8>)
 8003350:	4b24      	ldr	r3, [pc, #144]	@ (80033e4 <SystemInit+0xdc>)
 8003352:	4013      	ands	r3, r2
 8003354:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003356:	4b21      	ldr	r3, [pc, #132]	@ (80033dc <SystemInit+0xd4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d007      	beq.n	8003372 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003362:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <SystemInit+0xd4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 030f 	bic.w	r3, r3, #15
 800336a:	4a1c      	ldr	r2, [pc, #112]	@ (80033dc <SystemInit+0xd4>)
 800336c:	f043 0307 	orr.w	r3, r3, #7
 8003370:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003372:	4b1b      	ldr	r3, [pc, #108]	@ (80033e0 <SystemInit+0xd8>)
 8003374:	2200      	movs	r2, #0
 8003376:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003378:	4b19      	ldr	r3, [pc, #100]	@ (80033e0 <SystemInit+0xd8>)
 800337a:	2200      	movs	r2, #0
 800337c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800337e:	4b18      	ldr	r3, [pc, #96]	@ (80033e0 <SystemInit+0xd8>)
 8003380:	2200      	movs	r2, #0
 8003382:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003384:	4b16      	ldr	r3, [pc, #88]	@ (80033e0 <SystemInit+0xd8>)
 8003386:	4a18      	ldr	r2, [pc, #96]	@ (80033e8 <SystemInit+0xe0>)
 8003388:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800338a:	4b15      	ldr	r3, [pc, #84]	@ (80033e0 <SystemInit+0xd8>)
 800338c:	4a17      	ldr	r2, [pc, #92]	@ (80033ec <SystemInit+0xe4>)
 800338e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003390:	4b13      	ldr	r3, [pc, #76]	@ (80033e0 <SystemInit+0xd8>)
 8003392:	4a17      	ldr	r2, [pc, #92]	@ (80033f0 <SystemInit+0xe8>)
 8003394:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003396:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <SystemInit+0xd8>)
 8003398:	2200      	movs	r2, #0
 800339a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800339c:	4b10      	ldr	r3, [pc, #64]	@ (80033e0 <SystemInit+0xd8>)
 800339e:	4a14      	ldr	r2, [pc, #80]	@ (80033f0 <SystemInit+0xe8>)
 80033a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80033a2:	4b0f      	ldr	r3, [pc, #60]	@ (80033e0 <SystemInit+0xd8>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80033a8:	4b0d      	ldr	r3, [pc, #52]	@ (80033e0 <SystemInit+0xd8>)
 80033aa:	4a11      	ldr	r2, [pc, #68]	@ (80033f0 <SystemInit+0xe8>)
 80033ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80033ae:	4b0c      	ldr	r3, [pc, #48]	@ (80033e0 <SystemInit+0xd8>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033b4:	4b0a      	ldr	r3, [pc, #40]	@ (80033e0 <SystemInit+0xd8>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a09      	ldr	r2, [pc, #36]	@ (80033e0 <SystemInit+0xd8>)
 80033ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80033c0:	4b07      	ldr	r3, [pc, #28]	@ (80033e0 <SystemInit+0xd8>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <SystemInit+0xec>)
 80033c8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80033cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80033ce:	bf00      	nop
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	e000ed00 	.word	0xe000ed00
 80033dc:	52002000 	.word	0x52002000
 80033e0:	58024400 	.word	0x58024400
 80033e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80033e8:	02020200 	.word	0x02020200
 80033ec:	01ff0000 	.word	0x01ff0000
 80033f0:	01010280 	.word	0x01010280
 80033f4:	52004000 	.word	0x52004000

080033f8 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08a      	sub	sp, #40	@ 0x28
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033fe:	f107 031c 	add.w	r3, r7, #28
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800340a:	463b      	mov	r3, r7
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	611a      	str	r2, [r3, #16]
 8003418:	615a      	str	r2, [r3, #20]
 800341a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800341c:	4b22      	ldr	r3, [pc, #136]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 800341e:	4a23      	ldr	r2, [pc, #140]	@ (80034ac <MX_TIM12_Init+0xb4>)
 8003420:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 8003422:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 8003424:	2217      	movs	r2, #23
 8003426:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003428:	4b1f      	ldr	r3, [pc, #124]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 800342e:	4b1e      	ldr	r3, [pc, #120]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 8003430:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8003434:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003436:	4b1c      	ldr	r3, [pc, #112]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 8003438:	2200      	movs	r2, #0
 800343a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800343c:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 800343e:	2200      	movs	r2, #0
 8003440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003442:	4819      	ldr	r0, [pc, #100]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 8003444:	f007 ffe4 	bl	800b410 <HAL_TIM_PWM_Init>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 800344e:	f7ff fd5d 	bl	8002f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003456:	2300      	movs	r3, #0
 8003458:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 800345a:	f107 031c 	add.w	r3, r7, #28
 800345e:	4619      	mov	r1, r3
 8003460:	4811      	ldr	r0, [pc, #68]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 8003462:	f008 ff3b 	bl	800c2dc <HAL_TIMEx_MasterConfigSynchronization>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800346c:	f7ff fd4e 	bl	8002f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003470:	2360      	movs	r3, #96	@ 0x60
 8003472:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8003474:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003478:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800347a:	2300      	movs	r3, #0
 800347c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003482:	463b      	mov	r3, r7
 8003484:	2204      	movs	r2, #4
 8003486:	4619      	mov	r1, r3
 8003488:	4807      	ldr	r0, [pc, #28]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 800348a:	f008 fa3d 	bl	800b908 <HAL_TIM_PWM_ConfigChannel>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 8003494:	f7ff fd3a 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003498:	4803      	ldr	r0, [pc, #12]	@ (80034a8 <MX_TIM12_Init+0xb0>)
 800349a:	f000 f82b 	bl	80034f4 <HAL_TIM_MspPostInit>

}
 800349e:	bf00      	nop
 80034a0:	3728      	adds	r7, #40	@ 0x28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	24001888 	.word	0x24001888
 80034ac:	40001800 	.word	0x40001800

080034b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a0b      	ldr	r2, [pc, #44]	@ (80034ec <HAL_TIM_PWM_MspInit+0x3c>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10e      	bne.n	80034e0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80034c2:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <HAL_TIM_PWM_MspInit+0x40>)
 80034c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034c8:	4a09      	ldr	r2, [pc, #36]	@ (80034f0 <HAL_TIM_PWM_MspInit+0x40>)
 80034ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80034d2:	4b07      	ldr	r3, [pc, #28]	@ (80034f0 <HAL_TIM_PWM_MspInit+0x40>)
 80034d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80034e0:	bf00      	nop
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40001800 	.word	0x40001800
 80034f0:	58024400 	.word	0x58024400

080034f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	f107 030c 	add.w	r3, r7, #12
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a13      	ldr	r2, [pc, #76]	@ (8003560 <HAL_TIM_MspPostInit+0x6c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d11f      	bne.n	8003556 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003516:	4b13      	ldr	r3, [pc, #76]	@ (8003564 <HAL_TIM_MspPostInit+0x70>)
 8003518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800351c:	4a11      	ldr	r2, [pc, #68]	@ (8003564 <HAL_TIM_MspPostInit+0x70>)
 800351e:	f043 0302 	orr.w	r3, r3, #2
 8003522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003526:	4b0f      	ldr	r3, [pc, #60]	@ (8003564 <HAL_TIM_MspPostInit+0x70>)
 8003528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003534:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003538:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800353a:	2302      	movs	r3, #2
 800353c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8003546:	2302      	movs	r3, #2
 8003548:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800354a:	f107 030c 	add.w	r3, r7, #12
 800354e:	4619      	mov	r1, r3
 8003550:	4805      	ldr	r0, [pc, #20]	@ (8003568 <HAL_TIM_MspPostInit+0x74>)
 8003552:	f003 ffaf 	bl	80074b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003556:	bf00      	nop
 8003558:	3720      	adds	r7, #32
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	40001800 	.word	0x40001800
 8003564:	58024400 	.word	0x58024400
 8003568:	58020400 	.word	0x58020400

0800356c <MX_UART5_Init>:
UART_HandleTypeDef huart10;
DMA_HandleTypeDef hdma_uart5_rx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003570:	4b23      	ldr	r3, [pc, #140]	@ (8003600 <MX_UART5_Init+0x94>)
 8003572:	4a24      	ldr	r2, [pc, #144]	@ (8003604 <MX_UART5_Init+0x98>)
 8003574:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 100000;
 8003576:	4b22      	ldr	r3, [pc, #136]	@ (8003600 <MX_UART5_Init+0x94>)
 8003578:	4a23      	ldr	r2, [pc, #140]	@ (8003608 <MX_UART5_Init+0x9c>)
 800357a:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 800357c:	4b20      	ldr	r3, [pc, #128]	@ (8003600 <MX_UART5_Init+0x94>)
 800357e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003582:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003584:	4b1e      	ldr	r3, [pc, #120]	@ (8003600 <MX_UART5_Init+0x94>)
 8003586:	2200      	movs	r2, #0
 8003588:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 800358a:	4b1d      	ldr	r3, [pc, #116]	@ (8003600 <MX_UART5_Init+0x94>)
 800358c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003590:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003592:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <MX_UART5_Init+0x94>)
 8003594:	220c      	movs	r2, #12
 8003596:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003598:	4b19      	ldr	r3, [pc, #100]	@ (8003600 <MX_UART5_Init+0x94>)
 800359a:	2200      	movs	r2, #0
 800359c:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800359e:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <MX_UART5_Init+0x94>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035a4:	4b16      	ldr	r3, [pc, #88]	@ (8003600 <MX_UART5_Init+0x94>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80035aa:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <MX_UART5_Init+0x94>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <MX_UART5_Init+0x94>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80035b6:	4812      	ldr	r0, [pc, #72]	@ (8003600 <MX_UART5_Init+0x94>)
 80035b8:	f008 ff4a 	bl	800c450 <HAL_UART_Init>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 80035c2:	f7ff fca3 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035c6:	2100      	movs	r1, #0
 80035c8:	480d      	ldr	r0, [pc, #52]	@ (8003600 <MX_UART5_Init+0x94>)
 80035ca:	f00b fd3a 	bl	800f042 <HAL_UARTEx_SetTxFifoThreshold>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <MX_UART5_Init+0x6c>
  {
    Error_Handler();
 80035d4:	f7ff fc9a 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035d8:	2100      	movs	r1, #0
 80035da:	4809      	ldr	r0, [pc, #36]	@ (8003600 <MX_UART5_Init+0x94>)
 80035dc:	f00b fd6f 	bl	800f0be <HAL_UARTEx_SetRxFifoThreshold>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <MX_UART5_Init+0x7e>
  {
    Error_Handler();
 80035e6:	f7ff fc91 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80035ea:	4805      	ldr	r0, [pc, #20]	@ (8003600 <MX_UART5_Init+0x94>)
 80035ec:	f00b fcf0 	bl	800efd0 <HAL_UARTEx_DisableFifoMode>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <MX_UART5_Init+0x8e>
  {
    Error_Handler();
 80035f6:	f7ff fc89 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	240018d4 	.word	0x240018d4
 8003604:	40005000 	.word	0x40005000
 8003608:	000186a0 	.word	0x000186a0

0800360c <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8003610:	4b22      	ldr	r3, [pc, #136]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003612:	4a23      	ldr	r2, [pc, #140]	@ (80036a0 <MX_USART10_UART_Init+0x94>)
 8003614:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 921600;
 8003616:	4b21      	ldr	r3, [pc, #132]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003618:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800361c:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 800361e:	4b1f      	ldr	r3, [pc, #124]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003620:	2200      	movs	r2, #0
 8003622:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003626:	2200      	movs	r2, #0
 8003628:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 800362a:	4b1c      	ldr	r3, [pc, #112]	@ (800369c <MX_USART10_UART_Init+0x90>)
 800362c:	2200      	movs	r2, #0
 800362e:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8003630:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003632:	220c      	movs	r2, #12
 8003634:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003636:	4b19      	ldr	r3, [pc, #100]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003638:	2200      	movs	r2, #0
 800363a:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 800363c:	4b17      	ldr	r3, [pc, #92]	@ (800369c <MX_USART10_UART_Init+0x90>)
 800363e:	2200      	movs	r2, #0
 8003640:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003642:	4b16      	ldr	r3, [pc, #88]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003644:	2200      	movs	r2, #0
 8003646:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003648:	4b14      	ldr	r3, [pc, #80]	@ (800369c <MX_USART10_UART_Init+0x90>)
 800364a:	2200      	movs	r2, #0
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800364e:	4b13      	ldr	r3, [pc, #76]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003650:	2200      	movs	r2, #0
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8003654:	4811      	ldr	r0, [pc, #68]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003656:	f008 fefb 	bl	800c450 <HAL_UART_Init>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8003660:	f7ff fc54 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003664:	2100      	movs	r1, #0
 8003666:	480d      	ldr	r0, [pc, #52]	@ (800369c <MX_USART10_UART_Init+0x90>)
 8003668:	f00b fceb 	bl	800f042 <HAL_UARTEx_SetTxFifoThreshold>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8003672:	f7ff fc4b 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003676:	2100      	movs	r1, #0
 8003678:	4808      	ldr	r0, [pc, #32]	@ (800369c <MX_USART10_UART_Init+0x90>)
 800367a:	f00b fd20 	bl	800f0be <HAL_UARTEx_SetRxFifoThreshold>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8003684:	f7ff fc42 	bl	8002f0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8003688:	4804      	ldr	r0, [pc, #16]	@ (800369c <MX_USART10_UART_Init+0x90>)
 800368a:	f00b fca1 	bl	800efd0 <HAL_UARTEx_DisableFifoMode>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8003694:	f7ff fc3a 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8003698:	bf00      	nop
 800369a:	bd80      	pop	{r7, pc}
 800369c:	24001968 	.word	0x24001968
 80036a0:	40011c00 	.word	0x40011c00

080036a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b0bc      	sub	sp, #240	@ 0xf0
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	60da      	str	r2, [r3, #12]
 80036ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036bc:	f107 0320 	add.w	r3, r7, #32
 80036c0:	22b8      	movs	r2, #184	@ 0xb8
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f010 f85b 	bl	8013780 <memset>
  if(uartHandle->Instance==UART5)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a89      	ldr	r2, [pc, #548]	@ (80038f4 <HAL_UART_MspInit+0x250>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	f040 80a2 	bne.w	800381a <HAL_UART_MspInit+0x176>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80036d6:	f04f 0202 	mov.w	r2, #2
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036e8:	f107 0320 	add.w	r3, r7, #32
 80036ec:	4618      	mov	r0, r3
 80036ee:	f005 f885 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 80036f8:	f7ff fc08 	bl	8002f0c <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80036fc:	4b7e      	ldr	r3, [pc, #504]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 80036fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003702:	4a7d      	ldr	r2, [pc, #500]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 8003704:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003708:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800370c:	4b7a      	ldr	r3, [pc, #488]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800370e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003712:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003716:	61fb      	str	r3, [r7, #28]
 8003718:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800371a:	4b77      	ldr	r3, [pc, #476]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800371c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003720:	4a75      	ldr	r2, [pc, #468]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 8003722:	f043 0304 	orr.w	r3, r3, #4
 8003726:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800372a:	4b73      	ldr	r3, [pc, #460]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800372c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	61bb      	str	r3, [r7, #24]
 8003736:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003738:	4b6f      	ldr	r3, [pc, #444]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800373a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800373e:	4a6e      	ldr	r2, [pc, #440]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 8003740:	f043 0308 	orr.w	r3, r3, #8
 8003744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003748:	4b6b      	ldr	r3, [pc, #428]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800374a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800375a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375e:	2302      	movs	r3, #2
 8003760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800376a:	2300      	movs	r3, #0
 800376c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003770:	2308      	movs	r3, #8
 8003772:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003776:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800377a:	4619      	mov	r1, r3
 800377c:	485f      	ldr	r0, [pc, #380]	@ (80038fc <HAL_UART_MspInit+0x258>)
 800377e:	f003 fe99 	bl	80074b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003782:	2304      	movs	r3, #4
 8003784:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003788:	2302      	movs	r3, #2
 800378a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378e:	2300      	movs	r3, #0
 8003790:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003794:	2300      	movs	r3, #0
 8003796:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800379a:	2308      	movs	r3, #8
 800379c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80037a4:	4619      	mov	r1, r3
 80037a6:	4856      	ldr	r0, [pc, #344]	@ (8003900 <HAL_UART_MspInit+0x25c>)
 80037a8:	f003 fe84 	bl	80074b4 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 80037ac:	4b55      	ldr	r3, [pc, #340]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037ae:	4a56      	ldr	r2, [pc, #344]	@ (8003908 <HAL_UART_MspInit+0x264>)
 80037b0:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 80037b2:	4b54      	ldr	r3, [pc, #336]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037b4:	2241      	movs	r2, #65	@ 0x41
 80037b6:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037b8:	4b52      	ldr	r3, [pc, #328]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037be:	4b51      	ldr	r3, [pc, #324]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037ca:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80037d8:	4b4a      	ldr	r3, [pc, #296]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037da:	2200      	movs	r2, #0
 80037dc:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80037de:	4b49      	ldr	r3, [pc, #292]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037e4:	4b47      	ldr	r3, [pc, #284]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80037ea:	4846      	ldr	r0, [pc, #280]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037ec:	f000 f9f8 	bl	8003be0 <HAL_DMA_Init>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_UART_MspInit+0x156>
    {
      Error_Handler();
 80037f6:	f7ff fb89 	bl	8002f0c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a41      	ldr	r2, [pc, #260]	@ (8003904 <HAL_UART_MspInit+0x260>)
 80037fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003802:	4a40      	ldr	r2, [pc, #256]	@ (8003904 <HAL_UART_MspInit+0x260>)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8003808:	2200      	movs	r2, #0
 800380a:	2105      	movs	r1, #5
 800380c:	2035      	movs	r0, #53	@ 0x35
 800380e:	f000 f9bf 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003812:	2035      	movs	r0, #53	@ 0x35
 8003814:	f000 f9d6 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8003818:	e067      	b.n	80038ea <HAL_UART_MspInit+0x246>
  else if(uartHandle->Instance==USART10)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a3b      	ldr	r2, [pc, #236]	@ (800390c <HAL_UART_MspInit+0x268>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d162      	bne.n	80038ea <HAL_UART_MspInit+0x246>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8003824:	f04f 0201 	mov.w	r2, #1
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003830:	2300      	movs	r3, #0
 8003832:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003836:	f107 0320 	add.w	r3, r7, #32
 800383a:	4618      	mov	r0, r3
 800383c:	f004 ffde 	bl	80087fc <HAL_RCCEx_PeriphCLKConfig>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 8003846:	f7ff fb61 	bl	8002f0c <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 800384a:	4b2b      	ldr	r3, [pc, #172]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800384c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003850:	4a29      	ldr	r2, [pc, #164]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 8003852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003856:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800385a:	4b27      	ldr	r3, [pc, #156]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800385c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003864:	613b      	str	r3, [r7, #16]
 8003866:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003868:	4b23      	ldr	r3, [pc, #140]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800386a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800386e:	4a22      	ldr	r2, [pc, #136]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 8003870:	f043 0310 	orr.w	r3, r3, #16
 8003874:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003878:	4b1f      	ldr	r3, [pc, #124]	@ (80038f8 <HAL_UART_MspInit+0x254>)
 800387a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003886:	2304      	movs	r3, #4
 8003888:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	2302      	movs	r3, #2
 800388e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003892:	2300      	movs	r3, #0
 8003894:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003898:	2303      	movs	r3, #3
 800389a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800389e:	2304      	movs	r3, #4
 80038a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038a4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80038a8:	4619      	mov	r1, r3
 80038aa:	4819      	ldr	r0, [pc, #100]	@ (8003910 <HAL_UART_MspInit+0x26c>)
 80038ac:	f003 fe02 	bl	80074b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80038b0:	2308      	movs	r3, #8
 80038b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b6:	2302      	movs	r3, #2
 80038b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c2:	2303      	movs	r3, #3
 80038c4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 80038c8:	230b      	movs	r3, #11
 80038ca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038ce:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80038d2:	4619      	mov	r1, r3
 80038d4:	480e      	ldr	r0, [pc, #56]	@ (8003910 <HAL_UART_MspInit+0x26c>)
 80038d6:	f003 fded 	bl	80074b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 80038da:	2200      	movs	r2, #0
 80038dc:	2105      	movs	r1, #5
 80038de:	209c      	movs	r0, #156	@ 0x9c
 80038e0:	f000 f956 	bl	8003b90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80038e4:	209c      	movs	r0, #156	@ 0x9c
 80038e6:	f000 f96d 	bl	8003bc4 <HAL_NVIC_EnableIRQ>
}
 80038ea:	bf00      	nop
 80038ec:	37f0      	adds	r7, #240	@ 0xf0
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40005000 	.word	0x40005000
 80038f8:	58024400 	.word	0x58024400
 80038fc:	58020800 	.word	0x58020800
 8003900:	58020c00 	.word	0x58020c00
 8003904:	240019fc 	.word	0x240019fc
 8003908:	40020010 	.word	0x40020010
 800390c:	40011c00 	.word	0x40011c00
 8003910:	58021000 	.word	0x58021000

08003914 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003914:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800394c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003918:	f7ff fcf6 	bl	8003308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800391c:	480c      	ldr	r0, [pc, #48]	@ (8003950 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800391e:	490d      	ldr	r1, [pc, #52]	@ (8003954 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003920:	4a0d      	ldr	r2, [pc, #52]	@ (8003958 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003924:	e002      	b.n	800392c <LoopCopyDataInit>

08003926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800392a:	3304      	adds	r3, #4

0800392c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800392c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800392e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003930:	d3f9      	bcc.n	8003926 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003932:	4a0a      	ldr	r2, [pc, #40]	@ (800395c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003934:	4c0a      	ldr	r4, [pc, #40]	@ (8003960 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003938:	e001      	b.n	800393e <LoopFillZerobss>

0800393a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800393a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800393c:	3204      	adds	r2, #4

0800393e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800393e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003940:	d3fb      	bcc.n	800393a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003942:	f00f ff89 	bl	8013858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003946:	f7ff f9db 	bl	8002d00 <main>
  bx  lr
 800394a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800394c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003950:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003954:	240000bc 	.word	0x240000bc
  ldr r2, =_sidata
 8003958:	08014570 	.word	0x08014570
  ldr r2, =_sbss
 800395c:	240000bc 	.word	0x240000bc
  ldr r4, =_ebss
 8003960:	24005fec 	.word	0x24005fec

08003964 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003964:	e7fe      	b.n	8003964 <ADC3_IRQHandler>
	...

08003968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800396e:	2003      	movs	r0, #3
 8003970:	f000 f903 	bl	8003b7a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003974:	f004 fd2a 	bl	80083cc <HAL_RCC_GetSysClockFreq>
 8003978:	4602      	mov	r2, r0
 800397a:	4b15      	ldr	r3, [pc, #84]	@ (80039d0 <HAL_Init+0x68>)
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	0a1b      	lsrs	r3, r3, #8
 8003980:	f003 030f 	and.w	r3, r3, #15
 8003984:	4913      	ldr	r1, [pc, #76]	@ (80039d4 <HAL_Init+0x6c>)
 8003986:	5ccb      	ldrb	r3, [r1, r3]
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	fa22 f303 	lsr.w	r3, r2, r3
 8003990:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003992:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <HAL_Init+0x68>)
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	4a0e      	ldr	r2, [pc, #56]	@ (80039d4 <HAL_Init+0x6c>)
 800399c:	5cd3      	ldrb	r3, [r2, r3]
 800399e:	f003 031f 	and.w	r3, r3, #31
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
 80039a8:	4a0b      	ldr	r2, [pc, #44]	@ (80039d8 <HAL_Init+0x70>)
 80039aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039ac:	4a0b      	ldr	r2, [pc, #44]	@ (80039dc <HAL_Init+0x74>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039b2:	200f      	movs	r0, #15
 80039b4:	f7ff fbbc 	bl	8003130 <HAL_InitTick>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e002      	b.n	80039c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80039c2:	f7ff fb97 	bl	80030f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	58024400 	.word	0x58024400
 80039d4:	08014394 	.word	0x08014394
 80039d8:	24000040 	.word	0x24000040
 80039dc:	2400003c 	.word	0x2400003c

080039e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039e4:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <HAL_IncTick+0x20>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <HAL_IncTick+0x24>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4413      	add	r3, r2
 80039f0:	4a04      	ldr	r2, [pc, #16]	@ (8003a04 <HAL_IncTick+0x24>)
 80039f2:	6013      	str	r3, [r2, #0]
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	24000048 	.word	0x24000048
 8003a04:	24001a74 	.word	0x24001a74

08003a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a0c:	4b03      	ldr	r3, [pc, #12]	@ (8003a1c <HAL_GetTick+0x14>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	24001a74 	.word	0x24001a74

08003a20 <__NVIC_SetPriorityGrouping>:
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f003 0307 	and.w	r3, r3, #7
 8003a2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a30:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <__NVIC_SetPriorityGrouping+0x40>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a48:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <__NVIC_SetPriorityGrouping+0x44>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a4e:	4a04      	ldr	r2, [pc, #16]	@ (8003a60 <__NVIC_SetPriorityGrouping+0x40>)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	60d3      	str	r3, [r2, #12]
}
 8003a54:	bf00      	nop
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	e000ed00 	.word	0xe000ed00
 8003a64:	05fa0000 	.word	0x05fa0000

08003a68 <__NVIC_GetPriorityGrouping>:
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a6c:	4b04      	ldr	r3, [pc, #16]	@ (8003a80 <__NVIC_GetPriorityGrouping+0x18>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	0a1b      	lsrs	r3, r3, #8
 8003a72:	f003 0307 	and.w	r3, r3, #7
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <__NVIC_EnableIRQ>:
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	db0b      	blt.n	8003aae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	f003 021f 	and.w	r2, r3, #31
 8003a9c:	4907      	ldr	r1, [pc, #28]	@ (8003abc <__NVIC_EnableIRQ+0x38>)
 8003a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8003aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	e000e100 	.word	0xe000e100

08003ac0 <__NVIC_SetPriority>:
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	6039      	str	r1, [r7, #0]
 8003aca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003acc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	db0a      	blt.n	8003aea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	490c      	ldr	r1, [pc, #48]	@ (8003b0c <__NVIC_SetPriority+0x4c>)
 8003ada:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ade:	0112      	lsls	r2, r2, #4
 8003ae0:	b2d2      	uxtb	r2, r2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003ae8:	e00a      	b.n	8003b00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	b2da      	uxtb	r2, r3
 8003aee:	4908      	ldr	r1, [pc, #32]	@ (8003b10 <__NVIC_SetPriority+0x50>)
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	3b04      	subs	r3, #4
 8003af8:	0112      	lsls	r2, r2, #4
 8003afa:	b2d2      	uxtb	r2, r2
 8003afc:	440b      	add	r3, r1
 8003afe:	761a      	strb	r2, [r3, #24]
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	e000e100 	.word	0xe000e100
 8003b10:	e000ed00 	.word	0xe000ed00

08003b14 <NVIC_EncodePriority>:
{
 8003b14:	b480      	push	{r7}
 8003b16:	b089      	sub	sp, #36	@ 0x24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	f1c3 0307 	rsb	r3, r3, #7
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	bf28      	it	cs
 8003b32:	2304      	movcs	r3, #4
 8003b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	2b06      	cmp	r3, #6
 8003b3c:	d902      	bls.n	8003b44 <NVIC_EncodePriority+0x30>
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	3b03      	subs	r3, #3
 8003b42:	e000      	b.n	8003b46 <NVIC_EncodePriority+0x32>
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b48:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43da      	mvns	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	401a      	ands	r2, r3
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	fa01 f303 	lsl.w	r3, r1, r3
 8003b66:	43d9      	mvns	r1, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b6c:	4313      	orrs	r3, r2
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3724      	adds	r7, #36	@ 0x24
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b082      	sub	sp, #8
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f7ff ff4c 	bl	8003a20 <__NVIC_SetPriorityGrouping>
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b9e:	f7ff ff63 	bl	8003a68 <__NVIC_GetPriorityGrouping>
 8003ba2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	68b9      	ldr	r1, [r7, #8]
 8003ba8:	6978      	ldr	r0, [r7, #20]
 8003baa:	f7ff ffb3 	bl	8003b14 <NVIC_EncodePriority>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7ff ff82 	bl	8003ac0 <__NVIC_SetPriority>
}
 8003bbc:	bf00      	nop
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff ff56 	bl	8003a84 <__NVIC_EnableIRQ>
}
 8003bd8:	bf00      	nop
 8003bda:	3708      	adds	r7, #8
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003be8:	f7ff ff0e 	bl	8003a08 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e312      	b.n	800421e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a66      	ldr	r2, [pc, #408]	@ (8003d98 <HAL_DMA_Init+0x1b8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d04a      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a65      	ldr	r2, [pc, #404]	@ (8003d9c <HAL_DMA_Init+0x1bc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d045      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a63      	ldr	r2, [pc, #396]	@ (8003da0 <HAL_DMA_Init+0x1c0>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d040      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a62      	ldr	r2, [pc, #392]	@ (8003da4 <HAL_DMA_Init+0x1c4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d03b      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a60      	ldr	r2, [pc, #384]	@ (8003da8 <HAL_DMA_Init+0x1c8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d036      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a5f      	ldr	r2, [pc, #380]	@ (8003dac <HAL_DMA_Init+0x1cc>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d031      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a5d      	ldr	r2, [pc, #372]	@ (8003db0 <HAL_DMA_Init+0x1d0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d02c      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a5c      	ldr	r2, [pc, #368]	@ (8003db4 <HAL_DMA_Init+0x1d4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d027      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8003db8 <HAL_DMA_Init+0x1d8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d022      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a59      	ldr	r2, [pc, #356]	@ (8003dbc <HAL_DMA_Init+0x1dc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d01d      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a57      	ldr	r2, [pc, #348]	@ (8003dc0 <HAL_DMA_Init+0x1e0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d018      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a56      	ldr	r2, [pc, #344]	@ (8003dc4 <HAL_DMA_Init+0x1e4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d013      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a54      	ldr	r2, [pc, #336]	@ (8003dc8 <HAL_DMA_Init+0x1e8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d00e      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a53      	ldr	r2, [pc, #332]	@ (8003dcc <HAL_DMA_Init+0x1ec>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d009      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a51      	ldr	r2, [pc, #324]	@ (8003dd0 <HAL_DMA_Init+0x1f0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d004      	beq.n	8003c98 <HAL_DMA_Init+0xb8>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a50      	ldr	r2, [pc, #320]	@ (8003dd4 <HAL_DMA_Init+0x1f4>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d101      	bne.n	8003c9c <HAL_DMA_Init+0xbc>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e000      	b.n	8003c9e <HAL_DMA_Init+0xbe>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f000 813c 	beq.w	8003f1c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a37      	ldr	r2, [pc, #220]	@ (8003d98 <HAL_DMA_Init+0x1b8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d04a      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a36      	ldr	r2, [pc, #216]	@ (8003d9c <HAL_DMA_Init+0x1bc>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d045      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a34      	ldr	r2, [pc, #208]	@ (8003da0 <HAL_DMA_Init+0x1c0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d040      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a33      	ldr	r2, [pc, #204]	@ (8003da4 <HAL_DMA_Init+0x1c4>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d03b      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a31      	ldr	r2, [pc, #196]	@ (8003da8 <HAL_DMA_Init+0x1c8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d036      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a30      	ldr	r2, [pc, #192]	@ (8003dac <HAL_DMA_Init+0x1cc>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d031      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8003db0 <HAL_DMA_Init+0x1d0>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d02c      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8003db4 <HAL_DMA_Init+0x1d4>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d027      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a2b      	ldr	r2, [pc, #172]	@ (8003db8 <HAL_DMA_Init+0x1d8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d022      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a2a      	ldr	r2, [pc, #168]	@ (8003dbc <HAL_DMA_Init+0x1dc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d01d      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a28      	ldr	r2, [pc, #160]	@ (8003dc0 <HAL_DMA_Init+0x1e0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d018      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a27      	ldr	r2, [pc, #156]	@ (8003dc4 <HAL_DMA_Init+0x1e4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d013      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a25      	ldr	r2, [pc, #148]	@ (8003dc8 <HAL_DMA_Init+0x1e8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d00e      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a24      	ldr	r2, [pc, #144]	@ (8003dcc <HAL_DMA_Init+0x1ec>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d009      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a22      	ldr	r2, [pc, #136]	@ (8003dd0 <HAL_DMA_Init+0x1f0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d004      	beq.n	8003d54 <HAL_DMA_Init+0x174>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a21      	ldr	r2, [pc, #132]	@ (8003dd4 <HAL_DMA_Init+0x1f4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d108      	bne.n	8003d66 <HAL_DMA_Init+0x186>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0201 	bic.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	e007      	b.n	8003d76 <HAL_DMA_Init+0x196>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003d76:	e02f      	b.n	8003dd8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d78:	f7ff fe46 	bl	8003a08 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b05      	cmp	r3, #5
 8003d84:	d928      	bls.n	8003dd8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2203      	movs	r2, #3
 8003d90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e242      	b.n	800421e <HAL_DMA_Init+0x63e>
 8003d98:	40020010 	.word	0x40020010
 8003d9c:	40020028 	.word	0x40020028
 8003da0:	40020040 	.word	0x40020040
 8003da4:	40020058 	.word	0x40020058
 8003da8:	40020070 	.word	0x40020070
 8003dac:	40020088 	.word	0x40020088
 8003db0:	400200a0 	.word	0x400200a0
 8003db4:	400200b8 	.word	0x400200b8
 8003db8:	40020410 	.word	0x40020410
 8003dbc:	40020428 	.word	0x40020428
 8003dc0:	40020440 	.word	0x40020440
 8003dc4:	40020458 	.word	0x40020458
 8003dc8:	40020470 	.word	0x40020470
 8003dcc:	40020488 	.word	0x40020488
 8003dd0:	400204a0 	.word	0x400204a0
 8003dd4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1c8      	bne.n	8003d78 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	4b83      	ldr	r3, [pc, #524]	@ (8004000 <HAL_DMA_Init+0x420>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003dfe:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e0a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e16:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d107      	bne.n	8003e3c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e34:	4313      	orrs	r3, r2
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b28      	cmp	r3, #40	@ 0x28
 8003e42:	d903      	bls.n	8003e4c <HAL_DMA_Init+0x26c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e4a:	d91f      	bls.n	8003e8c <HAL_DMA_Init+0x2ac>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e52:	d903      	bls.n	8003e5c <HAL_DMA_Init+0x27c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b42      	cmp	r3, #66	@ 0x42
 8003e5a:	d917      	bls.n	8003e8c <HAL_DMA_Init+0x2ac>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b46      	cmp	r3, #70	@ 0x46
 8003e62:	d903      	bls.n	8003e6c <HAL_DMA_Init+0x28c>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b48      	cmp	r3, #72	@ 0x48
 8003e6a:	d90f      	bls.n	8003e8c <HAL_DMA_Init+0x2ac>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b4e      	cmp	r3, #78	@ 0x4e
 8003e72:	d903      	bls.n	8003e7c <HAL_DMA_Init+0x29c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b52      	cmp	r3, #82	@ 0x52
 8003e7a:	d907      	bls.n	8003e8c <HAL_DMA_Init+0x2ac>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	2b73      	cmp	r3, #115	@ 0x73
 8003e82:	d905      	bls.n	8003e90 <HAL_DMA_Init+0x2b0>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b77      	cmp	r3, #119	@ 0x77
 8003e8a:	d801      	bhi.n	8003e90 <HAL_DMA_Init+0x2b0>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_DMA_Init+0x2b2>
 8003e90:	2300      	movs	r3, #0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e9c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f023 0307 	bic.w	r3, r3, #7
 8003eb4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d117      	bne.n	8003ef8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00e      	beq.n	8003ef8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f001 ff18 	bl	8005d10 <DMA_CheckFifoParam>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d008      	beq.n	8003ef8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2240      	movs	r2, #64	@ 0x40
 8003eea:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e192      	b.n	800421e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f001 fe53 	bl	8005bac <DMA_CalcBaseAndBitshift>
 8003f06:	4603      	mov	r3, r0
 8003f08:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f0e:	f003 031f 	and.w	r3, r3, #31
 8003f12:	223f      	movs	r2, #63	@ 0x3f
 8003f14:	409a      	lsls	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	609a      	str	r2, [r3, #8]
 8003f1a:	e0c8      	b.n	80040ae <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a38      	ldr	r2, [pc, #224]	@ (8004004 <HAL_DMA_Init+0x424>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d022      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a37      	ldr	r2, [pc, #220]	@ (8004008 <HAL_DMA_Init+0x428>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d01d      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a35      	ldr	r2, [pc, #212]	@ (800400c <HAL_DMA_Init+0x42c>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d018      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a34      	ldr	r2, [pc, #208]	@ (8004010 <HAL_DMA_Init+0x430>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d013      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a32      	ldr	r2, [pc, #200]	@ (8004014 <HAL_DMA_Init+0x434>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00e      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a31      	ldr	r2, [pc, #196]	@ (8004018 <HAL_DMA_Init+0x438>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d009      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a2f      	ldr	r2, [pc, #188]	@ (800401c <HAL_DMA_Init+0x43c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d004      	beq.n	8003f6c <HAL_DMA_Init+0x38c>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a2e      	ldr	r2, [pc, #184]	@ (8004020 <HAL_DMA_Init+0x440>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d101      	bne.n	8003f70 <HAL_DMA_Init+0x390>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <HAL_DMA_Init+0x392>
 8003f70:	2300      	movs	r3, #0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 8092 	beq.w	800409c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a21      	ldr	r2, [pc, #132]	@ (8004004 <HAL_DMA_Init+0x424>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d021      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a20      	ldr	r2, [pc, #128]	@ (8004008 <HAL_DMA_Init+0x428>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d01c      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1e      	ldr	r2, [pc, #120]	@ (800400c <HAL_DMA_Init+0x42c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d017      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1d      	ldr	r2, [pc, #116]	@ (8004010 <HAL_DMA_Init+0x430>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d012      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8004014 <HAL_DMA_Init+0x434>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00d      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <HAL_DMA_Init+0x438>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d008      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a18      	ldr	r2, [pc, #96]	@ (800401c <HAL_DMA_Init+0x43c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d003      	beq.n	8003fc6 <HAL_DMA_Init+0x3e6>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a17      	ldr	r2, [pc, #92]	@ (8004020 <HAL_DMA_Init+0x440>)
 8003fc4:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	4b10      	ldr	r3, [pc, #64]	@ (8004024 <HAL_DMA_Init+0x444>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b40      	cmp	r3, #64	@ 0x40
 8003fec:	d01c      	beq.n	8004028 <HAL_DMA_Init+0x448>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b80      	cmp	r3, #128	@ 0x80
 8003ff4:	d102      	bne.n	8003ffc <HAL_DMA_Init+0x41c>
 8003ff6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003ffa:	e016      	b.n	800402a <HAL_DMA_Init+0x44a>
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	e014      	b.n	800402a <HAL_DMA_Init+0x44a>
 8004000:	fe10803f 	.word	0xfe10803f
 8004004:	58025408 	.word	0x58025408
 8004008:	5802541c 	.word	0x5802541c
 800400c:	58025430 	.word	0x58025430
 8004010:	58025444 	.word	0x58025444
 8004014:	58025458 	.word	0x58025458
 8004018:	5802546c 	.word	0x5802546c
 800401c:	58025480 	.word	0x58025480
 8004020:	58025494 	.word	0x58025494
 8004024:	fffe000f 	.word	0xfffe000f
 8004028:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	68d2      	ldr	r2, [r2, #12]
 800402e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004030:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004038:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004040:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004048:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004050:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004058:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	4313      	orrs	r3, r2
 800405e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	461a      	mov	r2, r3
 800406e:	4b6e      	ldr	r3, [pc, #440]	@ (8004228 <HAL_DMA_Init+0x648>)
 8004070:	4413      	add	r3, r2
 8004072:	4a6e      	ldr	r2, [pc, #440]	@ (800422c <HAL_DMA_Init+0x64c>)
 8004074:	fba2 2303 	umull	r2, r3, r2, r3
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f001 fd93 	bl	8005bac <DMA_CalcBaseAndBitshift>
 8004086:	4603      	mov	r3, r0
 8004088:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800408e:	f003 031f 	and.w	r3, r3, #31
 8004092:	2201      	movs	r2, #1
 8004094:	409a      	lsls	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	e008      	b.n	80040ae <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2240      	movs	r2, #64	@ 0x40
 80040a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2203      	movs	r2, #3
 80040a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e0b7      	b.n	800421e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a5f      	ldr	r2, [pc, #380]	@ (8004230 <HAL_DMA_Init+0x650>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d072      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a5d      	ldr	r2, [pc, #372]	@ (8004234 <HAL_DMA_Init+0x654>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d06d      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a5c      	ldr	r2, [pc, #368]	@ (8004238 <HAL_DMA_Init+0x658>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d068      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a5a      	ldr	r2, [pc, #360]	@ (800423c <HAL_DMA_Init+0x65c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d063      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a59      	ldr	r2, [pc, #356]	@ (8004240 <HAL_DMA_Init+0x660>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d05e      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a57      	ldr	r2, [pc, #348]	@ (8004244 <HAL_DMA_Init+0x664>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d059      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a56      	ldr	r2, [pc, #344]	@ (8004248 <HAL_DMA_Init+0x668>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d054      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a54      	ldr	r2, [pc, #336]	@ (800424c <HAL_DMA_Init+0x66c>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d04f      	beq.n	800419e <HAL_DMA_Init+0x5be>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a53      	ldr	r2, [pc, #332]	@ (8004250 <HAL_DMA_Init+0x670>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d04a      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a51      	ldr	r2, [pc, #324]	@ (8004254 <HAL_DMA_Init+0x674>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d045      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a50      	ldr	r2, [pc, #320]	@ (8004258 <HAL_DMA_Init+0x678>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d040      	beq.n	800419e <HAL_DMA_Init+0x5be>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a4e      	ldr	r2, [pc, #312]	@ (800425c <HAL_DMA_Init+0x67c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d03b      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a4d      	ldr	r2, [pc, #308]	@ (8004260 <HAL_DMA_Init+0x680>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d036      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a4b      	ldr	r2, [pc, #300]	@ (8004264 <HAL_DMA_Init+0x684>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d031      	beq.n	800419e <HAL_DMA_Init+0x5be>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a4a      	ldr	r2, [pc, #296]	@ (8004268 <HAL_DMA_Init+0x688>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d02c      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a48      	ldr	r2, [pc, #288]	@ (800426c <HAL_DMA_Init+0x68c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d027      	beq.n	800419e <HAL_DMA_Init+0x5be>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a47      	ldr	r2, [pc, #284]	@ (8004270 <HAL_DMA_Init+0x690>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d022      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a45      	ldr	r2, [pc, #276]	@ (8004274 <HAL_DMA_Init+0x694>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d01d      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a44      	ldr	r2, [pc, #272]	@ (8004278 <HAL_DMA_Init+0x698>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d018      	beq.n	800419e <HAL_DMA_Init+0x5be>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a42      	ldr	r2, [pc, #264]	@ (800427c <HAL_DMA_Init+0x69c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d013      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a41      	ldr	r2, [pc, #260]	@ (8004280 <HAL_DMA_Init+0x6a0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00e      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a3f      	ldr	r2, [pc, #252]	@ (8004284 <HAL_DMA_Init+0x6a4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d009      	beq.n	800419e <HAL_DMA_Init+0x5be>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a3e      	ldr	r2, [pc, #248]	@ (8004288 <HAL_DMA_Init+0x6a8>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d004      	beq.n	800419e <HAL_DMA_Init+0x5be>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a3c      	ldr	r2, [pc, #240]	@ (800428c <HAL_DMA_Init+0x6ac>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d101      	bne.n	80041a2 <HAL_DMA_Init+0x5c2>
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <HAL_DMA_Init+0x5c4>
 80041a2:	2300      	movs	r3, #0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d032      	beq.n	800420e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f001 fe2d 	bl	8005e08 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b80      	cmp	r3, #128	@ 0x80
 80041b4:	d102      	bne.n	80041bc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80041d0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d010      	beq.n	80041fc <HAL_DMA_Init+0x61c>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d80c      	bhi.n	80041fc <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f001 feaa 	bl	8005f3c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80041f8:	605a      	str	r2, [r3, #4]
 80041fa:	e008      	b.n	800420e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	a7fdabf8 	.word	0xa7fdabf8
 800422c:	cccccccd 	.word	0xcccccccd
 8004230:	40020010 	.word	0x40020010
 8004234:	40020028 	.word	0x40020028
 8004238:	40020040 	.word	0x40020040
 800423c:	40020058 	.word	0x40020058
 8004240:	40020070 	.word	0x40020070
 8004244:	40020088 	.word	0x40020088
 8004248:	400200a0 	.word	0x400200a0
 800424c:	400200b8 	.word	0x400200b8
 8004250:	40020410 	.word	0x40020410
 8004254:	40020428 	.word	0x40020428
 8004258:	40020440 	.word	0x40020440
 800425c:	40020458 	.word	0x40020458
 8004260:	40020470 	.word	0x40020470
 8004264:	40020488 	.word	0x40020488
 8004268:	400204a0 	.word	0x400204a0
 800426c:	400204b8 	.word	0x400204b8
 8004270:	58025408 	.word	0x58025408
 8004274:	5802541c 	.word	0x5802541c
 8004278:	58025430 	.word	0x58025430
 800427c:	58025444 	.word	0x58025444
 8004280:	58025458 	.word	0x58025458
 8004284:	5802546c 	.word	0x5802546c
 8004288:	58025480 	.word	0x58025480
 800428c:	58025494 	.word	0x58025494

08004290 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004298:	f7ff fbb6 	bl	8003a08 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e2dc      	b.n	8004862 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d008      	beq.n	80042c6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2280      	movs	r2, #128	@ 0x80
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e2cd      	b.n	8004862 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a76      	ldr	r2, [pc, #472]	@ (80044a4 <HAL_DMA_Abort+0x214>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d04a      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a74      	ldr	r2, [pc, #464]	@ (80044a8 <HAL_DMA_Abort+0x218>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d045      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a73      	ldr	r2, [pc, #460]	@ (80044ac <HAL_DMA_Abort+0x21c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d040      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a71      	ldr	r2, [pc, #452]	@ (80044b0 <HAL_DMA_Abort+0x220>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d03b      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a70      	ldr	r2, [pc, #448]	@ (80044b4 <HAL_DMA_Abort+0x224>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d036      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a6e      	ldr	r2, [pc, #440]	@ (80044b8 <HAL_DMA_Abort+0x228>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d031      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a6d      	ldr	r2, [pc, #436]	@ (80044bc <HAL_DMA_Abort+0x22c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d02c      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a6b      	ldr	r2, [pc, #428]	@ (80044c0 <HAL_DMA_Abort+0x230>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d027      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a6a      	ldr	r2, [pc, #424]	@ (80044c4 <HAL_DMA_Abort+0x234>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d022      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a68      	ldr	r2, [pc, #416]	@ (80044c8 <HAL_DMA_Abort+0x238>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d01d      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a67      	ldr	r2, [pc, #412]	@ (80044cc <HAL_DMA_Abort+0x23c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d018      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a65      	ldr	r2, [pc, #404]	@ (80044d0 <HAL_DMA_Abort+0x240>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d013      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a64      	ldr	r2, [pc, #400]	@ (80044d4 <HAL_DMA_Abort+0x244>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a62      	ldr	r2, [pc, #392]	@ (80044d8 <HAL_DMA_Abort+0x248>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d009      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a61      	ldr	r2, [pc, #388]	@ (80044dc <HAL_DMA_Abort+0x24c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_DMA_Abort+0xd6>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a5f      	ldr	r2, [pc, #380]	@ (80044e0 <HAL_DMA_Abort+0x250>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d101      	bne.n	800436a <HAL_DMA_Abort+0xda>
 8004366:	2301      	movs	r3, #1
 8004368:	e000      	b.n	800436c <HAL_DMA_Abort+0xdc>
 800436a:	2300      	movs	r3, #0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d013      	beq.n	8004398 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 021e 	bic.w	r2, r2, #30
 800437e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	695a      	ldr	r2, [r3, #20]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800438e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	e00a      	b.n	80043ae <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 020e 	bic.w	r2, r2, #14
 80043a6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a3c      	ldr	r2, [pc, #240]	@ (80044a4 <HAL_DMA_Abort+0x214>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d072      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a3a      	ldr	r2, [pc, #232]	@ (80044a8 <HAL_DMA_Abort+0x218>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d06d      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a39      	ldr	r2, [pc, #228]	@ (80044ac <HAL_DMA_Abort+0x21c>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d068      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a37      	ldr	r2, [pc, #220]	@ (80044b0 <HAL_DMA_Abort+0x220>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d063      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a36      	ldr	r2, [pc, #216]	@ (80044b4 <HAL_DMA_Abort+0x224>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d05e      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a34      	ldr	r2, [pc, #208]	@ (80044b8 <HAL_DMA_Abort+0x228>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d059      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a33      	ldr	r2, [pc, #204]	@ (80044bc <HAL_DMA_Abort+0x22c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d054      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a31      	ldr	r2, [pc, #196]	@ (80044c0 <HAL_DMA_Abort+0x230>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d04f      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a30      	ldr	r2, [pc, #192]	@ (80044c4 <HAL_DMA_Abort+0x234>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d04a      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a2e      	ldr	r2, [pc, #184]	@ (80044c8 <HAL_DMA_Abort+0x238>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d045      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a2d      	ldr	r2, [pc, #180]	@ (80044cc <HAL_DMA_Abort+0x23c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d040      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a2b      	ldr	r2, [pc, #172]	@ (80044d0 <HAL_DMA_Abort+0x240>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d03b      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a2a      	ldr	r2, [pc, #168]	@ (80044d4 <HAL_DMA_Abort+0x244>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d036      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a28      	ldr	r2, [pc, #160]	@ (80044d8 <HAL_DMA_Abort+0x248>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d031      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a27      	ldr	r2, [pc, #156]	@ (80044dc <HAL_DMA_Abort+0x24c>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d02c      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a25      	ldr	r2, [pc, #148]	@ (80044e0 <HAL_DMA_Abort+0x250>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d027      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a24      	ldr	r2, [pc, #144]	@ (80044e4 <HAL_DMA_Abort+0x254>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d022      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a22      	ldr	r2, [pc, #136]	@ (80044e8 <HAL_DMA_Abort+0x258>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d01d      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a21      	ldr	r2, [pc, #132]	@ (80044ec <HAL_DMA_Abort+0x25c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d018      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a1f      	ldr	r2, [pc, #124]	@ (80044f0 <HAL_DMA_Abort+0x260>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d013      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a1e      	ldr	r2, [pc, #120]	@ (80044f4 <HAL_DMA_Abort+0x264>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d00e      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a1c      	ldr	r2, [pc, #112]	@ (80044f8 <HAL_DMA_Abort+0x268>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d009      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a1b      	ldr	r2, [pc, #108]	@ (80044fc <HAL_DMA_Abort+0x26c>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d004      	beq.n	800449e <HAL_DMA_Abort+0x20e>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a19      	ldr	r2, [pc, #100]	@ (8004500 <HAL_DMA_Abort+0x270>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d132      	bne.n	8004504 <HAL_DMA_Abort+0x274>
 800449e:	2301      	movs	r3, #1
 80044a0:	e031      	b.n	8004506 <HAL_DMA_Abort+0x276>
 80044a2:	bf00      	nop
 80044a4:	40020010 	.word	0x40020010
 80044a8:	40020028 	.word	0x40020028
 80044ac:	40020040 	.word	0x40020040
 80044b0:	40020058 	.word	0x40020058
 80044b4:	40020070 	.word	0x40020070
 80044b8:	40020088 	.word	0x40020088
 80044bc:	400200a0 	.word	0x400200a0
 80044c0:	400200b8 	.word	0x400200b8
 80044c4:	40020410 	.word	0x40020410
 80044c8:	40020428 	.word	0x40020428
 80044cc:	40020440 	.word	0x40020440
 80044d0:	40020458 	.word	0x40020458
 80044d4:	40020470 	.word	0x40020470
 80044d8:	40020488 	.word	0x40020488
 80044dc:	400204a0 	.word	0x400204a0
 80044e0:	400204b8 	.word	0x400204b8
 80044e4:	58025408 	.word	0x58025408
 80044e8:	5802541c 	.word	0x5802541c
 80044ec:	58025430 	.word	0x58025430
 80044f0:	58025444 	.word	0x58025444
 80044f4:	58025458 	.word	0x58025458
 80044f8:	5802546c 	.word	0x5802546c
 80044fc:	58025480 	.word	0x58025480
 8004500:	58025494 	.word	0x58025494
 8004504:	2300      	movs	r3, #0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004514:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004518:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a6d      	ldr	r2, [pc, #436]	@ (80046d4 <HAL_DMA_Abort+0x444>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d04a      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a6b      	ldr	r2, [pc, #428]	@ (80046d8 <HAL_DMA_Abort+0x448>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d045      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a6a      	ldr	r2, [pc, #424]	@ (80046dc <HAL_DMA_Abort+0x44c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d040      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a68      	ldr	r2, [pc, #416]	@ (80046e0 <HAL_DMA_Abort+0x450>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d03b      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a67      	ldr	r2, [pc, #412]	@ (80046e4 <HAL_DMA_Abort+0x454>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d036      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a65      	ldr	r2, [pc, #404]	@ (80046e8 <HAL_DMA_Abort+0x458>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d031      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a64      	ldr	r2, [pc, #400]	@ (80046ec <HAL_DMA_Abort+0x45c>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d02c      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a62      	ldr	r2, [pc, #392]	@ (80046f0 <HAL_DMA_Abort+0x460>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d027      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a61      	ldr	r2, [pc, #388]	@ (80046f4 <HAL_DMA_Abort+0x464>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d022      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a5f      	ldr	r2, [pc, #380]	@ (80046f8 <HAL_DMA_Abort+0x468>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d01d      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a5e      	ldr	r2, [pc, #376]	@ (80046fc <HAL_DMA_Abort+0x46c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d018      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a5c      	ldr	r2, [pc, #368]	@ (8004700 <HAL_DMA_Abort+0x470>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d013      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a5b      	ldr	r2, [pc, #364]	@ (8004704 <HAL_DMA_Abort+0x474>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00e      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a59      	ldr	r2, [pc, #356]	@ (8004708 <HAL_DMA_Abort+0x478>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d009      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a58      	ldr	r2, [pc, #352]	@ (800470c <HAL_DMA_Abort+0x47c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d004      	beq.n	80045ba <HAL_DMA_Abort+0x32a>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a56      	ldr	r2, [pc, #344]	@ (8004710 <HAL_DMA_Abort+0x480>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d108      	bne.n	80045cc <HAL_DMA_Abort+0x33c>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f022 0201 	bic.w	r2, r2, #1
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	e007      	b.n	80045dc <HAL_DMA_Abort+0x34c>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0201 	bic.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80045dc:	e013      	b.n	8004606 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045de:	f7ff fa13 	bl	8003a08 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b05      	cmp	r3, #5
 80045ea:	d90c      	bls.n	8004606 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2203      	movs	r2, #3
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e12d      	b.n	8004862 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1e5      	bne.n	80045de <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a2f      	ldr	r2, [pc, #188]	@ (80046d4 <HAL_DMA_Abort+0x444>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d04a      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a2d      	ldr	r2, [pc, #180]	@ (80046d8 <HAL_DMA_Abort+0x448>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d045      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a2c      	ldr	r2, [pc, #176]	@ (80046dc <HAL_DMA_Abort+0x44c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d040      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a2a      	ldr	r2, [pc, #168]	@ (80046e0 <HAL_DMA_Abort+0x450>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d03b      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a29      	ldr	r2, [pc, #164]	@ (80046e4 <HAL_DMA_Abort+0x454>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d036      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a27      	ldr	r2, [pc, #156]	@ (80046e8 <HAL_DMA_Abort+0x458>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d031      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <HAL_DMA_Abort+0x45c>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d02c      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a24      	ldr	r2, [pc, #144]	@ (80046f0 <HAL_DMA_Abort+0x460>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d027      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a23      	ldr	r2, [pc, #140]	@ (80046f4 <HAL_DMA_Abort+0x464>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d022      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a21      	ldr	r2, [pc, #132]	@ (80046f8 <HAL_DMA_Abort+0x468>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d01d      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a20      	ldr	r2, [pc, #128]	@ (80046fc <HAL_DMA_Abort+0x46c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d018      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a1e      	ldr	r2, [pc, #120]	@ (8004700 <HAL_DMA_Abort+0x470>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d013      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a1d      	ldr	r2, [pc, #116]	@ (8004704 <HAL_DMA_Abort+0x474>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d00e      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1b      	ldr	r2, [pc, #108]	@ (8004708 <HAL_DMA_Abort+0x478>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d009      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a1a      	ldr	r2, [pc, #104]	@ (800470c <HAL_DMA_Abort+0x47c>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d004      	beq.n	80046b2 <HAL_DMA_Abort+0x422>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a18      	ldr	r2, [pc, #96]	@ (8004710 <HAL_DMA_Abort+0x480>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d101      	bne.n	80046b6 <HAL_DMA_Abort+0x426>
 80046b2:	2301      	movs	r3, #1
 80046b4:	e000      	b.n	80046b8 <HAL_DMA_Abort+0x428>
 80046b6:	2300      	movs	r3, #0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d02b      	beq.n	8004714 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	f003 031f 	and.w	r3, r3, #31
 80046ca:	223f      	movs	r2, #63	@ 0x3f
 80046cc:	409a      	lsls	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	609a      	str	r2, [r3, #8]
 80046d2:	e02a      	b.n	800472a <HAL_DMA_Abort+0x49a>
 80046d4:	40020010 	.word	0x40020010
 80046d8:	40020028 	.word	0x40020028
 80046dc:	40020040 	.word	0x40020040
 80046e0:	40020058 	.word	0x40020058
 80046e4:	40020070 	.word	0x40020070
 80046e8:	40020088 	.word	0x40020088
 80046ec:	400200a0 	.word	0x400200a0
 80046f0:	400200b8 	.word	0x400200b8
 80046f4:	40020410 	.word	0x40020410
 80046f8:	40020428 	.word	0x40020428
 80046fc:	40020440 	.word	0x40020440
 8004700:	40020458 	.word	0x40020458
 8004704:	40020470 	.word	0x40020470
 8004708:	40020488 	.word	0x40020488
 800470c:	400204a0 	.word	0x400204a0
 8004710:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004718:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471e:	f003 031f 	and.w	r3, r3, #31
 8004722:	2201      	movs	r2, #1
 8004724:	409a      	lsls	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a4f      	ldr	r2, [pc, #316]	@ (800486c <HAL_DMA_Abort+0x5dc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d072      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a4d      	ldr	r2, [pc, #308]	@ (8004870 <HAL_DMA_Abort+0x5e0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d06d      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a4c      	ldr	r2, [pc, #304]	@ (8004874 <HAL_DMA_Abort+0x5e4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d068      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a4a      	ldr	r2, [pc, #296]	@ (8004878 <HAL_DMA_Abort+0x5e8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d063      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a49      	ldr	r2, [pc, #292]	@ (800487c <HAL_DMA_Abort+0x5ec>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d05e      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a47      	ldr	r2, [pc, #284]	@ (8004880 <HAL_DMA_Abort+0x5f0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d059      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a46      	ldr	r2, [pc, #280]	@ (8004884 <HAL_DMA_Abort+0x5f4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d054      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a44      	ldr	r2, [pc, #272]	@ (8004888 <HAL_DMA_Abort+0x5f8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d04f      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a43      	ldr	r2, [pc, #268]	@ (800488c <HAL_DMA_Abort+0x5fc>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d04a      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a41      	ldr	r2, [pc, #260]	@ (8004890 <HAL_DMA_Abort+0x600>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d045      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a40      	ldr	r2, [pc, #256]	@ (8004894 <HAL_DMA_Abort+0x604>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d040      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a3e      	ldr	r2, [pc, #248]	@ (8004898 <HAL_DMA_Abort+0x608>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d03b      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a3d      	ldr	r2, [pc, #244]	@ (800489c <HAL_DMA_Abort+0x60c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d036      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a3b      	ldr	r2, [pc, #236]	@ (80048a0 <HAL_DMA_Abort+0x610>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d031      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a3a      	ldr	r2, [pc, #232]	@ (80048a4 <HAL_DMA_Abort+0x614>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d02c      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a38      	ldr	r2, [pc, #224]	@ (80048a8 <HAL_DMA_Abort+0x618>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d027      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a37      	ldr	r2, [pc, #220]	@ (80048ac <HAL_DMA_Abort+0x61c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d022      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a35      	ldr	r2, [pc, #212]	@ (80048b0 <HAL_DMA_Abort+0x620>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d01d      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a34      	ldr	r2, [pc, #208]	@ (80048b4 <HAL_DMA_Abort+0x624>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d018      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a32      	ldr	r2, [pc, #200]	@ (80048b8 <HAL_DMA_Abort+0x628>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d013      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a31      	ldr	r2, [pc, #196]	@ (80048bc <HAL_DMA_Abort+0x62c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d00e      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a2f      	ldr	r2, [pc, #188]	@ (80048c0 <HAL_DMA_Abort+0x630>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d009      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a2e      	ldr	r2, [pc, #184]	@ (80048c4 <HAL_DMA_Abort+0x634>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d004      	beq.n	800481a <HAL_DMA_Abort+0x58a>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a2c      	ldr	r2, [pc, #176]	@ (80048c8 <HAL_DMA_Abort+0x638>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d101      	bne.n	800481e <HAL_DMA_Abort+0x58e>
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <HAL_DMA_Abort+0x590>
 800481e:	2300      	movs	r3, #0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d015      	beq.n	8004850 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800482c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00c      	beq.n	8004850 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004844:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800484e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	40020010 	.word	0x40020010
 8004870:	40020028 	.word	0x40020028
 8004874:	40020040 	.word	0x40020040
 8004878:	40020058 	.word	0x40020058
 800487c:	40020070 	.word	0x40020070
 8004880:	40020088 	.word	0x40020088
 8004884:	400200a0 	.word	0x400200a0
 8004888:	400200b8 	.word	0x400200b8
 800488c:	40020410 	.word	0x40020410
 8004890:	40020428 	.word	0x40020428
 8004894:	40020440 	.word	0x40020440
 8004898:	40020458 	.word	0x40020458
 800489c:	40020470 	.word	0x40020470
 80048a0:	40020488 	.word	0x40020488
 80048a4:	400204a0 	.word	0x400204a0
 80048a8:	400204b8 	.word	0x400204b8
 80048ac:	58025408 	.word	0x58025408
 80048b0:	5802541c 	.word	0x5802541c
 80048b4:	58025430 	.word	0x58025430
 80048b8:	58025444 	.word	0x58025444
 80048bc:	58025458 	.word	0x58025458
 80048c0:	5802546c 	.word	0x5802546c
 80048c4:	58025480 	.word	0x58025480
 80048c8:	58025494 	.word	0x58025494

080048cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e237      	b.n	8004d4e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d004      	beq.n	80048f4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2280      	movs	r2, #128	@ 0x80
 80048ee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e22c      	b.n	8004d4e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a5c      	ldr	r2, [pc, #368]	@ (8004a6c <HAL_DMA_Abort_IT+0x1a0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d04a      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a5b      	ldr	r2, [pc, #364]	@ (8004a70 <HAL_DMA_Abort_IT+0x1a4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d045      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a59      	ldr	r2, [pc, #356]	@ (8004a74 <HAL_DMA_Abort_IT+0x1a8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d040      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a58      	ldr	r2, [pc, #352]	@ (8004a78 <HAL_DMA_Abort_IT+0x1ac>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d03b      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a56      	ldr	r2, [pc, #344]	@ (8004a7c <HAL_DMA_Abort_IT+0x1b0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d036      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a55      	ldr	r2, [pc, #340]	@ (8004a80 <HAL_DMA_Abort_IT+0x1b4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d031      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a53      	ldr	r2, [pc, #332]	@ (8004a84 <HAL_DMA_Abort_IT+0x1b8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d02c      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a52      	ldr	r2, [pc, #328]	@ (8004a88 <HAL_DMA_Abort_IT+0x1bc>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d027      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a50      	ldr	r2, [pc, #320]	@ (8004a8c <HAL_DMA_Abort_IT+0x1c0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d022      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a4f      	ldr	r2, [pc, #316]	@ (8004a90 <HAL_DMA_Abort_IT+0x1c4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d01d      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a4d      	ldr	r2, [pc, #308]	@ (8004a94 <HAL_DMA_Abort_IT+0x1c8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d018      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a4c      	ldr	r2, [pc, #304]	@ (8004a98 <HAL_DMA_Abort_IT+0x1cc>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d013      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a4a      	ldr	r2, [pc, #296]	@ (8004a9c <HAL_DMA_Abort_IT+0x1d0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00e      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a49      	ldr	r2, [pc, #292]	@ (8004aa0 <HAL_DMA_Abort_IT+0x1d4>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d009      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a47      	ldr	r2, [pc, #284]	@ (8004aa4 <HAL_DMA_Abort_IT+0x1d8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d004      	beq.n	8004994 <HAL_DMA_Abort_IT+0xc8>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a46      	ldr	r2, [pc, #280]	@ (8004aa8 <HAL_DMA_Abort_IT+0x1dc>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d101      	bne.n	8004998 <HAL_DMA_Abort_IT+0xcc>
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <HAL_DMA_Abort_IT+0xce>
 8004998:	2300      	movs	r3, #0
 800499a:	2b00      	cmp	r3, #0
 800499c:	f000 8086 	beq.w	8004aac <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2204      	movs	r2, #4
 80049a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a2f      	ldr	r2, [pc, #188]	@ (8004a6c <HAL_DMA_Abort_IT+0x1a0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d04a      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a2e      	ldr	r2, [pc, #184]	@ (8004a70 <HAL_DMA_Abort_IT+0x1a4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d045      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a2c      	ldr	r2, [pc, #176]	@ (8004a74 <HAL_DMA_Abort_IT+0x1a8>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d040      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004a78 <HAL_DMA_Abort_IT+0x1ac>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d03b      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a29      	ldr	r2, [pc, #164]	@ (8004a7c <HAL_DMA_Abort_IT+0x1b0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d036      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a28      	ldr	r2, [pc, #160]	@ (8004a80 <HAL_DMA_Abort_IT+0x1b4>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d031      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a26      	ldr	r2, [pc, #152]	@ (8004a84 <HAL_DMA_Abort_IT+0x1b8>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d02c      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a25      	ldr	r2, [pc, #148]	@ (8004a88 <HAL_DMA_Abort_IT+0x1bc>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d027      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a23      	ldr	r2, [pc, #140]	@ (8004a8c <HAL_DMA_Abort_IT+0x1c0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d022      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a22      	ldr	r2, [pc, #136]	@ (8004a90 <HAL_DMA_Abort_IT+0x1c4>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d01d      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a20      	ldr	r2, [pc, #128]	@ (8004a94 <HAL_DMA_Abort_IT+0x1c8>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d018      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004a98 <HAL_DMA_Abort_IT+0x1cc>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d013      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1d      	ldr	r2, [pc, #116]	@ (8004a9c <HAL_DMA_Abort_IT+0x1d0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00e      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa0 <HAL_DMA_Abort_IT+0x1d4>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d009      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa4 <HAL_DMA_Abort_IT+0x1d8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d004      	beq.n	8004a48 <HAL_DMA_Abort_IT+0x17c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a19      	ldr	r2, [pc, #100]	@ (8004aa8 <HAL_DMA_Abort_IT+0x1dc>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d108      	bne.n	8004a5a <HAL_DMA_Abort_IT+0x18e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0201 	bic.w	r2, r2, #1
 8004a56:	601a      	str	r2, [r3, #0]
 8004a58:	e178      	b.n	8004d4c <HAL_DMA_Abort_IT+0x480>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0201 	bic.w	r2, r2, #1
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	e16f      	b.n	8004d4c <HAL_DMA_Abort_IT+0x480>
 8004a6c:	40020010 	.word	0x40020010
 8004a70:	40020028 	.word	0x40020028
 8004a74:	40020040 	.word	0x40020040
 8004a78:	40020058 	.word	0x40020058
 8004a7c:	40020070 	.word	0x40020070
 8004a80:	40020088 	.word	0x40020088
 8004a84:	400200a0 	.word	0x400200a0
 8004a88:	400200b8 	.word	0x400200b8
 8004a8c:	40020410 	.word	0x40020410
 8004a90:	40020428 	.word	0x40020428
 8004a94:	40020440 	.word	0x40020440
 8004a98:	40020458 	.word	0x40020458
 8004a9c:	40020470 	.word	0x40020470
 8004aa0:	40020488 	.word	0x40020488
 8004aa4:	400204a0 	.word	0x400204a0
 8004aa8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f022 020e 	bic.w	r2, r2, #14
 8004aba:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a6c      	ldr	r2, [pc, #432]	@ (8004c74 <HAL_DMA_Abort_IT+0x3a8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d04a      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a6b      	ldr	r2, [pc, #428]	@ (8004c78 <HAL_DMA_Abort_IT+0x3ac>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d045      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a69      	ldr	r2, [pc, #420]	@ (8004c7c <HAL_DMA_Abort_IT+0x3b0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d040      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a68      	ldr	r2, [pc, #416]	@ (8004c80 <HAL_DMA_Abort_IT+0x3b4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d03b      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a66      	ldr	r2, [pc, #408]	@ (8004c84 <HAL_DMA_Abort_IT+0x3b8>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d036      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a65      	ldr	r2, [pc, #404]	@ (8004c88 <HAL_DMA_Abort_IT+0x3bc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d031      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a63      	ldr	r2, [pc, #396]	@ (8004c8c <HAL_DMA_Abort_IT+0x3c0>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d02c      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a62      	ldr	r2, [pc, #392]	@ (8004c90 <HAL_DMA_Abort_IT+0x3c4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d027      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a60      	ldr	r2, [pc, #384]	@ (8004c94 <HAL_DMA_Abort_IT+0x3c8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d022      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a5f      	ldr	r2, [pc, #380]	@ (8004c98 <HAL_DMA_Abort_IT+0x3cc>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d01d      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a5d      	ldr	r2, [pc, #372]	@ (8004c9c <HAL_DMA_Abort_IT+0x3d0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d018      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ca0 <HAL_DMA_Abort_IT+0x3d4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d013      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a5a      	ldr	r2, [pc, #360]	@ (8004ca4 <HAL_DMA_Abort_IT+0x3d8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00e      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a59      	ldr	r2, [pc, #356]	@ (8004ca8 <HAL_DMA_Abort_IT+0x3dc>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d009      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a57      	ldr	r2, [pc, #348]	@ (8004cac <HAL_DMA_Abort_IT+0x3e0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d004      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x290>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a56      	ldr	r2, [pc, #344]	@ (8004cb0 <HAL_DMA_Abort_IT+0x3e4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d108      	bne.n	8004b6e <HAL_DMA_Abort_IT+0x2a2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f022 0201 	bic.w	r2, r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	e007      	b.n	8004b7e <HAL_DMA_Abort_IT+0x2b2>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0201 	bic.w	r2, r2, #1
 8004b7c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a3c      	ldr	r2, [pc, #240]	@ (8004c74 <HAL_DMA_Abort_IT+0x3a8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d072      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a3a      	ldr	r2, [pc, #232]	@ (8004c78 <HAL_DMA_Abort_IT+0x3ac>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d06d      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a39      	ldr	r2, [pc, #228]	@ (8004c7c <HAL_DMA_Abort_IT+0x3b0>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d068      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a37      	ldr	r2, [pc, #220]	@ (8004c80 <HAL_DMA_Abort_IT+0x3b4>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d063      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a36      	ldr	r2, [pc, #216]	@ (8004c84 <HAL_DMA_Abort_IT+0x3b8>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d05e      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a34      	ldr	r2, [pc, #208]	@ (8004c88 <HAL_DMA_Abort_IT+0x3bc>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d059      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a33      	ldr	r2, [pc, #204]	@ (8004c8c <HAL_DMA_Abort_IT+0x3c0>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d054      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a31      	ldr	r2, [pc, #196]	@ (8004c90 <HAL_DMA_Abort_IT+0x3c4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d04f      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a30      	ldr	r2, [pc, #192]	@ (8004c94 <HAL_DMA_Abort_IT+0x3c8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d04a      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8004c98 <HAL_DMA_Abort_IT+0x3cc>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d045      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c9c <HAL_DMA_Abort_IT+0x3d0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d040      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca0 <HAL_DMA_Abort_IT+0x3d4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d03b      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8004ca4 <HAL_DMA_Abort_IT+0x3d8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d036      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a28      	ldr	r2, [pc, #160]	@ (8004ca8 <HAL_DMA_Abort_IT+0x3dc>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d031      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a27      	ldr	r2, [pc, #156]	@ (8004cac <HAL_DMA_Abort_IT+0x3e0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d02c      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a25      	ldr	r2, [pc, #148]	@ (8004cb0 <HAL_DMA_Abort_IT+0x3e4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d027      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a24      	ldr	r2, [pc, #144]	@ (8004cb4 <HAL_DMA_Abort_IT+0x3e8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d022      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a22      	ldr	r2, [pc, #136]	@ (8004cb8 <HAL_DMA_Abort_IT+0x3ec>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d01d      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a21      	ldr	r2, [pc, #132]	@ (8004cbc <HAL_DMA_Abort_IT+0x3f0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d018      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc0 <HAL_DMA_Abort_IT+0x3f4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d013      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004cc4 <HAL_DMA_Abort_IT+0x3f8>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d00e      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc8 <HAL_DMA_Abort_IT+0x3fc>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d009      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8004ccc <HAL_DMA_Abort_IT+0x400>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d004      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x3a2>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a19      	ldr	r2, [pc, #100]	@ (8004cd0 <HAL_DMA_Abort_IT+0x404>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d132      	bne.n	8004cd4 <HAL_DMA_Abort_IT+0x408>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e031      	b.n	8004cd6 <HAL_DMA_Abort_IT+0x40a>
 8004c72:	bf00      	nop
 8004c74:	40020010 	.word	0x40020010
 8004c78:	40020028 	.word	0x40020028
 8004c7c:	40020040 	.word	0x40020040
 8004c80:	40020058 	.word	0x40020058
 8004c84:	40020070 	.word	0x40020070
 8004c88:	40020088 	.word	0x40020088
 8004c8c:	400200a0 	.word	0x400200a0
 8004c90:	400200b8 	.word	0x400200b8
 8004c94:	40020410 	.word	0x40020410
 8004c98:	40020428 	.word	0x40020428
 8004c9c:	40020440 	.word	0x40020440
 8004ca0:	40020458 	.word	0x40020458
 8004ca4:	40020470 	.word	0x40020470
 8004ca8:	40020488 	.word	0x40020488
 8004cac:	400204a0 	.word	0x400204a0
 8004cb0:	400204b8 	.word	0x400204b8
 8004cb4:	58025408 	.word	0x58025408
 8004cb8:	5802541c 	.word	0x5802541c
 8004cbc:	58025430 	.word	0x58025430
 8004cc0:	58025444 	.word	0x58025444
 8004cc4:	58025458 	.word	0x58025458
 8004cc8:	5802546c 	.word	0x5802546c
 8004ccc:	58025480 	.word	0x58025480
 8004cd0:	58025494 	.word	0x58025494
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d028      	beq.n	8004d2c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ce4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ce8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cee:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cf4:	f003 031f 	and.w	r3, r3, #31
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	409a      	lsls	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004d08:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00c      	beq.n	8004d2c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d20:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004d2a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop

08004d58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08a      	sub	sp, #40	@ 0x28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d64:	4b67      	ldr	r3, [pc, #412]	@ (8004f04 <HAL_DMA_IRQHandler+0x1ac>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a67      	ldr	r2, [pc, #412]	@ (8004f08 <HAL_DMA_IRQHandler+0x1b0>)
 8004d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6e:	0a9b      	lsrs	r3, r3, #10
 8004d70:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d76:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a5f      	ldr	r2, [pc, #380]	@ (8004f0c <HAL_DMA_IRQHandler+0x1b4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d04a      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a5d      	ldr	r2, [pc, #372]	@ (8004f10 <HAL_DMA_IRQHandler+0x1b8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d045      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a5c      	ldr	r2, [pc, #368]	@ (8004f14 <HAL_DMA_IRQHandler+0x1bc>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d040      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a5a      	ldr	r2, [pc, #360]	@ (8004f18 <HAL_DMA_IRQHandler+0x1c0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d03b      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a59      	ldr	r2, [pc, #356]	@ (8004f1c <HAL_DMA_IRQHandler+0x1c4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d036      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a57      	ldr	r2, [pc, #348]	@ (8004f20 <HAL_DMA_IRQHandler+0x1c8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d031      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a56      	ldr	r2, [pc, #344]	@ (8004f24 <HAL_DMA_IRQHandler+0x1cc>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d02c      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a54      	ldr	r2, [pc, #336]	@ (8004f28 <HAL_DMA_IRQHandler+0x1d0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d027      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a53      	ldr	r2, [pc, #332]	@ (8004f2c <HAL_DMA_IRQHandler+0x1d4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d022      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a51      	ldr	r2, [pc, #324]	@ (8004f30 <HAL_DMA_IRQHandler+0x1d8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d01d      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a50      	ldr	r2, [pc, #320]	@ (8004f34 <HAL_DMA_IRQHandler+0x1dc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d018      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a4e      	ldr	r2, [pc, #312]	@ (8004f38 <HAL_DMA_IRQHandler+0x1e0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d013      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a4d      	ldr	r2, [pc, #308]	@ (8004f3c <HAL_DMA_IRQHandler+0x1e4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00e      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a4b      	ldr	r2, [pc, #300]	@ (8004f40 <HAL_DMA_IRQHandler+0x1e8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d009      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a4a      	ldr	r2, [pc, #296]	@ (8004f44 <HAL_DMA_IRQHandler+0x1ec>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_DMA_IRQHandler+0xd2>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a48      	ldr	r2, [pc, #288]	@ (8004f48 <HAL_DMA_IRQHandler+0x1f0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d101      	bne.n	8004e2e <HAL_DMA_IRQHandler+0xd6>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_DMA_IRQHandler+0xd8>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 842b 	beq.w	800568c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3a:	f003 031f 	and.w	r3, r3, #31
 8004e3e:	2208      	movs	r2, #8
 8004e40:	409a      	lsls	r2, r3
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	4013      	ands	r3, r2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 80a2 	beq.w	8004f90 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a2e      	ldr	r2, [pc, #184]	@ (8004f0c <HAL_DMA_IRQHandler+0x1b4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d04a      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a2d      	ldr	r2, [pc, #180]	@ (8004f10 <HAL_DMA_IRQHandler+0x1b8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d045      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a2b      	ldr	r2, [pc, #172]	@ (8004f14 <HAL_DMA_IRQHandler+0x1bc>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d040      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f18 <HAL_DMA_IRQHandler+0x1c0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d03b      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a28      	ldr	r2, [pc, #160]	@ (8004f1c <HAL_DMA_IRQHandler+0x1c4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d036      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a27      	ldr	r2, [pc, #156]	@ (8004f20 <HAL_DMA_IRQHandler+0x1c8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d031      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a25      	ldr	r2, [pc, #148]	@ (8004f24 <HAL_DMA_IRQHandler+0x1cc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d02c      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a24      	ldr	r2, [pc, #144]	@ (8004f28 <HAL_DMA_IRQHandler+0x1d0>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d027      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a22      	ldr	r2, [pc, #136]	@ (8004f2c <HAL_DMA_IRQHandler+0x1d4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d022      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a21      	ldr	r2, [pc, #132]	@ (8004f30 <HAL_DMA_IRQHandler+0x1d8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d01d      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8004f34 <HAL_DMA_IRQHandler+0x1dc>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d018      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8004f38 <HAL_DMA_IRQHandler+0x1e0>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d013      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f3c <HAL_DMA_IRQHandler+0x1e4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d00e      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8004f40 <HAL_DMA_IRQHandler+0x1e8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d009      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a19      	ldr	r2, [pc, #100]	@ (8004f44 <HAL_DMA_IRQHandler+0x1ec>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d004      	beq.n	8004eec <HAL_DMA_IRQHandler+0x194>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a18      	ldr	r2, [pc, #96]	@ (8004f48 <HAL_DMA_IRQHandler+0x1f0>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d12f      	bne.n	8004f4c <HAL_DMA_IRQHandler+0x1f4>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0304 	and.w	r3, r3, #4
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	bf14      	ite	ne
 8004efa:	2301      	movne	r3, #1
 8004efc:	2300      	moveq	r3, #0
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	e02e      	b.n	8004f60 <HAL_DMA_IRQHandler+0x208>
 8004f02:	bf00      	nop
 8004f04:	2400003c 	.word	0x2400003c
 8004f08:	1b4e81b5 	.word	0x1b4e81b5
 8004f0c:	40020010 	.word	0x40020010
 8004f10:	40020028 	.word	0x40020028
 8004f14:	40020040 	.word	0x40020040
 8004f18:	40020058 	.word	0x40020058
 8004f1c:	40020070 	.word	0x40020070
 8004f20:	40020088 	.word	0x40020088
 8004f24:	400200a0 	.word	0x400200a0
 8004f28:	400200b8 	.word	0x400200b8
 8004f2c:	40020410 	.word	0x40020410
 8004f30:	40020428 	.word	0x40020428
 8004f34:	40020440 	.word	0x40020440
 8004f38:	40020458 	.word	0x40020458
 8004f3c:	40020470 	.word	0x40020470
 8004f40:	40020488 	.word	0x40020488
 8004f44:	400204a0 	.word	0x400204a0
 8004f48:	400204b8 	.word	0x400204b8
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bf14      	ite	ne
 8004f5a:	2301      	movne	r3, #1
 8004f5c:	2300      	moveq	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d015      	beq.n	8004f90 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0204 	bic.w	r2, r2, #4
 8004f72:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f78:	f003 031f 	and.w	r3, r3, #31
 8004f7c:	2208      	movs	r2, #8
 8004f7e:	409a      	lsls	r2, r3
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f88:	f043 0201 	orr.w	r2, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f94:	f003 031f 	and.w	r3, r3, #31
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d06e      	beq.n	8005084 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a69      	ldr	r2, [pc, #420]	@ (8005150 <HAL_DMA_IRQHandler+0x3f8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d04a      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a67      	ldr	r2, [pc, #412]	@ (8005154 <HAL_DMA_IRQHandler+0x3fc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d045      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a66      	ldr	r2, [pc, #408]	@ (8005158 <HAL_DMA_IRQHandler+0x400>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d040      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a64      	ldr	r2, [pc, #400]	@ (800515c <HAL_DMA_IRQHandler+0x404>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d03b      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a63      	ldr	r2, [pc, #396]	@ (8005160 <HAL_DMA_IRQHandler+0x408>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d036      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a61      	ldr	r2, [pc, #388]	@ (8005164 <HAL_DMA_IRQHandler+0x40c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d031      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a60      	ldr	r2, [pc, #384]	@ (8005168 <HAL_DMA_IRQHandler+0x410>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d02c      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a5e      	ldr	r2, [pc, #376]	@ (800516c <HAL_DMA_IRQHandler+0x414>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d027      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a5d      	ldr	r2, [pc, #372]	@ (8005170 <HAL_DMA_IRQHandler+0x418>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d022      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a5b      	ldr	r2, [pc, #364]	@ (8005174 <HAL_DMA_IRQHandler+0x41c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d01d      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a5a      	ldr	r2, [pc, #360]	@ (8005178 <HAL_DMA_IRQHandler+0x420>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d018      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a58      	ldr	r2, [pc, #352]	@ (800517c <HAL_DMA_IRQHandler+0x424>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d013      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a57      	ldr	r2, [pc, #348]	@ (8005180 <HAL_DMA_IRQHandler+0x428>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d00e      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a55      	ldr	r2, [pc, #340]	@ (8005184 <HAL_DMA_IRQHandler+0x42c>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d009      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a54      	ldr	r2, [pc, #336]	@ (8005188 <HAL_DMA_IRQHandler+0x430>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d004      	beq.n	8005046 <HAL_DMA_IRQHandler+0x2ee>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a52      	ldr	r2, [pc, #328]	@ (800518c <HAL_DMA_IRQHandler+0x434>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d10a      	bne.n	800505c <HAL_DMA_IRQHandler+0x304>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005050:	2b00      	cmp	r3, #0
 8005052:	bf14      	ite	ne
 8005054:	2301      	movne	r3, #1
 8005056:	2300      	moveq	r3, #0
 8005058:	b2db      	uxtb	r3, r3
 800505a:	e003      	b.n	8005064 <HAL_DMA_IRQHandler+0x30c>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2300      	movs	r3, #0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00d      	beq.n	8005084 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800506c:	f003 031f 	and.w	r3, r3, #31
 8005070:	2201      	movs	r2, #1
 8005072:	409a      	lsls	r2, r3
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507c:	f043 0202 	orr.w	r2, r3, #2
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005088:	f003 031f 	and.w	r3, r3, #31
 800508c:	2204      	movs	r2, #4
 800508e:	409a      	lsls	r2, r3
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	4013      	ands	r3, r2
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 808f 	beq.w	80051b8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a2c      	ldr	r2, [pc, #176]	@ (8005150 <HAL_DMA_IRQHandler+0x3f8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d04a      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a2a      	ldr	r2, [pc, #168]	@ (8005154 <HAL_DMA_IRQHandler+0x3fc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d045      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a29      	ldr	r2, [pc, #164]	@ (8005158 <HAL_DMA_IRQHandler+0x400>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d040      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a27      	ldr	r2, [pc, #156]	@ (800515c <HAL_DMA_IRQHandler+0x404>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d03b      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a26      	ldr	r2, [pc, #152]	@ (8005160 <HAL_DMA_IRQHandler+0x408>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d036      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a24      	ldr	r2, [pc, #144]	@ (8005164 <HAL_DMA_IRQHandler+0x40c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d031      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a23      	ldr	r2, [pc, #140]	@ (8005168 <HAL_DMA_IRQHandler+0x410>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d02c      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a21      	ldr	r2, [pc, #132]	@ (800516c <HAL_DMA_IRQHandler+0x414>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d027      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a20      	ldr	r2, [pc, #128]	@ (8005170 <HAL_DMA_IRQHandler+0x418>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d022      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005174 <HAL_DMA_IRQHandler+0x41c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d01d      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1d      	ldr	r2, [pc, #116]	@ (8005178 <HAL_DMA_IRQHandler+0x420>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d018      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1b      	ldr	r2, [pc, #108]	@ (800517c <HAL_DMA_IRQHandler+0x424>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1a      	ldr	r2, [pc, #104]	@ (8005180 <HAL_DMA_IRQHandler+0x428>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a18      	ldr	r2, [pc, #96]	@ (8005184 <HAL_DMA_IRQHandler+0x42c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a17      	ldr	r2, [pc, #92]	@ (8005188 <HAL_DMA_IRQHandler+0x430>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <HAL_DMA_IRQHandler+0x3e2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a15      	ldr	r2, [pc, #84]	@ (800518c <HAL_DMA_IRQHandler+0x434>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d12a      	bne.n	8005190 <HAL_DMA_IRQHandler+0x438>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b00      	cmp	r3, #0
 8005146:	bf14      	ite	ne
 8005148:	2301      	movne	r3, #1
 800514a:	2300      	moveq	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	e023      	b.n	8005198 <HAL_DMA_IRQHandler+0x440>
 8005150:	40020010 	.word	0x40020010
 8005154:	40020028 	.word	0x40020028
 8005158:	40020040 	.word	0x40020040
 800515c:	40020058 	.word	0x40020058
 8005160:	40020070 	.word	0x40020070
 8005164:	40020088 	.word	0x40020088
 8005168:	400200a0 	.word	0x400200a0
 800516c:	400200b8 	.word	0x400200b8
 8005170:	40020410 	.word	0x40020410
 8005174:	40020428 	.word	0x40020428
 8005178:	40020440 	.word	0x40020440
 800517c:	40020458 	.word	0x40020458
 8005180:	40020470 	.word	0x40020470
 8005184:	40020488 	.word	0x40020488
 8005188:	400204a0 	.word	0x400204a0
 800518c:	400204b8 	.word	0x400204b8
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2300      	movs	r3, #0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00d      	beq.n	80051b8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a0:	f003 031f 	and.w	r3, r3, #31
 80051a4:	2204      	movs	r2, #4
 80051a6:	409a      	lsls	r2, r3
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b0:	f043 0204 	orr.w	r2, r3, #4
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051bc:	f003 031f 	and.w	r3, r3, #31
 80051c0:	2210      	movs	r2, #16
 80051c2:	409a      	lsls	r2, r3
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 80a6 	beq.w	800531a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a85      	ldr	r2, [pc, #532]	@ (80053e8 <HAL_DMA_IRQHandler+0x690>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d04a      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a83      	ldr	r2, [pc, #524]	@ (80053ec <HAL_DMA_IRQHandler+0x694>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d045      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a82      	ldr	r2, [pc, #520]	@ (80053f0 <HAL_DMA_IRQHandler+0x698>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d040      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a80      	ldr	r2, [pc, #512]	@ (80053f4 <HAL_DMA_IRQHandler+0x69c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d03b      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a7f      	ldr	r2, [pc, #508]	@ (80053f8 <HAL_DMA_IRQHandler+0x6a0>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d036      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a7d      	ldr	r2, [pc, #500]	@ (80053fc <HAL_DMA_IRQHandler+0x6a4>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d031      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a7c      	ldr	r2, [pc, #496]	@ (8005400 <HAL_DMA_IRQHandler+0x6a8>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d02c      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a7a      	ldr	r2, [pc, #488]	@ (8005404 <HAL_DMA_IRQHandler+0x6ac>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d027      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a79      	ldr	r2, [pc, #484]	@ (8005408 <HAL_DMA_IRQHandler+0x6b0>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d022      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a77      	ldr	r2, [pc, #476]	@ (800540c <HAL_DMA_IRQHandler+0x6b4>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d01d      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a76      	ldr	r2, [pc, #472]	@ (8005410 <HAL_DMA_IRQHandler+0x6b8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d018      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a74      	ldr	r2, [pc, #464]	@ (8005414 <HAL_DMA_IRQHandler+0x6bc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d013      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a73      	ldr	r2, [pc, #460]	@ (8005418 <HAL_DMA_IRQHandler+0x6c0>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d00e      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a71      	ldr	r2, [pc, #452]	@ (800541c <HAL_DMA_IRQHandler+0x6c4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d009      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a70      	ldr	r2, [pc, #448]	@ (8005420 <HAL_DMA_IRQHandler+0x6c8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d004      	beq.n	800526e <HAL_DMA_IRQHandler+0x516>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a6e      	ldr	r2, [pc, #440]	@ (8005424 <HAL_DMA_IRQHandler+0x6cc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d10a      	bne.n	8005284 <HAL_DMA_IRQHandler+0x52c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	bf14      	ite	ne
 800527c:	2301      	movne	r3, #1
 800527e:	2300      	moveq	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	e009      	b.n	8005298 <HAL_DMA_IRQHandler+0x540>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0304 	and.w	r3, r3, #4
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d03e      	beq.n	800531a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a0:	f003 031f 	and.w	r3, r3, #31
 80052a4:	2210      	movs	r2, #16
 80052a6:	409a      	lsls	r2, r3
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d018      	beq.n	80052ec <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d108      	bne.n	80052da <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d024      	beq.n	800531a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	4798      	blx	r3
 80052d8:	e01f      	b.n	800531a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d01b      	beq.n	800531a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	4798      	blx	r3
 80052ea:	e016      	b.n	800531a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d107      	bne.n	800530a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 0208 	bic.w	r2, r2, #8
 8005308:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800531e:	f003 031f 	and.w	r3, r3, #31
 8005322:	2220      	movs	r2, #32
 8005324:	409a      	lsls	r2, r3
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 8110 	beq.w	8005550 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a2c      	ldr	r2, [pc, #176]	@ (80053e8 <HAL_DMA_IRQHandler+0x690>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d04a      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a2b      	ldr	r2, [pc, #172]	@ (80053ec <HAL_DMA_IRQHandler+0x694>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d045      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a29      	ldr	r2, [pc, #164]	@ (80053f0 <HAL_DMA_IRQHandler+0x698>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d040      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a28      	ldr	r2, [pc, #160]	@ (80053f4 <HAL_DMA_IRQHandler+0x69c>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d03b      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a26      	ldr	r2, [pc, #152]	@ (80053f8 <HAL_DMA_IRQHandler+0x6a0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d036      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a25      	ldr	r2, [pc, #148]	@ (80053fc <HAL_DMA_IRQHandler+0x6a4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d031      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a23      	ldr	r2, [pc, #140]	@ (8005400 <HAL_DMA_IRQHandler+0x6a8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d02c      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a22      	ldr	r2, [pc, #136]	@ (8005404 <HAL_DMA_IRQHandler+0x6ac>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d027      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a20      	ldr	r2, [pc, #128]	@ (8005408 <HAL_DMA_IRQHandler+0x6b0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d022      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a1f      	ldr	r2, [pc, #124]	@ (800540c <HAL_DMA_IRQHandler+0x6b4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d01d      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1d      	ldr	r2, [pc, #116]	@ (8005410 <HAL_DMA_IRQHandler+0x6b8>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d018      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005414 <HAL_DMA_IRQHandler+0x6bc>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d013      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1a      	ldr	r2, [pc, #104]	@ (8005418 <HAL_DMA_IRQHandler+0x6c0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d00e      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a19      	ldr	r2, [pc, #100]	@ (800541c <HAL_DMA_IRQHandler+0x6c4>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d009      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a17      	ldr	r2, [pc, #92]	@ (8005420 <HAL_DMA_IRQHandler+0x6c8>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d004      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x678>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a16      	ldr	r2, [pc, #88]	@ (8005424 <HAL_DMA_IRQHandler+0x6cc>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d12b      	bne.n	8005428 <HAL_DMA_IRQHandler+0x6d0>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bf14      	ite	ne
 80053de:	2301      	movne	r3, #1
 80053e0:	2300      	moveq	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	e02a      	b.n	800543c <HAL_DMA_IRQHandler+0x6e4>
 80053e6:	bf00      	nop
 80053e8:	40020010 	.word	0x40020010
 80053ec:	40020028 	.word	0x40020028
 80053f0:	40020040 	.word	0x40020040
 80053f4:	40020058 	.word	0x40020058
 80053f8:	40020070 	.word	0x40020070
 80053fc:	40020088 	.word	0x40020088
 8005400:	400200a0 	.word	0x400200a0
 8005404:	400200b8 	.word	0x400200b8
 8005408:	40020410 	.word	0x40020410
 800540c:	40020428 	.word	0x40020428
 8005410:	40020440 	.word	0x40020440
 8005414:	40020458 	.word	0x40020458
 8005418:	40020470 	.word	0x40020470
 800541c:	40020488 	.word	0x40020488
 8005420:	400204a0 	.word	0x400204a0
 8005424:	400204b8 	.word	0x400204b8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	bf14      	ite	ne
 8005436:	2301      	movne	r3, #1
 8005438:	2300      	moveq	r3, #0
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 8087 	beq.w	8005550 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005446:	f003 031f 	and.w	r3, r3, #31
 800544a:	2220      	movs	r2, #32
 800544c:	409a      	lsls	r2, r3
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b04      	cmp	r3, #4
 800545c:	d139      	bne.n	80054d2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0216 	bic.w	r2, r2, #22
 800546c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695a      	ldr	r2, [r3, #20]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800547c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	2b00      	cmp	r3, #0
 8005484:	d103      	bne.n	800548e <HAL_DMA_IRQHandler+0x736>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800548a:	2b00      	cmp	r3, #0
 800548c:	d007      	beq.n	800549e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 0208 	bic.w	r2, r2, #8
 800549c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054a2:	f003 031f 	and.w	r3, r3, #31
 80054a6:	223f      	movs	r2, #63	@ 0x3f
 80054a8:	409a      	lsls	r2, r3
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 834a 	beq.w	8005b5c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	4798      	blx	r3
          }
          return;
 80054d0:	e344      	b.n	8005b5c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d018      	beq.n	8005512 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d108      	bne.n	8005500 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d02c      	beq.n	8005550 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	4798      	blx	r3
 80054fe:	e027      	b.n	8005550 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005504:	2b00      	cmp	r3, #0
 8005506:	d023      	beq.n	8005550 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	4798      	blx	r3
 8005510:	e01e      	b.n	8005550 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10f      	bne.n	8005540 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f022 0210 	bic.w	r2, r2, #16
 800552e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 8306 	beq.w	8005b66 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 8088 	beq.w	8005678 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2204      	movs	r2, #4
 800556c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a7a      	ldr	r2, [pc, #488]	@ (8005760 <HAL_DMA_IRQHandler+0xa08>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d04a      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a79      	ldr	r2, [pc, #484]	@ (8005764 <HAL_DMA_IRQHandler+0xa0c>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d045      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a77      	ldr	r2, [pc, #476]	@ (8005768 <HAL_DMA_IRQHandler+0xa10>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d040      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a76      	ldr	r2, [pc, #472]	@ (800576c <HAL_DMA_IRQHandler+0xa14>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d03b      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a74      	ldr	r2, [pc, #464]	@ (8005770 <HAL_DMA_IRQHandler+0xa18>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d036      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a73      	ldr	r2, [pc, #460]	@ (8005774 <HAL_DMA_IRQHandler+0xa1c>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d031      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a71      	ldr	r2, [pc, #452]	@ (8005778 <HAL_DMA_IRQHandler+0xa20>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d02c      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a70      	ldr	r2, [pc, #448]	@ (800577c <HAL_DMA_IRQHandler+0xa24>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d027      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a6e      	ldr	r2, [pc, #440]	@ (8005780 <HAL_DMA_IRQHandler+0xa28>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d022      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a6d      	ldr	r2, [pc, #436]	@ (8005784 <HAL_DMA_IRQHandler+0xa2c>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d01d      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a6b      	ldr	r2, [pc, #428]	@ (8005788 <HAL_DMA_IRQHandler+0xa30>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d018      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a6a      	ldr	r2, [pc, #424]	@ (800578c <HAL_DMA_IRQHandler+0xa34>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d013      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a68      	ldr	r2, [pc, #416]	@ (8005790 <HAL_DMA_IRQHandler+0xa38>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d00e      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a67      	ldr	r2, [pc, #412]	@ (8005794 <HAL_DMA_IRQHandler+0xa3c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d009      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a65      	ldr	r2, [pc, #404]	@ (8005798 <HAL_DMA_IRQHandler+0xa40>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d004      	beq.n	8005610 <HAL_DMA_IRQHandler+0x8b8>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a64      	ldr	r2, [pc, #400]	@ (800579c <HAL_DMA_IRQHandler+0xa44>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d108      	bne.n	8005622 <HAL_DMA_IRQHandler+0x8ca>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0201 	bic.w	r2, r2, #1
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	e007      	b.n	8005632 <HAL_DMA_IRQHandler+0x8da>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0201 	bic.w	r2, r2, #1
 8005630:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3301      	adds	r3, #1
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800563a:	429a      	cmp	r2, r3
 800563c:	d307      	bcc.n	800564e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f2      	bne.n	8005632 <HAL_DMA_IRQHandler+0x8da>
 800564c:	e000      	b.n	8005650 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800564e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d004      	beq.n	8005668 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2203      	movs	r2, #3
 8005662:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005666:	e003      	b.n	8005670 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 8272 	beq.w	8005b66 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	4798      	blx	r3
 800568a:	e26c      	b.n	8005b66 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a43      	ldr	r2, [pc, #268]	@ (80057a0 <HAL_DMA_IRQHandler+0xa48>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d022      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a42      	ldr	r2, [pc, #264]	@ (80057a4 <HAL_DMA_IRQHandler+0xa4c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d01d      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a40      	ldr	r2, [pc, #256]	@ (80057a8 <HAL_DMA_IRQHandler+0xa50>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d018      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a3f      	ldr	r2, [pc, #252]	@ (80057ac <HAL_DMA_IRQHandler+0xa54>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d013      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a3d      	ldr	r2, [pc, #244]	@ (80057b0 <HAL_DMA_IRQHandler+0xa58>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00e      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a3c      	ldr	r2, [pc, #240]	@ (80057b4 <HAL_DMA_IRQHandler+0xa5c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d009      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a3a      	ldr	r2, [pc, #232]	@ (80057b8 <HAL_DMA_IRQHandler+0xa60>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d004      	beq.n	80056dc <HAL_DMA_IRQHandler+0x984>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a39      	ldr	r2, [pc, #228]	@ (80057bc <HAL_DMA_IRQHandler+0xa64>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d101      	bne.n	80056e0 <HAL_DMA_IRQHandler+0x988>
 80056dc:	2301      	movs	r3, #1
 80056de:	e000      	b.n	80056e2 <HAL_DMA_IRQHandler+0x98a>
 80056e0:	2300      	movs	r3, #0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 823f 	beq.w	8005b66 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f4:	f003 031f 	and.w	r3, r3, #31
 80056f8:	2204      	movs	r2, #4
 80056fa:	409a      	lsls	r2, r3
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	4013      	ands	r3, r2
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 80cd 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xb48>
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80c7 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005716:	f003 031f 	and.w	r3, r3, #31
 800571a:	2204      	movs	r2, #4
 800571c:	409a      	lsls	r2, r3
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d049      	beq.n	80057c0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d109      	bne.n	800574a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800573a:	2b00      	cmp	r3, #0
 800573c:	f000 8210 	beq.w	8005b60 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005748:	e20a      	b.n	8005b60 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8206 	beq.w	8005b60 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800575c:	e200      	b.n	8005b60 <HAL_DMA_IRQHandler+0xe08>
 800575e:	bf00      	nop
 8005760:	40020010 	.word	0x40020010
 8005764:	40020028 	.word	0x40020028
 8005768:	40020040 	.word	0x40020040
 800576c:	40020058 	.word	0x40020058
 8005770:	40020070 	.word	0x40020070
 8005774:	40020088 	.word	0x40020088
 8005778:	400200a0 	.word	0x400200a0
 800577c:	400200b8 	.word	0x400200b8
 8005780:	40020410 	.word	0x40020410
 8005784:	40020428 	.word	0x40020428
 8005788:	40020440 	.word	0x40020440
 800578c:	40020458 	.word	0x40020458
 8005790:	40020470 	.word	0x40020470
 8005794:	40020488 	.word	0x40020488
 8005798:	400204a0 	.word	0x400204a0
 800579c:	400204b8 	.word	0x400204b8
 80057a0:	58025408 	.word	0x58025408
 80057a4:	5802541c 	.word	0x5802541c
 80057a8:	58025430 	.word	0x58025430
 80057ac:	58025444 	.word	0x58025444
 80057b0:	58025458 	.word	0x58025458
 80057b4:	5802546c 	.word	0x5802546c
 80057b8:	58025480 	.word	0x58025480
 80057bc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d160      	bne.n	800588c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a7f      	ldr	r2, [pc, #508]	@ (80059cc <HAL_DMA_IRQHandler+0xc74>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d04a      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a7d      	ldr	r2, [pc, #500]	@ (80059d0 <HAL_DMA_IRQHandler+0xc78>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d045      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a7c      	ldr	r2, [pc, #496]	@ (80059d4 <HAL_DMA_IRQHandler+0xc7c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d040      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a7a      	ldr	r2, [pc, #488]	@ (80059d8 <HAL_DMA_IRQHandler+0xc80>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d03b      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a79      	ldr	r2, [pc, #484]	@ (80059dc <HAL_DMA_IRQHandler+0xc84>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d036      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a77      	ldr	r2, [pc, #476]	@ (80059e0 <HAL_DMA_IRQHandler+0xc88>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d031      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a76      	ldr	r2, [pc, #472]	@ (80059e4 <HAL_DMA_IRQHandler+0xc8c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d02c      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a74      	ldr	r2, [pc, #464]	@ (80059e8 <HAL_DMA_IRQHandler+0xc90>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d027      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a73      	ldr	r2, [pc, #460]	@ (80059ec <HAL_DMA_IRQHandler+0xc94>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d022      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a71      	ldr	r2, [pc, #452]	@ (80059f0 <HAL_DMA_IRQHandler+0xc98>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d01d      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a70      	ldr	r2, [pc, #448]	@ (80059f4 <HAL_DMA_IRQHandler+0xc9c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d018      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a6e      	ldr	r2, [pc, #440]	@ (80059f8 <HAL_DMA_IRQHandler+0xca0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d013      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a6d      	ldr	r2, [pc, #436]	@ (80059fc <HAL_DMA_IRQHandler+0xca4>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a6b      	ldr	r2, [pc, #428]	@ (8005a00 <HAL_DMA_IRQHandler+0xca8>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d009      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a6a      	ldr	r2, [pc, #424]	@ (8005a04 <HAL_DMA_IRQHandler+0xcac>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_DMA_IRQHandler+0xb12>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a68      	ldr	r2, [pc, #416]	@ (8005a08 <HAL_DMA_IRQHandler+0xcb0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d108      	bne.n	800587c <HAL_DMA_IRQHandler+0xb24>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 0208 	bic.w	r2, r2, #8
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	e007      	b.n	800588c <HAL_DMA_IRQHandler+0xb34>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0204 	bic.w	r2, r2, #4
 800588a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 8165 	beq.w	8005b60 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800589e:	e15f      	b.n	8005b60 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	2202      	movs	r2, #2
 80058aa:	409a      	lsls	r2, r3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 80c5 	beq.w	8005a40 <HAL_DMA_IRQHandler+0xce8>
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f000 80bf 	beq.w	8005a40 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c6:	f003 031f 	and.w	r3, r3, #31
 80058ca:	2202      	movs	r2, #2
 80058cc:	409a      	lsls	r2, r3
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d018      	beq.n	800590e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d109      	bne.n	80058fa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 813a 	beq.w	8005b64 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058f8:	e134      	b.n	8005b64 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f000 8130 	beq.w	8005b64 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800590c:	e12a      	b.n	8005b64 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f003 0320 	and.w	r3, r3, #32
 8005914:	2b00      	cmp	r3, #0
 8005916:	f040 8089 	bne.w	8005a2c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a2b      	ldr	r2, [pc, #172]	@ (80059cc <HAL_DMA_IRQHandler+0xc74>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d04a      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a29      	ldr	r2, [pc, #164]	@ (80059d0 <HAL_DMA_IRQHandler+0xc78>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d045      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a28      	ldr	r2, [pc, #160]	@ (80059d4 <HAL_DMA_IRQHandler+0xc7c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d040      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a26      	ldr	r2, [pc, #152]	@ (80059d8 <HAL_DMA_IRQHandler+0xc80>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d03b      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a25      	ldr	r2, [pc, #148]	@ (80059dc <HAL_DMA_IRQHandler+0xc84>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d036      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a23      	ldr	r2, [pc, #140]	@ (80059e0 <HAL_DMA_IRQHandler+0xc88>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d031      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a22      	ldr	r2, [pc, #136]	@ (80059e4 <HAL_DMA_IRQHandler+0xc8c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d02c      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a20      	ldr	r2, [pc, #128]	@ (80059e8 <HAL_DMA_IRQHandler+0xc90>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d027      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a1f      	ldr	r2, [pc, #124]	@ (80059ec <HAL_DMA_IRQHandler+0xc94>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d022      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1d      	ldr	r2, [pc, #116]	@ (80059f0 <HAL_DMA_IRQHandler+0xc98>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d01d      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a1c      	ldr	r2, [pc, #112]	@ (80059f4 <HAL_DMA_IRQHandler+0xc9c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d018      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a1a      	ldr	r2, [pc, #104]	@ (80059f8 <HAL_DMA_IRQHandler+0xca0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d013      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a19      	ldr	r2, [pc, #100]	@ (80059fc <HAL_DMA_IRQHandler+0xca4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00e      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a17      	ldr	r2, [pc, #92]	@ (8005a00 <HAL_DMA_IRQHandler+0xca8>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d009      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a16      	ldr	r2, [pc, #88]	@ (8005a04 <HAL_DMA_IRQHandler+0xcac>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d004      	beq.n	80059ba <HAL_DMA_IRQHandler+0xc62>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a14      	ldr	r2, [pc, #80]	@ (8005a08 <HAL_DMA_IRQHandler+0xcb0>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d128      	bne.n	8005a0c <HAL_DMA_IRQHandler+0xcb4>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 0214 	bic.w	r2, r2, #20
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	e027      	b.n	8005a1c <HAL_DMA_IRQHandler+0xcc4>
 80059cc:	40020010 	.word	0x40020010
 80059d0:	40020028 	.word	0x40020028
 80059d4:	40020040 	.word	0x40020040
 80059d8:	40020058 	.word	0x40020058
 80059dc:	40020070 	.word	0x40020070
 80059e0:	40020088 	.word	0x40020088
 80059e4:	400200a0 	.word	0x400200a0
 80059e8:	400200b8 	.word	0x400200b8
 80059ec:	40020410 	.word	0x40020410
 80059f0:	40020428 	.word	0x40020428
 80059f4:	40020440 	.word	0x40020440
 80059f8:	40020458 	.word	0x40020458
 80059fc:	40020470 	.word	0x40020470
 8005a00:	40020488 	.word	0x40020488
 8005a04:	400204a0 	.word	0x400204a0
 8005a08:	400204b8 	.word	0x400204b8
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 020a 	bic.w	r2, r2, #10
 8005a1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 8097 	beq.w	8005b64 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a3e:	e091      	b.n	8005b64 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a44:	f003 031f 	and.w	r3, r3, #31
 8005a48:	2208      	movs	r2, #8
 8005a4a:	409a      	lsls	r2, r3
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8088 	beq.w	8005b66 <HAL_DMA_IRQHandler+0xe0e>
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 8082 	beq.w	8005b66 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a41      	ldr	r2, [pc, #260]	@ (8005b6c <HAL_DMA_IRQHandler+0xe14>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d04a      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a3f      	ldr	r2, [pc, #252]	@ (8005b70 <HAL_DMA_IRQHandler+0xe18>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d045      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a3e      	ldr	r2, [pc, #248]	@ (8005b74 <HAL_DMA_IRQHandler+0xe1c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d040      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a3c      	ldr	r2, [pc, #240]	@ (8005b78 <HAL_DMA_IRQHandler+0xe20>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d03b      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a3b      	ldr	r2, [pc, #236]	@ (8005b7c <HAL_DMA_IRQHandler+0xe24>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d036      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a39      	ldr	r2, [pc, #228]	@ (8005b80 <HAL_DMA_IRQHandler+0xe28>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d031      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a38      	ldr	r2, [pc, #224]	@ (8005b84 <HAL_DMA_IRQHandler+0xe2c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d02c      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a36      	ldr	r2, [pc, #216]	@ (8005b88 <HAL_DMA_IRQHandler+0xe30>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d027      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a35      	ldr	r2, [pc, #212]	@ (8005b8c <HAL_DMA_IRQHandler+0xe34>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d022      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a33      	ldr	r2, [pc, #204]	@ (8005b90 <HAL_DMA_IRQHandler+0xe38>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d01d      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a32      	ldr	r2, [pc, #200]	@ (8005b94 <HAL_DMA_IRQHandler+0xe3c>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d018      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a30      	ldr	r2, [pc, #192]	@ (8005b98 <HAL_DMA_IRQHandler+0xe40>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d013      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a2f      	ldr	r2, [pc, #188]	@ (8005b9c <HAL_DMA_IRQHandler+0xe44>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00e      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a2d      	ldr	r2, [pc, #180]	@ (8005ba0 <HAL_DMA_IRQHandler+0xe48>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d009      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba4 <HAL_DMA_IRQHandler+0xe4c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d004      	beq.n	8005b02 <HAL_DMA_IRQHandler+0xdaa>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2a      	ldr	r2, [pc, #168]	@ (8005ba8 <HAL_DMA_IRQHandler+0xe50>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d108      	bne.n	8005b14 <HAL_DMA_IRQHandler+0xdbc>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 021c 	bic.w	r2, r2, #28
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	e007      	b.n	8005b24 <HAL_DMA_IRQHandler+0xdcc>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 020e 	bic.w	r2, r2, #14
 8005b22:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b28:	f003 031f 	and.w	r3, r3, #31
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	409a      	lsls	r2, r3
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d009      	beq.n	8005b66 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	4798      	blx	r3
 8005b5a:	e004      	b.n	8005b66 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005b5c:	bf00      	nop
 8005b5e:	e002      	b.n	8005b66 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b60:	bf00      	nop
 8005b62:	e000      	b.n	8005b66 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b64:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005b66:	3728      	adds	r7, #40	@ 0x28
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40020010 	.word	0x40020010
 8005b70:	40020028 	.word	0x40020028
 8005b74:	40020040 	.word	0x40020040
 8005b78:	40020058 	.word	0x40020058
 8005b7c:	40020070 	.word	0x40020070
 8005b80:	40020088 	.word	0x40020088
 8005b84:	400200a0 	.word	0x400200a0
 8005b88:	400200b8 	.word	0x400200b8
 8005b8c:	40020410 	.word	0x40020410
 8005b90:	40020428 	.word	0x40020428
 8005b94:	40020440 	.word	0x40020440
 8005b98:	40020458 	.word	0x40020458
 8005b9c:	40020470 	.word	0x40020470
 8005ba0:	40020488 	.word	0x40020488
 8005ba4:	400204a0 	.word	0x400204a0
 8005ba8:	400204b8 	.word	0x400204b8

08005bac <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a42      	ldr	r2, [pc, #264]	@ (8005cc4 <DMA_CalcBaseAndBitshift+0x118>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d04a      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a41      	ldr	r2, [pc, #260]	@ (8005cc8 <DMA_CalcBaseAndBitshift+0x11c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d045      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a3f      	ldr	r2, [pc, #252]	@ (8005ccc <DMA_CalcBaseAndBitshift+0x120>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d040      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a3e      	ldr	r2, [pc, #248]	@ (8005cd0 <DMA_CalcBaseAndBitshift+0x124>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d03b      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a3c      	ldr	r2, [pc, #240]	@ (8005cd4 <DMA_CalcBaseAndBitshift+0x128>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d036      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a3b      	ldr	r2, [pc, #236]	@ (8005cd8 <DMA_CalcBaseAndBitshift+0x12c>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d031      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a39      	ldr	r2, [pc, #228]	@ (8005cdc <DMA_CalcBaseAndBitshift+0x130>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d02c      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a38      	ldr	r2, [pc, #224]	@ (8005ce0 <DMA_CalcBaseAndBitshift+0x134>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d027      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a36      	ldr	r2, [pc, #216]	@ (8005ce4 <DMA_CalcBaseAndBitshift+0x138>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d022      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a35      	ldr	r2, [pc, #212]	@ (8005ce8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d01d      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a33      	ldr	r2, [pc, #204]	@ (8005cec <DMA_CalcBaseAndBitshift+0x140>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d018      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a32      	ldr	r2, [pc, #200]	@ (8005cf0 <DMA_CalcBaseAndBitshift+0x144>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d013      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a30      	ldr	r2, [pc, #192]	@ (8005cf4 <DMA_CalcBaseAndBitshift+0x148>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d00e      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005cf8 <DMA_CalcBaseAndBitshift+0x14c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d009      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a2d      	ldr	r2, [pc, #180]	@ (8005cfc <DMA_CalcBaseAndBitshift+0x150>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d004      	beq.n	8005c54 <DMA_CalcBaseAndBitshift+0xa8>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005d00 <DMA_CalcBaseAndBitshift+0x154>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d101      	bne.n	8005c58 <DMA_CalcBaseAndBitshift+0xac>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <DMA_CalcBaseAndBitshift+0xae>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d024      	beq.n	8005ca8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	3b10      	subs	r3, #16
 8005c66:	4a27      	ldr	r2, [pc, #156]	@ (8005d04 <DMA_CalcBaseAndBitshift+0x158>)
 8005c68:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6c:	091b      	lsrs	r3, r3, #4
 8005c6e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f003 0307 	and.w	r3, r3, #7
 8005c76:	4a24      	ldr	r2, [pc, #144]	@ (8005d08 <DMA_CalcBaseAndBitshift+0x15c>)
 8005c78:	5cd3      	ldrb	r3, [r2, r3]
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b03      	cmp	r3, #3
 8005c84:	d908      	bls.n	8005c98 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005d0c <DMA_CalcBaseAndBitshift+0x160>)
 8005c8e:	4013      	ands	r3, r2
 8005c90:	1d1a      	adds	r2, r3, #4
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c96:	e00d      	b.n	8005cb4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005d0c <DMA_CalcBaseAndBitshift+0x160>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ca6:	e005      	b.n	8005cb4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	40020010 	.word	0x40020010
 8005cc8:	40020028 	.word	0x40020028
 8005ccc:	40020040 	.word	0x40020040
 8005cd0:	40020058 	.word	0x40020058
 8005cd4:	40020070 	.word	0x40020070
 8005cd8:	40020088 	.word	0x40020088
 8005cdc:	400200a0 	.word	0x400200a0
 8005ce0:	400200b8 	.word	0x400200b8
 8005ce4:	40020410 	.word	0x40020410
 8005ce8:	40020428 	.word	0x40020428
 8005cec:	40020440 	.word	0x40020440
 8005cf0:	40020458 	.word	0x40020458
 8005cf4:	40020470 	.word	0x40020470
 8005cf8:	40020488 	.word	0x40020488
 8005cfc:	400204a0 	.word	0x400204a0
 8005d00:	400204b8 	.word	0x400204b8
 8005d04:	aaaaaaab 	.word	0xaaaaaaab
 8005d08:	080143a4 	.word	0x080143a4
 8005d0c:	fffffc00 	.word	0xfffffc00

08005d10 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d120      	bne.n	8005d66 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d28:	2b03      	cmp	r3, #3
 8005d2a:	d858      	bhi.n	8005dde <DMA_CheckFifoParam+0xce>
 8005d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d34 <DMA_CheckFifoParam+0x24>)
 8005d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d32:	bf00      	nop
 8005d34:	08005d45 	.word	0x08005d45
 8005d38:	08005d57 	.word	0x08005d57
 8005d3c:	08005d45 	.word	0x08005d45
 8005d40:	08005ddf 	.word	0x08005ddf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d048      	beq.n	8005de2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005d54:	e045      	b.n	8005de2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005d5e:	d142      	bne.n	8005de6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005d64:	e03f      	b.n	8005de6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d6e:	d123      	bne.n	8005db8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d74:	2b03      	cmp	r3, #3
 8005d76:	d838      	bhi.n	8005dea <DMA_CheckFifoParam+0xda>
 8005d78:	a201      	add	r2, pc, #4	@ (adr r2, 8005d80 <DMA_CheckFifoParam+0x70>)
 8005d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7e:	bf00      	nop
 8005d80:	08005d91 	.word	0x08005d91
 8005d84:	08005d97 	.word	0x08005d97
 8005d88:	08005d91 	.word	0x08005d91
 8005d8c:	08005da9 	.word	0x08005da9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	73fb      	strb	r3, [r7, #15]
        break;
 8005d94:	e030      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d025      	beq.n	8005dee <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005da6:	e022      	b.n	8005dee <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005db0:	d11f      	bne.n	8005df2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005db6:	e01c      	b.n	8005df2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d902      	bls.n	8005dc6 <DMA_CheckFifoParam+0xb6>
 8005dc0:	2b03      	cmp	r3, #3
 8005dc2:	d003      	beq.n	8005dcc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005dc4:	e018      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	73fb      	strb	r3, [r7, #15]
        break;
 8005dca:	e015      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00e      	beq.n	8005df6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	73fb      	strb	r3, [r7, #15]
    break;
 8005ddc:	e00b      	b.n	8005df6 <DMA_CheckFifoParam+0xe6>
        break;
 8005dde:	bf00      	nop
 8005de0:	e00a      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        break;
 8005de2:	bf00      	nop
 8005de4:	e008      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        break;
 8005de6:	bf00      	nop
 8005de8:	e006      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        break;
 8005dea:	bf00      	nop
 8005dec:	e004      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        break;
 8005dee:	bf00      	nop
 8005df0:	e002      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
        break;
 8005df2:	bf00      	nop
 8005df4:	e000      	b.n	8005df8 <DMA_CheckFifoParam+0xe8>
    break;
 8005df6:	bf00      	nop
    }
  }

  return status;
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3714      	adds	r7, #20
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop

08005e08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a38      	ldr	r2, [pc, #224]	@ (8005efc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d022      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a36      	ldr	r2, [pc, #216]	@ (8005f00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d01d      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a35      	ldr	r2, [pc, #212]	@ (8005f04 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d018      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a33      	ldr	r2, [pc, #204]	@ (8005f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a32      	ldr	r2, [pc, #200]	@ (8005f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d00e      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a30      	ldr	r2, [pc, #192]	@ (8005f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d009      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a2f      	ldr	r2, [pc, #188]	@ (8005f14 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d004      	beq.n	8005e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a2d      	ldr	r2, [pc, #180]	@ (8005f18 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d101      	bne.n	8005e6a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005e66:	2301      	movs	r3, #1
 8005e68:	e000      	b.n	8005e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d01a      	beq.n	8005ea6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	3b08      	subs	r3, #8
 8005e78:	4a28      	ldr	r2, [pc, #160]	@ (8005f1c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	091b      	lsrs	r3, r3, #4
 8005e80:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4b26      	ldr	r3, [pc, #152]	@ (8005f20 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005e86:	4413      	add	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a24      	ldr	r2, [pc, #144]	@ (8005f24 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005e94:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f003 031f 	and.w	r3, r3, #31
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	409a      	lsls	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005ea4:	e024      	b.n	8005ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	3b10      	subs	r3, #16
 8005eae:	4a1e      	ldr	r2, [pc, #120]	@ (8005f28 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	091b      	lsrs	r3, r3, #4
 8005eb6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	4a1c      	ldr	r2, [pc, #112]	@ (8005f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d806      	bhi.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8005f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d902      	bls.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	3308      	adds	r3, #8
 8005ecc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	4b18      	ldr	r3, [pc, #96]	@ (8005f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a16      	ldr	r2, [pc, #88]	@ (8005f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005ee0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f003 031f 	and.w	r3, r3, #31
 8005ee8:	2201      	movs	r2, #1
 8005eea:	409a      	lsls	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005ef0:	bf00      	nop
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	58025408 	.word	0x58025408
 8005f00:	5802541c 	.word	0x5802541c
 8005f04:	58025430 	.word	0x58025430
 8005f08:	58025444 	.word	0x58025444
 8005f0c:	58025458 	.word	0x58025458
 8005f10:	5802546c 	.word	0x5802546c
 8005f14:	58025480 	.word	0x58025480
 8005f18:	58025494 	.word	0x58025494
 8005f1c:	cccccccd 	.word	0xcccccccd
 8005f20:	16009600 	.word	0x16009600
 8005f24:	58025880 	.word	0x58025880
 8005f28:	aaaaaaab 	.word	0xaaaaaaab
 8005f2c:	400204b8 	.word	0x400204b8
 8005f30:	4002040f 	.word	0x4002040f
 8005f34:	10008200 	.word	0x10008200
 8005f38:	40020880 	.word	0x40020880

08005f3c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d04a      	beq.n	8005fe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d847      	bhi.n	8005fe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a25      	ldr	r2, [pc, #148]	@ (8005ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d022      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a24      	ldr	r2, [pc, #144]	@ (8005ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d01d      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a22      	ldr	r2, [pc, #136]	@ (8005ffc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d018      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a21      	ldr	r2, [pc, #132]	@ (8006000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a1f      	ldr	r2, [pc, #124]	@ (8006004 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00e      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d009      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a1c      	ldr	r2, [pc, #112]	@ (800600c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a1b      	ldr	r2, [pc, #108]	@ (8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d101      	bne.n	8005fac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e000      	b.n	8005fae <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005fac:	2300      	movs	r3, #0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00a      	beq.n	8005fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4b17      	ldr	r3, [pc, #92]	@ (8006014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	461a      	mov	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a15      	ldr	r2, [pc, #84]	@ (8006018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005fc4:	671a      	str	r2, [r3, #112]	@ 0x70
 8005fc6:	e009      	b.n	8005fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4b14      	ldr	r3, [pc, #80]	@ (800601c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005fcc:	4413      	add	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a11      	ldr	r2, [pc, #68]	@ (8006020 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005fda:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	409a      	lsls	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005fe8:	bf00      	nop
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	58025408 	.word	0x58025408
 8005ff8:	5802541c 	.word	0x5802541c
 8005ffc:	58025430 	.word	0x58025430
 8006000:	58025444 	.word	0x58025444
 8006004:	58025458 	.word	0x58025458
 8006008:	5802546c 	.word	0x5802546c
 800600c:	58025480 	.word	0x58025480
 8006010:	58025494 	.word	0x58025494
 8006014:	1600963f 	.word	0x1600963f
 8006018:	58025940 	.word	0x58025940
 800601c:	1000823f 	.word	0x1000823f
 8006020:	40020940 	.word	0x40020940

08006024 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b098      	sub	sp, #96	@ 0x60
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800602c:	4a84      	ldr	r2, [pc, #528]	@ (8006240 <HAL_FDCAN_Init+0x21c>)
 800602e:	f107 030c 	add.w	r3, r7, #12
 8006032:	4611      	mov	r1, r2
 8006034:	224c      	movs	r2, #76	@ 0x4c
 8006036:	4618      	mov	r0, r3
 8006038:	f00d fc34 	bl	80138a4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e1c6      	b.n	80063d4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a7e      	ldr	r2, [pc, #504]	@ (8006244 <HAL_FDCAN_Init+0x220>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d106      	bne.n	800605e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006058:	461a      	mov	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fc fb30 	bl	80026d8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	699a      	ldr	r2, [r3, #24]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 0210 	bic.w	r2, r2, #16
 8006086:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006088:	f7fd fcbe 	bl	8003a08 <HAL_GetTick>
 800608c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800608e:	e014      	b.n	80060ba <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006090:	f7fd fcba 	bl	8003a08 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	2b0a      	cmp	r3, #10
 800609c:	d90d      	bls.n	80060ba <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060a4:	f043 0201 	orr.w	r2, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2203      	movs	r2, #3
 80060b2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e18c      	b.n	80063d4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d0e3      	beq.n	8006090 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699a      	ldr	r2, [r3, #24]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060d8:	f7fd fc96 	bl	8003a08 <HAL_GetTick>
 80060dc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80060de:	e014      	b.n	800610a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80060e0:	f7fd fc92 	bl	8003a08 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b0a      	cmp	r3, #10
 80060ec:	d90d      	bls.n	800610a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060f4:	f043 0201 	orr.w	r2, r3, #1
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2203      	movs	r2, #3
 8006102:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e164      	b.n	80063d4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	d0e3      	beq.n	80060e0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0202 	orr.w	r2, r2, #2
 8006126:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	7c1b      	ldrb	r3, [r3, #16]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d108      	bne.n	8006142 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800613e:	619a      	str	r2, [r3, #24]
 8006140:	e007      	b.n	8006152 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	699a      	ldr	r2, [r3, #24]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006150:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	7c5b      	ldrb	r3, [r3, #17]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d108      	bne.n	800616c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	699a      	ldr	r2, [r3, #24]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006168:	619a      	str	r2, [r3, #24]
 800616a:	e007      	b.n	800617c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800617a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	7c9b      	ldrb	r3, [r3, #18]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d108      	bne.n	8006196 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006192:	619a      	str	r2, [r3, #24]
 8006194:	e007      	b.n	80061a6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	699a      	ldr	r2, [r3, #24]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061a4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	699b      	ldr	r3, [r3, #24]
 80061ac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80061ca:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691a      	ldr	r2, [r3, #16]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 0210 	bic.w	r2, r2, #16
 80061da:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d108      	bne.n	80061f6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699a      	ldr	r2, [r3, #24]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f042 0204 	orr.w	r2, r2, #4
 80061f2:	619a      	str	r2, [r3, #24]
 80061f4:	e030      	b.n	8006258 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d02c      	beq.n	8006258 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	2b02      	cmp	r3, #2
 8006204:	d020      	beq.n	8006248 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	699a      	ldr	r2, [r3, #24]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006214:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	691a      	ldr	r2, [r3, #16]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f042 0210 	orr.w	r2, r2, #16
 8006224:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	2b03      	cmp	r3, #3
 800622c:	d114      	bne.n	8006258 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	699a      	ldr	r2, [r3, #24]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0220 	orr.w	r2, r2, #32
 800623c:	619a      	str	r2, [r3, #24]
 800623e:	e00b      	b.n	8006258 <HAL_FDCAN_Init+0x234>
 8006240:	08014330 	.word	0x08014330
 8006244:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699a      	ldr	r2, [r3, #24]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f042 0220 	orr.w	r2, r2, #32
 8006256:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	3b01      	subs	r3, #1
 800625e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	3b01      	subs	r3, #1
 8006266:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006268:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006270:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	3b01      	subs	r3, #1
 800627a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006280:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006282:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800628c:	d115      	bne.n	80062ba <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006292:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006298:	3b01      	subs	r3, #1
 800629a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800629c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a2:	3b01      	subs	r3, #1
 80062a4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80062a6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	3b01      	subs	r3, #1
 80062b0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80062b6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80062b8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e0:	4413      	add	r3, r2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d011      	beq.n	800630a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80062ee:	f023 0107 	bic.w	r1, r3, #7
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	3360      	adds	r3, #96	@ 0x60
 80062fa:	443b      	add	r3, r7
 80062fc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	430a      	orrs	r2, r1
 8006306:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630e:	2b00      	cmp	r3, #0
 8006310:	d011      	beq.n	8006336 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800631a:	f023 0107 	bic.w	r1, r3, #7
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	3360      	adds	r3, #96	@ 0x60
 8006326:	443b      	add	r3, r7
 8006328:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	430a      	orrs	r2, r1
 8006332:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633a:	2b00      	cmp	r3, #0
 800633c:	d012      	beq.n	8006364 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006346:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	3360      	adds	r3, #96	@ 0x60
 8006352:	443b      	add	r3, r7
 8006354:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006358:	011a      	lsls	r2, r3, #4
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006368:	2b00      	cmp	r3, #0
 800636a:	d012      	beq.n	8006392 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006374:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	3360      	adds	r3, #96	@ 0x60
 8006380:	443b      	add	r3, r7
 8006382:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006386:	021a      	lsls	r2, r3, #8
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	430a      	orrs	r2, r1
 800638e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a11      	ldr	r2, [pc, #68]	@ (80063dc <HAL_FDCAN_Init+0x3b8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d107      	bne.n	80063ac <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f022 0203 	bic.w	r2, r2, #3
 80063aa:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fe71 	bl	80070ac <FDCAN_CalcultateRamBlockAddresses>
 80063ca:	4603      	mov	r3, r0
 80063cc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80063d0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3760      	adds	r7, #96	@ 0x60
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	4000a000 	.word	0x4000a000

080063e0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b087      	sub	sp, #28
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80063f0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d002      	beq.n	80063fe <HAL_FDCAN_ConfigFilter+0x1e>
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d157      	bne.n	80064ae <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d12b      	bne.n	800645e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	2b07      	cmp	r3, #7
 800640c:	d10d      	bne.n	800642a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800641a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006420:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8006422:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8006426:	617b      	str	r3, [r7, #20]
 8006428:	e00e      	b.n	8006448 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006436:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800643e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006444:	4313      	orrs	r3, r2
 8006446:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	601a      	str	r2, [r3, #0]
 800645c:	e025      	b.n	80064aa <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	075a      	lsls	r2, r3, #29
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	2b07      	cmp	r3, #7
 8006472:	d103      	bne.n	800647c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	613b      	str	r3, [r7, #16]
 800647a:	e006      	b.n	800648a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	079a      	lsls	r2, r3, #30
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	00db      	lsls	r3, r3, #3
 8006494:	4413      	add	r3, r2
 8006496:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	3304      	adds	r3, #4
 80064a2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80064aa:	2300      	movs	r3, #0
 80064ac:	e008      	b.n	80064c0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064b4:	f043 0202 	orr.w	r2, r3, #2
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
  }
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	371c      	adds	r7, #28
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
 80064d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d110      	bne.n	8006508 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80064ee:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80064f4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006500:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	e008      	b.n	800651a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800650e:	f043 0204 	orr.w	r2, r3, #4
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
  }
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8006526:	b480      	push	{r7}
 8006528:	b085      	sub	sp, #20
 800652a:	af00      	add	r7, sp, #0
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b01      	cmp	r3, #1
 800653c:	d130      	bne.n	80065a0 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10d      	bne.n	8006560 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800654c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	061a      	lsls	r2, r3, #24
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800655e:	e01d      	b.n	800659c <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d10d      	bne.n	8006582 <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800656e:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	061a      	lsls	r2, r3, #24
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8006580:	e00c      	b.n	800659c <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800658a:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	061a      	lsls	r2, r3, #24
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	e008      	b.n	80065b2 <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065a6:	f043 0204 	orr.w	r2, r3, #4
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
  }
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3714      	adds	r7, #20
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr

080065be <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d111      	bne.n	80065f6 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2202      	movs	r2, #2
 80065d6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0201 	bic.w	r2, r2, #1
 80065e8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	e008      	b.n	8006608 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065fc:	f043 0204 	orr.w	r2, r3, #4
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
  }
}
 8006608:	4618      	mov	r0, r3
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b02      	cmp	r3, #2
 800662a:	d141      	bne.n	80066b0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006634:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8006638:	2b00      	cmp	r3, #0
 800663a:	d109      	bne.n	8006650 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e038      	b.n	80066c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d009      	beq.n	8006674 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006666:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e026      	b.n	80066c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800667c:	0c1b      	lsrs	r3, r3, #16
 800667e:	f003 031f 	and.w	r3, r3, #31
 8006682:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	68b9      	ldr	r1, [r7, #8]
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 fe94 	bl	80073b8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2101      	movs	r1, #1
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	fa01 f202 	lsl.w	r2, r1, r2
 800669c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80066a0:	2201      	movs	r2, #1
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	409a      	lsls	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	e008      	b.n	80066c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066b6:	f043 0208 	orr.w	r2, r3, #8
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
  }
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
	...

080066cc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b08b      	sub	sp, #44	@ 0x2c
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80066da:	2300      	movs	r3, #0
 80066dc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80066e4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80066e6:	7efb      	ldrb	r3, [r7, #27]
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	f040 8149 	bne.w	8006980 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2b40      	cmp	r3, #64	@ 0x40
 80066f2:	d14c      	bne.n	800678e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066fc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d109      	bne.n	8006718 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800670a:	f043 0220 	orr.w	r2, r3, #32
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e13c      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006720:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006724:	2b00      	cmp	r3, #0
 8006726:	d109      	bne.n	800673c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800672e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e12a      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006744:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006748:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800674c:	d10a      	bne.n	8006764 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006756:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800675a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800675e:	d101      	bne.n	8006764 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006760:	2301      	movs	r3, #1
 8006762:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800676c:	0a1b      	lsrs	r3, r3, #8
 800676e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006772:	69fa      	ldr	r2, [r7, #28]
 8006774:	4413      	add	r3, r2
 8006776:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006780:	69f9      	ldr	r1, [r7, #28]
 8006782:	fb01 f303 	mul.w	r3, r1, r3
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	627b      	str	r3, [r7, #36]	@ 0x24
 800678c:	e068      	b.n	8006860 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	2b41      	cmp	r3, #65	@ 0x41
 8006792:	d14c      	bne.n	800682e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800679c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d109      	bne.n	80067b8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067aa:	f043 0220 	orr.w	r2, r3, #32
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e0ec      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d109      	bne.n	80067dc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e0da      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ec:	d10a      	bne.n	8006804 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80067f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067fe:	d101      	bne.n	8006804 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006800:	2301      	movs	r3, #1
 8006802:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800680c:	0a1b      	lsrs	r3, r3, #8
 800680e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006812:	69fa      	ldr	r2, [r7, #28]
 8006814:	4413      	add	r3, r2
 8006816:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006820:	69f9      	ldr	r1, [r7, #28]
 8006822:	fb01 f303 	mul.w	r3, r1, r3
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	627b      	str	r3, [r7, #36]	@ 0x24
 800682c:	e018      	b.n	8006860 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	429a      	cmp	r2, r3
 8006836:	d309      	bcc.n	800684c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800683e:	f043 0220 	orr.w	r2, r3, #32
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0a2      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006854:	68b9      	ldr	r1, [r7, #8]
 8006856:	fb01 f303 	mul.w	r3, r1, r3
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d107      	bne.n	8006884 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	0c9b      	lsrs	r3, r3, #18
 800687a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	e005      	b.n	8006890 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80068a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068aa:	3304      	adds	r3, #4
 80068ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80068ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80068b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	0c1b      	lsrs	r3, r3, #16
 80068be:	f003 020f 	and.w	r2, r3, #15
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	0e1b      	lsrs	r3, r3, #24
 80068e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80068ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	0fda      	lsrs	r2, r3, #31
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80068f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f8:	3304      	adds	r3, #4
 80068fa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006900:	2300      	movs	r3, #0
 8006902:	623b      	str	r3, [r7, #32]
 8006904:	e00a      	b.n	800691c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	441a      	add	r2, r3
 800690c:	6839      	ldr	r1, [r7, #0]
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	440b      	add	r3, r1
 8006912:	7812      	ldrb	r2, [r2, #0]
 8006914:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	3301      	adds	r3, #1
 800691a:	623b      	str	r3, [r7, #32]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	4a1f      	ldr	r2, [pc, #124]	@ (80069a0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8006922:	5cd3      	ldrb	r3, [r2, r3]
 8006924:	461a      	mov	r2, r3
 8006926:	6a3b      	ldr	r3, [r7, #32]
 8006928:	4293      	cmp	r3, r2
 800692a:	d3ec      	bcc.n	8006906 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d105      	bne.n	800693e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69fa      	ldr	r2, [r7, #28]
 8006938:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800693c:	e01e      	b.n	800697c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2b41      	cmp	r3, #65	@ 0x41
 8006942:	d105      	bne.n	8006950 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	69fa      	ldr	r2, [r7, #28]
 800694a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800694e:	e015      	b.n	800697c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2b1f      	cmp	r3, #31
 8006954:	d808      	bhi.n	8006968 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2101      	movs	r1, #1
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	fa01 f202 	lsl.w	r2, r1, r2
 8006962:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006966:	e009      	b.n	800697c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f003 021f 	and.w	r2, r3, #31
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2101      	movs	r1, #1
 8006974:	fa01 f202 	lsl.w	r2, r1, r2
 8006978:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800697c:	2300      	movs	r3, #0
 800697e:	e008      	b.n	8006992 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006986:	f043 0208 	orr.w	r2, r3, #8
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
  }
}
 8006992:	4618      	mov	r0, r3
 8006994:	372c      	adds	r7, #44	@ 0x2c
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	080143ac 	.word	0x080143ac

080069a4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80069b6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80069b8:	7dfb      	ldrb	r3, [r7, #23]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d002      	beq.n	80069c4 <HAL_FDCAN_ActivateNotification+0x20>
 80069be:	7dfb      	ldrb	r3, [r7, #23]
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d155      	bne.n	8006a70 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d108      	bne.n	80069e4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f042 0201 	orr.w	r2, r2, #1
 80069e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80069e2:	e014      	b.n	8006a0e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	4013      	ands	r3, r2
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d108      	bne.n	8006a06 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f042 0202 	orr.w	r2, r2, #2
 8006a02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a04:	e003      	b.n	8006a0e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2203      	movs	r2, #3
 8006a0c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d009      	beq.n	8006a2c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d009      	beq.n	8006a4a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	4b0f      	ldr	r3, [pc, #60]	@ (8006a90 <HAL_FDCAN_ActivateNotification+0xec>)
 8006a54:	4013      	ands	r3, r2
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	6812      	ldr	r2, [r2, #0]
 8006a5a:	430b      	orrs	r3, r1
 8006a5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a94 <HAL_FDCAN_ActivateNotification+0xf0>)
 8006a60:	695a      	ldr	r2, [r3, #20]
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	0f9b      	lsrs	r3, r3, #30
 8006a66:	490b      	ldr	r1, [pc, #44]	@ (8006a94 <HAL_FDCAN_ActivateNotification+0xf0>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	e008      	b.n	8006a82 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a76:	f043 0202 	orr.w	r2, r3, #2
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
  }
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	3fcfffff 	.word	0x3fcfffff
 8006a94:	4000a800 	.word	0x4000a800

08006a98 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b096      	sub	sp, #88	@ 0x58
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8006aa0:	4b9a      	ldr	r3, [pc, #616]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	079b      	lsls	r3, r3, #30
 8006aa6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8006aa8:	4b98      	ldr	r3, [pc, #608]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006aaa:	695b      	ldr	r3, [r3, #20]
 8006aac:	079b      	lsls	r3, r3, #30
 8006aae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aba:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006abe:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ac6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ac8:	4013      	ands	r3, r2
 8006aca:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ade:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006aee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006af8:	4013      	ands	r3, r2
 8006afa:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b02:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8006b06:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b10:	4013      	ands	r3, r2
 8006b12:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b1a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8006b1e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b28:	4013      	ands	r3, r2
 8006b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b3a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b3e:	0a1b      	lsrs	r3, r3, #8
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d010      	beq.n	8006b6a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b4a:	0a1b      	lsrs	r3, r3, #8
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00a      	beq.n	8006b6a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b5c:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b5e:	4b6b      	ldr	r3, [pc, #428]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 fa54 	bl	8007012 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b6c:	0a9b      	lsrs	r3, r3, #10
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d01d      	beq.n	8006bb2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	0a9b      	lsrs	r3, r3, #10
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d017      	beq.n	8006bb2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006b8a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b96:	4013      	ands	r3, r2
 8006b98:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006ba2:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ba4:	4b59      	ldr	r3, [pc, #356]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006baa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 fa07 	bl	8006fc0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8006bb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00d      	beq.n	8006bd4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bbe:	4b54      	ldr	r3, [pc, #336]	@ (8006d10 <HAL_FDCAN_IRQHandler+0x278>)
 8006bc0:	400b      	ands	r3, r1
 8006bc2:	6513      	str	r3, [r2, #80]	@ 0x50
 8006bc4:	4a51      	ldr	r2, [pc, #324]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bc8:	0f9b      	lsrs	r3, r3, #30
 8006bca:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8006bcc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f9c0 	bl	8006f54 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006bd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00d      	beq.n	8006bf6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006be0:	4b4b      	ldr	r3, [pc, #300]	@ (8006d10 <HAL_FDCAN_IRQHandler+0x278>)
 8006be2:	400b      	ands	r3, r1
 8006be4:	6513      	str	r3, [r2, #80]	@ 0x50
 8006be6:	4a49      	ldr	r2, [pc, #292]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006be8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bea:	0f9b      	lsrs	r3, r3, #30
 8006bec:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006bee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 f9ba 	bl	8006f6a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00d      	beq.n	8006c18 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006c02:	4b43      	ldr	r3, [pc, #268]	@ (8006d10 <HAL_FDCAN_IRQHandler+0x278>)
 8006c04:	400b      	ands	r3, r1
 8006c06:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c08:	4a40      	ldr	r2, [pc, #256]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c0c:	0f9b      	lsrs	r3, r3, #30
 8006c0e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006c10:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7fa fe94 	bl	8001940 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006c18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006c24:	4b3a      	ldr	r3, [pc, #232]	@ (8006d10 <HAL_FDCAN_IRQHandler+0x278>)
 8006c26:	400b      	ands	r3, r1
 8006c28:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c2a:	4a38      	ldr	r2, [pc, #224]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006c2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c2e:	0f9b      	lsrs	r3, r3, #30
 8006c30:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006c32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f9a3 	bl	8006f80 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c3c:	0adb      	lsrs	r3, r3, #11
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d010      	beq.n	8006c68 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c48:	0adb      	lsrs	r3, r3, #11
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c5a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f997 	bl	8006f96 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8006c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c6a:	0a5b      	lsrs	r3, r3, #9
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d01d      	beq.n	8006cb0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c76:	0a5b      	lsrs	r3, r3, #9
 8006c78:	f003 0301 	and.w	r3, r3, #1
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d017      	beq.n	8006cb0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c88:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c94:	4013      	ands	r3, r2
 8006c96:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ca0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006ca8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f97d 	bl	8006faa <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cb2:	0cdb      	lsrs	r3, r3, #19
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d010      	beq.n	8006cde <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cbe:	0cdb      	lsrs	r3, r3, #19
 8006cc0:	f003 0301 	and.w	r3, r3, #1
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006cd0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 f97c 	bl	8006fd6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ce0:	0c1b      	lsrs	r3, r3, #16
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d016      	beq.n	8006d18 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cec:	0c1b      	lsrs	r3, r3, #16
 8006cee:	f003 0301 	and.w	r3, r3, #1
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d010      	beq.n	8006d18 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006cfe:	651a      	str	r2, [r3, #80]	@ 0x50
 8006d00:	4b02      	ldr	r3, [pc, #8]	@ (8006d0c <HAL_FDCAN_IRQHandler+0x274>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	e004      	b.n	8006d14 <HAL_FDCAN_IRQHandler+0x27c>
 8006d0a:	bf00      	nop
 8006d0c:	4000a800 	.word	0x4000a800
 8006d10:	3fcfffff 	.word	0x3fcfffff
 8006d14:	f000 f969 	bl	8006fea <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1a:	0c9b      	lsrs	r3, r3, #18
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d010      	beq.n	8006d46 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d26:	0c9b      	lsrs	r3, r3, #18
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d00a      	beq.n	8006d46 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006d38:	651a      	str	r2, [r3, #80]	@ 0x50
 8006d3a:	4b83      	ldr	r3, [pc, #524]	@ (8006f48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 f95c 	bl	8006ffe <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d48:	0c5b      	lsrs	r3, r3, #17
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d015      	beq.n	8006d7e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d54:	0c5b      	lsrs	r3, r3, #17
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00f      	beq.n	8006d7e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006d66:	651a      	str	r2, [r3, #80]	@ 0x50
 8006d68:	4b77      	ldr	r3, [pc, #476]	@ (8006f48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00d      	beq.n	8006da0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d8a:	4b70      	ldr	r3, [pc, #448]	@ (8006f4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8006d8c:	400b      	ands	r3, r1
 8006d8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d90:	4a6d      	ldr	r2, [pc, #436]	@ (8006f48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006d92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d94:	0f9b      	lsrs	r3, r3, #30
 8006d96:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006d98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f94d 	bl	800703a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d011      	beq.n	8006dca <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006dac:	4b67      	ldr	r3, [pc, #412]	@ (8006f4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8006dae:	400b      	ands	r3, r1
 8006db0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006db2:	4a65      	ldr	r2, [pc, #404]	@ (8006f48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006db6:	0f9b      	lsrs	r3, r3, #30
 8006db8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a60      	ldr	r2, [pc, #384]	@ (8006f50 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	f040 80ac 	bne.w	8006f2e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f003 0303 	and.w	r3, r3, #3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 80a4 	beq.w	8006f2e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	f003 030f 	and.w	r3, r3, #15
 8006df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	6a1b      	ldr	r3, [r3, #32]
 8006e04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e08:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e12:	4013      	ands	r3, r2
 8006e14:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	6a1b      	ldr	r3, [r3, #32]
 8006e34:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006e38:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e40:	6a3a      	ldr	r2, [r7, #32]
 8006e42:	4013      	ands	r3, r2
 8006e44:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
 8006e4c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006e50:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e58:	69fa      	ldr	r2, [r7, #28]
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e64:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	6a1b      	ldr	r3, [r3, #32]
 8006e6c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8006e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d007      	beq.n	8006e84 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e7a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8006e7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f8e6 	bl	8007050 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8006e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e90:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8006e92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f8e6 	bl	8007066 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	099b      	lsrs	r3, r3, #6
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d01a      	beq.n	8006edc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	099b      	lsrs	r3, r3, #6
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d014      	beq.n	8006edc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb8:	0c1b      	lsrs	r3, r3, #16
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ec8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	2240      	movs	r2, #64	@ 0x40
 8006ed0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	6939      	ldr	r1, [r7, #16]
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f8d0 	bl	800707c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d007      	beq.n	8006ef2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006eea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f8d1 	bl	8007094 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006ef2:	6a3b      	ldr	r3, [r7, #32]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00b      	beq.n	8006f10 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	6a3a      	ldr	r2, [r7, #32]
 8006efe:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006f06:	6a3b      	ldr	r3, [r7, #32]
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00b      	beq.n	8006f2e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	69fa      	ldr	r2, [r7, #28]
 8006f1c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	431a      	orrs	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 f874 	bl	8007026 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006f3e:	bf00      	nop
 8006f40:	3758      	adds	r7, #88	@ 0x58
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	4000a800 	.word	0x4000a800
 8006f4c:	3fcfffff 	.word	0x3fcfffff
 8006f50:	4000a000 	.word	0x4000a000

08006f54 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8006f5e:	bf00      	nop
 8006f60:	370c      	adds	r7, #12
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006f8a:	bf00      	nop
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr

08006f96 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b083      	sub	sp, #12
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006fca:	bf00      	nop
 8006fcc:	370c      	adds	r7, #12
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b083      	sub	sp, #12
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b083      	sub	sp, #12
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007006:	bf00      	nop
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800701a:	bf00      	nop
 800701c:	370c      	adds	r7, #12
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007026:	b480      	push	{r7}
 8007028:	b083      	sub	sp, #12
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800703a:	b480      	push	{r7}
 800703c:	b083      	sub	sp, #12
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
 8007042:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800705a:	bf00      	nop
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8007066:	b480      	push	{r7}
 8007068:	b083      	sub	sp, #12
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8007088:	bf00      	nop
 800708a:	3714      	adds	r7, #20
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800709e:	bf00      	nop
 80070a0:	370c      	adds	r7, #12
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
	...

080070ac <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070b8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80070c2:	4ba7      	ldr	r3, [pc, #668]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80070c4:	4013      	ands	r3, r2
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	0091      	lsls	r1, r2, #2
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	6812      	ldr	r2, [r2, #0]
 80070ce:	430b      	orrs	r3, r1
 80070d0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070dc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070e4:	041a      	lsls	r2, r3, #16
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	430a      	orrs	r2, r1
 80070ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	4413      	add	r3, r2
 80070f8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007102:	4b97      	ldr	r3, [pc, #604]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007104:	4013      	ands	r3, r2
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	0091      	lsls	r1, r2, #2
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	6812      	ldr	r2, [r2, #0]
 800710e:	430b      	orrs	r3, r1
 8007110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800711c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007124:	041a      	lsls	r2, r3, #16
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	430a      	orrs	r2, r1
 800712c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	68ba      	ldr	r2, [r7, #8]
 8007138:	4413      	add	r3, r2
 800713a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007144:	4b86      	ldr	r3, [pc, #536]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007146:	4013      	ands	r3, r2
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	0091      	lsls	r1, r2, #2
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6812      	ldr	r2, [r2, #0]
 8007150:	430b      	orrs	r3, r1
 8007152:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800715e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007166:	041a      	lsls	r2, r3, #16
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800717a:	fb02 f303 	mul.w	r3, r2, r3
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	4413      	add	r3, r2
 8007182:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800718c:	4b74      	ldr	r3, [pc, #464]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800718e:	4013      	ands	r3, r2
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	0091      	lsls	r1, r2, #2
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	6812      	ldr	r2, [r2, #0]
 8007198:	430b      	orrs	r3, r1
 800719a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071a6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ae:	041a      	lsls	r2, r3, #16
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	430a      	orrs	r2, r1
 80071b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80071c2:	fb02 f303 	mul.w	r3, r2, r3
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	4413      	add	r3, r2
 80071ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80071d4:	4b62      	ldr	r3, [pc, #392]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80071d6:	4013      	ands	r3, r2
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	0091      	lsls	r1, r2, #2
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	6812      	ldr	r2, [r2, #0]
 80071e0:	430b      	orrs	r3, r1
 80071e2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80071ee:	fb02 f303 	mul.w	r3, r2, r3
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	4413      	add	r3, r2
 80071f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8007200:	4b57      	ldr	r3, [pc, #348]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007202:	4013      	ands	r3, r2
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	0091      	lsls	r1, r2, #2
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6812      	ldr	r2, [r2, #0]
 800720c:	430b      	orrs	r3, r1
 800720e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800721a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007222:	041a      	lsls	r2, r3, #16
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	430a      	orrs	r2, r1
 800722a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	4413      	add	r3, r2
 8007238:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007242:	4b47      	ldr	r3, [pc, #284]	@ (8007360 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007244:	4013      	ands	r3, r2
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	0091      	lsls	r1, r2, #2
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	6812      	ldr	r2, [r2, #0]
 800724e:	430b      	orrs	r3, r1
 8007250:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800725c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007264:	041a      	lsls	r2, r3, #16
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	430a      	orrs	r2, r1
 800726c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007278:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007280:	061a      	lsls	r2, r3, #24
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	430a      	orrs	r2, r1
 8007288:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007290:	4b34      	ldr	r3, [pc, #208]	@ (8007364 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007292:	4413      	add	r3, r2
 8007294:	009a      	lsls	r2, r3, #2
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	441a      	add	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b2:	00db      	lsls	r3, r3, #3
 80072b4:	441a      	add	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c2:	6879      	ldr	r1, [r7, #4]
 80072c4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80072c6:	fb01 f303 	mul.w	r3, r1, r3
 80072ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80072cc:	441a      	add	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072da:	6879      	ldr	r1, [r7, #4]
 80072dc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80072de:	fb01 f303 	mul.w	r3, r1, r3
 80072e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80072e4:	441a      	add	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f2:	6879      	ldr	r1, [r7, #4]
 80072f4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80072f6:	fb01 f303 	mul.w	r3, r1, r3
 80072fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80072fc:	441a      	add	r2, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730e:	00db      	lsls	r3, r3, #3
 8007310:	441a      	add	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007326:	fb01 f303 	mul.w	r3, r1, r3
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	441a      	add	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733e:	6879      	ldr	r1, [r7, #4]
 8007340:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007342:	fb01 f303 	mul.w	r3, r1, r3
 8007346:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007348:	441a      	add	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007356:	4a04      	ldr	r2, [pc, #16]	@ (8007368 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d915      	bls.n	8007388 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800735c:	e006      	b.n	800736c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800735e:	bf00      	nop
 8007360:	ffff0003 	.word	0xffff0003
 8007364:	10002b00 	.word	0x10002b00
 8007368:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007372:	f043 0220 	orr.w	r2, r3, #32
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2203      	movs	r2, #3
 8007380:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e010      	b.n	80073aa <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800738c:	60fb      	str	r3, [r7, #12]
 800738e:	e005      	b.n	800739c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	3304      	adds	r3, #4
 800739a:	60fb      	str	r3, [r7, #12]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d3f3      	bcc.n	8007390 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop

080073b8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b089      	sub	sp, #36	@ 0x24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10a      	bne.n	80073e4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80073d6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073de:	4313      	orrs	r3, r2
 80073e0:	61fb      	str	r3, [r7, #28]
 80073e2:	e00a      	b.n	80073fa <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80073ec:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80073f2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073f8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007404:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800740a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8007410:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007418:	4313      	orrs	r3, r2
 800741a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007426:	6839      	ldr	r1, [r7, #0]
 8007428:	fb01 f303 	mul.w	r3, r1, r3
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4413      	add	r3, r2
 8007430:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	69fa      	ldr	r2, [r7, #28]
 8007436:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	3304      	adds	r3, #4
 800743c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	693a      	ldr	r2, [r7, #16]
 8007442:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	3304      	adds	r3, #4
 8007448:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800744a:	2300      	movs	r3, #0
 800744c:	617b      	str	r3, [r7, #20]
 800744e:	e020      	b.n	8007492 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	3303      	adds	r3, #3
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	4413      	add	r3, r2
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	3302      	adds	r3, #2
 8007460:	6879      	ldr	r1, [r7, #4]
 8007462:	440b      	add	r3, r1
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007468:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	3301      	adds	r3, #1
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	440b      	add	r3, r1
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007476:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007478:	6879      	ldr	r1, [r7, #4]
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	440a      	add	r2, r1
 800747e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007480:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	3304      	adds	r3, #4
 800748a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	3304      	adds	r3, #4
 8007490:	617b      	str	r3, [r7, #20]
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	68db      	ldr	r3, [r3, #12]
 8007496:	4a06      	ldr	r2, [pc, #24]	@ (80074b0 <FDCAN_CopyMessageToRAM+0xf8>)
 8007498:	5cd3      	ldrb	r3, [r2, r3]
 800749a:	461a      	mov	r2, r3
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	4293      	cmp	r3, r2
 80074a0:	d3d6      	bcc.n	8007450 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80074a2:	bf00      	nop
 80074a4:	bf00      	nop
 80074a6:	3724      	adds	r7, #36	@ 0x24
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	080143ac 	.word	0x080143ac

080074b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b089      	sub	sp, #36	@ 0x24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80074be:	2300      	movs	r3, #0
 80074c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80074c2:	4b86      	ldr	r3, [pc, #536]	@ (80076dc <HAL_GPIO_Init+0x228>)
 80074c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80074c6:	e18c      	b.n	80077e2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	2101      	movs	r1, #1
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	fa01 f303 	lsl.w	r3, r1, r3
 80074d4:	4013      	ands	r3, r2
 80074d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 817e 	beq.w	80077dc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f003 0303 	and.w	r3, r3, #3
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d005      	beq.n	80074f8 <HAL_GPIO_Init+0x44>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	f003 0303 	and.w	r3, r3, #3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d130      	bne.n	800755a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	005b      	lsls	r3, r3, #1
 8007502:	2203      	movs	r2, #3
 8007504:	fa02 f303 	lsl.w	r3, r2, r3
 8007508:	43db      	mvns	r3, r3
 800750a:	69ba      	ldr	r2, [r7, #24]
 800750c:	4013      	ands	r3, r2
 800750e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	68da      	ldr	r2, [r3, #12]
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	005b      	lsls	r3, r3, #1
 8007518:	fa02 f303 	lsl.w	r3, r2, r3
 800751c:	69ba      	ldr	r2, [r7, #24]
 800751e:	4313      	orrs	r3, r2
 8007520:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	69ba      	ldr	r2, [r7, #24]
 8007526:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800752e:	2201      	movs	r2, #1
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	fa02 f303 	lsl.w	r3, r2, r3
 8007536:	43db      	mvns	r3, r3
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	4013      	ands	r3, r2
 800753c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	091b      	lsrs	r3, r3, #4
 8007544:	f003 0201 	and.w	r2, r3, #1
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	fa02 f303 	lsl.w	r3, r2, r3
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	4313      	orrs	r3, r2
 8007552:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	2b03      	cmp	r3, #3
 8007564:	d017      	beq.n	8007596 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	2203      	movs	r2, #3
 8007572:	fa02 f303 	lsl.w	r3, r2, r3
 8007576:	43db      	mvns	r3, r3
 8007578:	69ba      	ldr	r2, [r7, #24]
 800757a:	4013      	ands	r3, r2
 800757c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	005b      	lsls	r3, r3, #1
 8007586:	fa02 f303 	lsl.w	r3, r2, r3
 800758a:	69ba      	ldr	r2, [r7, #24]
 800758c:	4313      	orrs	r3, r2
 800758e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f003 0303 	and.w	r3, r3, #3
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d123      	bne.n	80075ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	08da      	lsrs	r2, r3, #3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	3208      	adds	r2, #8
 80075aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	f003 0307 	and.w	r3, r3, #7
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	220f      	movs	r2, #15
 80075ba:	fa02 f303 	lsl.w	r3, r2, r3
 80075be:	43db      	mvns	r3, r3
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	4013      	ands	r3, r2
 80075c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	691a      	ldr	r2, [r3, #16]
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	f003 0307 	and.w	r3, r3, #7
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	fa02 f303 	lsl.w	r3, r2, r3
 80075d6:	69ba      	ldr	r2, [r7, #24]
 80075d8:	4313      	orrs	r3, r2
 80075da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	08da      	lsrs	r2, r3, #3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	3208      	adds	r2, #8
 80075e4:	69b9      	ldr	r1, [r7, #24]
 80075e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	005b      	lsls	r3, r3, #1
 80075f4:	2203      	movs	r2, #3
 80075f6:	fa02 f303 	lsl.w	r3, r2, r3
 80075fa:	43db      	mvns	r3, r3
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	4013      	ands	r3, r2
 8007600:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	f003 0203 	and.w	r2, r3, #3
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	005b      	lsls	r3, r3, #1
 800760e:	fa02 f303 	lsl.w	r3, r2, r3
 8007612:	69ba      	ldr	r2, [r7, #24]
 8007614:	4313      	orrs	r3, r2
 8007616:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	69ba      	ldr	r2, [r7, #24]
 800761c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80d8 	beq.w	80077dc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800762c:	4b2c      	ldr	r3, [pc, #176]	@ (80076e0 <HAL_GPIO_Init+0x22c>)
 800762e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007632:	4a2b      	ldr	r2, [pc, #172]	@ (80076e0 <HAL_GPIO_Init+0x22c>)
 8007634:	f043 0302 	orr.w	r3, r3, #2
 8007638:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800763c:	4b28      	ldr	r3, [pc, #160]	@ (80076e0 <HAL_GPIO_Init+0x22c>)
 800763e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	60fb      	str	r3, [r7, #12]
 8007648:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800764a:	4a26      	ldr	r2, [pc, #152]	@ (80076e4 <HAL_GPIO_Init+0x230>)
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	089b      	lsrs	r3, r3, #2
 8007650:	3302      	adds	r3, #2
 8007652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007656:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	f003 0303 	and.w	r3, r3, #3
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	220f      	movs	r2, #15
 8007662:	fa02 f303 	lsl.w	r3, r2, r3
 8007666:	43db      	mvns	r3, r3
 8007668:	69ba      	ldr	r2, [r7, #24]
 800766a:	4013      	ands	r3, r2
 800766c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <HAL_GPIO_Init+0x234>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d04a      	beq.n	800770c <HAL_GPIO_Init+0x258>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a1c      	ldr	r2, [pc, #112]	@ (80076ec <HAL_GPIO_Init+0x238>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d02b      	beq.n	80076d6 <HAL_GPIO_Init+0x222>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a1b      	ldr	r2, [pc, #108]	@ (80076f0 <HAL_GPIO_Init+0x23c>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d025      	beq.n	80076d2 <HAL_GPIO_Init+0x21e>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a1a      	ldr	r2, [pc, #104]	@ (80076f4 <HAL_GPIO_Init+0x240>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d01f      	beq.n	80076ce <HAL_GPIO_Init+0x21a>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a19      	ldr	r2, [pc, #100]	@ (80076f8 <HAL_GPIO_Init+0x244>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d019      	beq.n	80076ca <HAL_GPIO_Init+0x216>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a18      	ldr	r2, [pc, #96]	@ (80076fc <HAL_GPIO_Init+0x248>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d013      	beq.n	80076c6 <HAL_GPIO_Init+0x212>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a17      	ldr	r2, [pc, #92]	@ (8007700 <HAL_GPIO_Init+0x24c>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d00d      	beq.n	80076c2 <HAL_GPIO_Init+0x20e>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a16      	ldr	r2, [pc, #88]	@ (8007704 <HAL_GPIO_Init+0x250>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d007      	beq.n	80076be <HAL_GPIO_Init+0x20a>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a15      	ldr	r2, [pc, #84]	@ (8007708 <HAL_GPIO_Init+0x254>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d101      	bne.n	80076ba <HAL_GPIO_Init+0x206>
 80076b6:	2309      	movs	r3, #9
 80076b8:	e029      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076ba:	230a      	movs	r3, #10
 80076bc:	e027      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076be:	2307      	movs	r3, #7
 80076c0:	e025      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076c2:	2306      	movs	r3, #6
 80076c4:	e023      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076c6:	2305      	movs	r3, #5
 80076c8:	e021      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076ca:	2304      	movs	r3, #4
 80076cc:	e01f      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076ce:	2303      	movs	r3, #3
 80076d0:	e01d      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e01b      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e019      	b.n	800770e <HAL_GPIO_Init+0x25a>
 80076da:	bf00      	nop
 80076dc:	58000080 	.word	0x58000080
 80076e0:	58024400 	.word	0x58024400
 80076e4:	58000400 	.word	0x58000400
 80076e8:	58020000 	.word	0x58020000
 80076ec:	58020400 	.word	0x58020400
 80076f0:	58020800 	.word	0x58020800
 80076f4:	58020c00 	.word	0x58020c00
 80076f8:	58021000 	.word	0x58021000
 80076fc:	58021400 	.word	0x58021400
 8007700:	58021800 	.word	0x58021800
 8007704:	58021c00 	.word	0x58021c00
 8007708:	58022400 	.word	0x58022400
 800770c:	2300      	movs	r3, #0
 800770e:	69fa      	ldr	r2, [r7, #28]
 8007710:	f002 0203 	and.w	r2, r2, #3
 8007714:	0092      	lsls	r2, r2, #2
 8007716:	4093      	lsls	r3, r2
 8007718:	69ba      	ldr	r2, [r7, #24]
 800771a:	4313      	orrs	r3, r2
 800771c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800771e:	4938      	ldr	r1, [pc, #224]	@ (8007800 <HAL_GPIO_Init+0x34c>)
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	089b      	lsrs	r3, r3, #2
 8007724:	3302      	adds	r3, #2
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800772c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	43db      	mvns	r3, r3
 8007738:	69ba      	ldr	r2, [r7, #24]
 800773a:	4013      	ands	r3, r2
 800773c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	4313      	orrs	r3, r2
 8007750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007752:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800775a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	43db      	mvns	r3, r3
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	4013      	ands	r3, r2
 800776a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007778:	69ba      	ldr	r2, [r7, #24]
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	4313      	orrs	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007780:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	43db      	mvns	r3, r3
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	4013      	ands	r3, r2
 8007796:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	69ba      	ldr	r2, [r7, #24]
 80077b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	43db      	mvns	r3, r3
 80077bc:	69ba      	ldr	r2, [r7, #24]
 80077be:	4013      	ands	r3, r2
 80077c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d003      	beq.n	80077d6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80077ce:	69ba      	ldr	r2, [r7, #24]
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	69ba      	ldr	r2, [r7, #24]
 80077da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	3301      	adds	r3, #1
 80077e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	fa22 f303 	lsr.w	r3, r2, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f47f ae6b 	bne.w	80074c8 <HAL_GPIO_Init+0x14>
  }
}
 80077f2:	bf00      	nop
 80077f4:	bf00      	nop
 80077f6:	3724      	adds	r7, #36	@ 0x24
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr
 8007800:	58000400 	.word	0x58000400

08007804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	807b      	strh	r3, [r7, #2]
 8007810:	4613      	mov	r3, r2
 8007812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007814:	787b      	ldrb	r3, [r7, #1]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800781a:	887a      	ldrh	r2, [r7, #2]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007820:	e003      	b.n	800782a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007822:	887b      	ldrh	r3, [r7, #2]
 8007824:	041a      	lsls	r2, r3, #16
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	619a      	str	r2, [r3, #24]
}
 800782a:	bf00      	nop
 800782c:	370c      	adds	r7, #12
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
	...

08007838 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007840:	4b19      	ldr	r3, [pc, #100]	@ (80078a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	f003 0304 	and.w	r3, r3, #4
 8007848:	2b04      	cmp	r3, #4
 800784a:	d00a      	beq.n	8007862 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800784c:	4b16      	ldr	r3, [pc, #88]	@ (80078a8 <HAL_PWREx_ConfigSupply+0x70>)
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f003 0307 	and.w	r3, r3, #7
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	429a      	cmp	r2, r3
 8007858:	d001      	beq.n	800785e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e01f      	b.n	800789e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800785e:	2300      	movs	r3, #0
 8007860:	e01d      	b.n	800789e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007862:	4b11      	ldr	r3, [pc, #68]	@ (80078a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	f023 0207 	bic.w	r2, r3, #7
 800786a:	490f      	ldr	r1, [pc, #60]	@ (80078a8 <HAL_PWREx_ConfigSupply+0x70>)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4313      	orrs	r3, r2
 8007870:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007872:	f7fc f8c9 	bl	8003a08 <HAL_GetTick>
 8007876:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007878:	e009      	b.n	800788e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800787a:	f7fc f8c5 	bl	8003a08 <HAL_GetTick>
 800787e:	4602      	mov	r2, r0
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	1ad3      	subs	r3, r2, r3
 8007884:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007888:	d901      	bls.n	800788e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e007      	b.n	800789e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800788e:	4b06      	ldr	r3, [pc, #24]	@ (80078a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800789a:	d1ee      	bne.n	800787a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	58024800 	.word	0x58024800

080078ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b08c      	sub	sp, #48	@ 0x30
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e3c8      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f000 8087 	beq.w	80079da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078cc:	4b88      	ldr	r3, [pc, #544]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078d6:	4b86      	ldr	r3, [pc, #536]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80078d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078da:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80078dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078de:	2b10      	cmp	r3, #16
 80078e0:	d007      	beq.n	80078f2 <HAL_RCC_OscConfig+0x46>
 80078e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e4:	2b18      	cmp	r3, #24
 80078e6:	d110      	bne.n	800790a <HAL_RCC_OscConfig+0x5e>
 80078e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ea:	f003 0303 	and.w	r3, r3, #3
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d10b      	bne.n	800790a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078f2:	4b7f      	ldr	r3, [pc, #508]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d06c      	beq.n	80079d8 <HAL_RCC_OscConfig+0x12c>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d168      	bne.n	80079d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e3a2      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007912:	d106      	bne.n	8007922 <HAL_RCC_OscConfig+0x76>
 8007914:	4b76      	ldr	r3, [pc, #472]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a75      	ldr	r2, [pc, #468]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800791a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800791e:	6013      	str	r3, [r2, #0]
 8007920:	e02e      	b.n	8007980 <HAL_RCC_OscConfig+0xd4>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10c      	bne.n	8007944 <HAL_RCC_OscConfig+0x98>
 800792a:	4b71      	ldr	r3, [pc, #452]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a70      	ldr	r2, [pc, #448]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007934:	6013      	str	r3, [r2, #0]
 8007936:	4b6e      	ldr	r3, [pc, #440]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a6d      	ldr	r2, [pc, #436]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800793c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	e01d      	b.n	8007980 <HAL_RCC_OscConfig+0xd4>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800794c:	d10c      	bne.n	8007968 <HAL_RCC_OscConfig+0xbc>
 800794e:	4b68      	ldr	r3, [pc, #416]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a67      	ldr	r2, [pc, #412]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007954:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007958:	6013      	str	r3, [r2, #0]
 800795a:	4b65      	ldr	r3, [pc, #404]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a64      	ldr	r2, [pc, #400]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007960:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007964:	6013      	str	r3, [r2, #0]
 8007966:	e00b      	b.n	8007980 <HAL_RCC_OscConfig+0xd4>
 8007968:	4b61      	ldr	r3, [pc, #388]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a60      	ldr	r2, [pc, #384]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800796e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007972:	6013      	str	r3, [r2, #0]
 8007974:	4b5e      	ldr	r3, [pc, #376]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a5d      	ldr	r2, [pc, #372]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 800797a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800797e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d013      	beq.n	80079b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007988:	f7fc f83e 	bl	8003a08 <HAL_GetTick>
 800798c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800798e:	e008      	b.n	80079a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007990:	f7fc f83a 	bl	8003a08 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	2b64      	cmp	r3, #100	@ 0x64
 800799c:	d901      	bls.n	80079a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e356      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80079a2:	4b53      	ldr	r3, [pc, #332]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d0f0      	beq.n	8007990 <HAL_RCC_OscConfig+0xe4>
 80079ae:	e014      	b.n	80079da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b0:	f7fc f82a 	bl	8003a08 <HAL_GetTick>
 80079b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079b6:	e008      	b.n	80079ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079b8:	f7fc f826 	bl	8003a08 <HAL_GetTick>
 80079bc:	4602      	mov	r2, r0
 80079be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	2b64      	cmp	r3, #100	@ 0x64
 80079c4:	d901      	bls.n	80079ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80079c6:	2303      	movs	r3, #3
 80079c8:	e342      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079ca:	4b49      	ldr	r3, [pc, #292]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1f0      	bne.n	80079b8 <HAL_RCC_OscConfig+0x10c>
 80079d6:	e000      	b.n	80079da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0302 	and.w	r3, r3, #2
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 808c 	beq.w	8007b00 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079e8:	4b41      	ldr	r3, [pc, #260]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80079f2:	4b3f      	ldr	r3, [pc, #252]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 80079f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_RCC_OscConfig+0x162>
 80079fe:	6a3b      	ldr	r3, [r7, #32]
 8007a00:	2b18      	cmp	r3, #24
 8007a02:	d137      	bne.n	8007a74 <HAL_RCC_OscConfig+0x1c8>
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	f003 0303 	and.w	r3, r3, #3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d132      	bne.n	8007a74 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a0e:	4b38      	ldr	r3, [pc, #224]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0304 	and.w	r3, r3, #4
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d005      	beq.n	8007a26 <HAL_RCC_OscConfig+0x17a>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e314      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a26:	4b32      	ldr	r3, [pc, #200]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f023 0219 	bic.w	r2, r3, #25
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	492f      	ldr	r1, [pc, #188]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a34:	4313      	orrs	r3, r2
 8007a36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a38:	f7fb ffe6 	bl	8003a08 <HAL_GetTick>
 8007a3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a3e:	e008      	b.n	8007a52 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a40:	f7fb ffe2 	bl	8003a08 <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e2fe      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a52:	4b27      	ldr	r3, [pc, #156]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d0f0      	beq.n	8007a40 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a5e:	4b24      	ldr	r3, [pc, #144]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	061b      	lsls	r3, r3, #24
 8007a6c:	4920      	ldr	r1, [pc, #128]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a72:	e045      	b.n	8007b00 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d026      	beq.n	8007aca <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f023 0219 	bic.w	r2, r3, #25
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	4919      	ldr	r1, [pc, #100]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a8e:	f7fb ffbb 	bl	8003a08 <HAL_GetTick>
 8007a92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a94:	e008      	b.n	8007aa8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a96:	f7fb ffb7 	bl	8003a08 <HAL_GetTick>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d901      	bls.n	8007aa8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e2d3      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007aa8:	4b11      	ldr	r3, [pc, #68]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d0f0      	beq.n	8007a96 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	061b      	lsls	r3, r3, #24
 8007ac2:	490b      	ldr	r1, [pc, #44]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	604b      	str	r3, [r1, #4]
 8007ac8:	e01a      	b.n	8007b00 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007aca:	4b09      	ldr	r3, [pc, #36]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a08      	ldr	r2, [pc, #32]	@ (8007af0 <HAL_RCC_OscConfig+0x244>)
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad6:	f7fb ff97 	bl	8003a08 <HAL_GetTick>
 8007ada:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007adc:	e00a      	b.n	8007af4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ade:	f7fb ff93 	bl	8003a08 <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d903      	bls.n	8007af4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007aec:	2303      	movs	r3, #3
 8007aee:	e2af      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
 8007af0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007af4:	4b96      	ldr	r3, [pc, #600]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0304 	and.w	r3, r3, #4
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1ee      	bne.n	8007ade <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0310 	and.w	r3, r3, #16
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d06a      	beq.n	8007be2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b0c:	4b90      	ldr	r3, [pc, #576]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b14:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b16:	4b8e      	ldr	r3, [pc, #568]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	2b08      	cmp	r3, #8
 8007b20:	d007      	beq.n	8007b32 <HAL_RCC_OscConfig+0x286>
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	2b18      	cmp	r3, #24
 8007b26:	d11b      	bne.n	8007b60 <HAL_RCC_OscConfig+0x2b4>
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f003 0303 	and.w	r3, r3, #3
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d116      	bne.n	8007b60 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b32:	4b87      	ldr	r3, [pc, #540]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d005      	beq.n	8007b4a <HAL_RCC_OscConfig+0x29e>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	2b80      	cmp	r3, #128	@ 0x80
 8007b44:	d001      	beq.n	8007b4a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e282      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b4a:	4b81      	ldr	r3, [pc, #516]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	061b      	lsls	r3, r3, #24
 8007b58:	497d      	ldr	r1, [pc, #500]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b5e:	e040      	b.n	8007be2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d023      	beq.n	8007bb0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007b68:	4b79      	ldr	r3, [pc, #484]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a78      	ldr	r2, [pc, #480]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b74:	f7fb ff48 	bl	8003a08 <HAL_GetTick>
 8007b78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b7a:	e008      	b.n	8007b8e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007b7c:	f7fb ff44 	bl	8003a08 <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e260      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b8e:	4b70      	ldr	r3, [pc, #448]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d0f0      	beq.n	8007b7c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	061b      	lsls	r3, r3, #24
 8007ba8:	4969      	ldr	r1, [pc, #420]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60cb      	str	r3, [r1, #12]
 8007bae:	e018      	b.n	8007be2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007bb0:	4b67      	ldr	r3, [pc, #412]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a66      	ldr	r2, [pc, #408]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007bb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bbc:	f7fb ff24 	bl	8003a08 <HAL_GetTick>
 8007bc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007bc4:	f7fb ff20 	bl	8003a08 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e23c      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bd6:	4b5e      	ldr	r3, [pc, #376]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1f0      	bne.n	8007bc4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f003 0308 	and.w	r3, r3, #8
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d036      	beq.n	8007c5c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d019      	beq.n	8007c2a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bf6:	4b56      	ldr	r3, [pc, #344]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bfa:	4a55      	ldr	r2, [pc, #340]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007bfc:	f043 0301 	orr.w	r3, r3, #1
 8007c00:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c02:	f7fb ff01 	bl	8003a08 <HAL_GetTick>
 8007c06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c08:	e008      	b.n	8007c1c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c0a:	f7fb fefd 	bl	8003a08 <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d901      	bls.n	8007c1c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e219      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d0f0      	beq.n	8007c0a <HAL_RCC_OscConfig+0x35e>
 8007c28:	e018      	b.n	8007c5c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c2a:	4b49      	ldr	r3, [pc, #292]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c2e:	4a48      	ldr	r2, [pc, #288]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c30:	f023 0301 	bic.w	r3, r3, #1
 8007c34:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c36:	f7fb fee7 	bl	8003a08 <HAL_GetTick>
 8007c3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007c3c:	e008      	b.n	8007c50 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c3e:	f7fb fee3 	bl	8003a08 <HAL_GetTick>
 8007c42:	4602      	mov	r2, r0
 8007c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c46:	1ad3      	subs	r3, r2, r3
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d901      	bls.n	8007c50 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e1ff      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007c50:	4b3f      	ldr	r3, [pc, #252]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1f0      	bne.n	8007c3e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0320 	and.w	r3, r3, #32
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d036      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d019      	beq.n	8007ca4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007c70:	4b37      	ldr	r3, [pc, #220]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a36      	ldr	r2, [pc, #216]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007c7a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007c7c:	f7fb fec4 	bl	8003a08 <HAL_GetTick>
 8007c80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c82:	e008      	b.n	8007c96 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007c84:	f7fb fec0 	bl	8003a08 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d901      	bls.n	8007c96 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e1dc      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c96:	4b2e      	ldr	r3, [pc, #184]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d0f0      	beq.n	8007c84 <HAL_RCC_OscConfig+0x3d8>
 8007ca2:	e018      	b.n	8007cd6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a29      	ldr	r2, [pc, #164]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007caa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007cb0:	f7fb feaa 	bl	8003a08 <HAL_GetTick>
 8007cb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007cb6:	e008      	b.n	8007cca <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007cb8:	f7fb fea6 	bl	8003a08 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d901      	bls.n	8007cca <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e1c2      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007cca:	4b21      	ldr	r3, [pc, #132]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1f0      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0304 	and.w	r3, r3, #4
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f000 8086 	beq.w	8007df0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d54 <HAL_RCC_OscConfig+0x4a8>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8007d54 <HAL_RCC_OscConfig+0x4a8>)
 8007cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007cf0:	f7fb fe8a 	bl	8003a08 <HAL_GetTick>
 8007cf4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cf6:	e008      	b.n	8007d0a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cf8:	f7fb fe86 	bl	8003a08 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	2b64      	cmp	r3, #100	@ 0x64
 8007d04:	d901      	bls.n	8007d0a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e1a2      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d0a:	4b12      	ldr	r3, [pc, #72]	@ (8007d54 <HAL_RCC_OscConfig+0x4a8>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0f0      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d106      	bne.n	8007d2c <HAL_RCC_OscConfig+0x480>
 8007d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d22:	4a0b      	ldr	r2, [pc, #44]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d24:	f043 0301 	orr.w	r3, r3, #1
 8007d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d2a:	e032      	b.n	8007d92 <HAL_RCC_OscConfig+0x4e6>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d111      	bne.n	8007d58 <HAL_RCC_OscConfig+0x4ac>
 8007d34:	4b06      	ldr	r3, [pc, #24]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d38:	4a05      	ldr	r2, [pc, #20]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d3a:	f023 0301 	bic.w	r3, r3, #1
 8007d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d40:	4b03      	ldr	r3, [pc, #12]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d44:	4a02      	ldr	r2, [pc, #8]	@ (8007d50 <HAL_RCC_OscConfig+0x4a4>)
 8007d46:	f023 0304 	bic.w	r3, r3, #4
 8007d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d4c:	e021      	b.n	8007d92 <HAL_RCC_OscConfig+0x4e6>
 8007d4e:	bf00      	nop
 8007d50:	58024400 	.word	0x58024400
 8007d54:	58024800 	.word	0x58024800
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	2b05      	cmp	r3, #5
 8007d5e:	d10c      	bne.n	8007d7a <HAL_RCC_OscConfig+0x4ce>
 8007d60:	4b83      	ldr	r3, [pc, #524]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d64:	4a82      	ldr	r2, [pc, #520]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d66:	f043 0304 	orr.w	r3, r3, #4
 8007d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d6c:	4b80      	ldr	r3, [pc, #512]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d70:	4a7f      	ldr	r2, [pc, #508]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d72:	f043 0301 	orr.w	r3, r3, #1
 8007d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d78:	e00b      	b.n	8007d92 <HAL_RCC_OscConfig+0x4e6>
 8007d7a:	4b7d      	ldr	r3, [pc, #500]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d7e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d80:	f023 0301 	bic.w	r3, r3, #1
 8007d84:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d86:	4b7a      	ldr	r3, [pc, #488]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d8a:	4a79      	ldr	r2, [pc, #484]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007d8c:	f023 0304 	bic.w	r3, r3, #4
 8007d90:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d015      	beq.n	8007dc6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d9a:	f7fb fe35 	bl	8003a08 <HAL_GetTick>
 8007d9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007da0:	e00a      	b.n	8007db8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007da2:	f7fb fe31 	bl	8003a08 <HAL_GetTick>
 8007da6:	4602      	mov	r2, r0
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d901      	bls.n	8007db8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007db4:	2303      	movs	r3, #3
 8007db6:	e14b      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007db8:	4b6d      	ldr	r3, [pc, #436]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dbc:	f003 0302 	and.w	r3, r3, #2
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d0ee      	beq.n	8007da2 <HAL_RCC_OscConfig+0x4f6>
 8007dc4:	e014      	b.n	8007df0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dc6:	f7fb fe1f 	bl	8003a08 <HAL_GetTick>
 8007dca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dcc:	e00a      	b.n	8007de4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dce:	f7fb fe1b 	bl	8003a08 <HAL_GetTick>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e135      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007de4:	4b62      	ldr	r3, [pc, #392]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1ee      	bne.n	8007dce <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 812a 	beq.w	800804e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e02:	2b18      	cmp	r3, #24
 8007e04:	f000 80ba 	beq.w	8007f7c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	f040 8095 	bne.w	8007f3c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e12:	4b57      	ldr	r3, [pc, #348]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a56      	ldr	r2, [pc, #344]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e1e:	f7fb fdf3 	bl	8003a08 <HAL_GetTick>
 8007e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e24:	e008      	b.n	8007e38 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e26:	f7fb fdef 	bl	8003a08 <HAL_GetTick>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2e:	1ad3      	subs	r3, r2, r3
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d901      	bls.n	8007e38 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e10b      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e38:	4b4d      	ldr	r3, [pc, #308]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1f0      	bne.n	8007e26 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e44:	4b4a      	ldr	r3, [pc, #296]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e48:	4b4a      	ldr	r3, [pc, #296]	@ (8007f74 <HAL_RCC_OscConfig+0x6c8>)
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e54:	0112      	lsls	r2, r2, #4
 8007e56:	430a      	orrs	r2, r1
 8007e58:	4945      	ldr	r1, [pc, #276]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e62:	3b01      	subs	r3, #1
 8007e64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	025b      	lsls	r3, r3, #9
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	431a      	orrs	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e80:	431a      	orrs	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e86:	3b01      	subs	r3, #1
 8007e88:	061b      	lsls	r3, r3, #24
 8007e8a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e8e:	4938      	ldr	r1, [pc, #224]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e90:	4313      	orrs	r3, r2
 8007e92:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007e94:	4b36      	ldr	r3, [pc, #216]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e98:	4a35      	ldr	r2, [pc, #212]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007e9a:	f023 0301 	bic.w	r3, r3, #1
 8007e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007ea0:	4b33      	ldr	r3, [pc, #204]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ea4:	4b34      	ldr	r3, [pc, #208]	@ (8007f78 <HAL_RCC_OscConfig+0x6cc>)
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007eac:	00d2      	lsls	r2, r2, #3
 8007eae:	4930      	ldr	r1, [pc, #192]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb8:	f023 020c 	bic.w	r2, r3, #12
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec0:	492b      	ldr	r1, [pc, #172]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eca:	f023 0202 	bic.w	r2, r3, #2
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ed2:	4927      	ldr	r1, [pc, #156]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ed8:	4b25      	ldr	r3, [pc, #148]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007edc:	4a24      	ldr	r2, [pc, #144]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ee4:	4b22      	ldr	r3, [pc, #136]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee8:	4a21      	ldr	r2, [pc, #132]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007efc:	4b1c      	ldr	r3, [pc, #112]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f00:	4a1b      	ldr	r2, [pc, #108]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f02:	f043 0301 	orr.w	r3, r3, #1
 8007f06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f08:	4b19      	ldr	r3, [pc, #100]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a18      	ldr	r2, [pc, #96]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f14:	f7fb fd78 	bl	8003a08 <HAL_GetTick>
 8007f18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f1a:	e008      	b.n	8007f2e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f1c:	f7fb fd74 	bl	8003a08 <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d901      	bls.n	8007f2e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e090      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f2e:	4b10      	ldr	r3, [pc, #64]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d0f0      	beq.n	8007f1c <HAL_RCC_OscConfig+0x670>
 8007f3a:	e088      	b.n	800804e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a0b      	ldr	r2, [pc, #44]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f48:	f7fb fd5e 	bl	8003a08 <HAL_GetTick>
 8007f4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f4e:	e008      	b.n	8007f62 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f50:	f7fb fd5a 	bl	8003a08 <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d901      	bls.n	8007f62 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e076      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f62:	4b03      	ldr	r3, [pc, #12]	@ (8007f70 <HAL_RCC_OscConfig+0x6c4>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1f0      	bne.n	8007f50 <HAL_RCC_OscConfig+0x6a4>
 8007f6e:	e06e      	b.n	800804e <HAL_RCC_OscConfig+0x7a2>
 8007f70:	58024400 	.word	0x58024400
 8007f74:	fffffc0c 	.word	0xfffffc0c
 8007f78:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007f7c:	4b36      	ldr	r3, [pc, #216]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007f82:	4b35      	ldr	r3, [pc, #212]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8007f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d031      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f003 0203 	and.w	r2, r3, #3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d12a      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d122      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d11a      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	0a5b      	lsrs	r3, r3, #9
 8007fc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d111      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	0c1b      	lsrs	r3, r3, #16
 8007fd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d108      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	0e1b      	lsrs	r3, r3, #24
 8007fe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d001      	beq.n	8007ff8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e02b      	b.n	8008050 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007ff8:	4b17      	ldr	r3, [pc, #92]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ffc:	08db      	lsrs	r3, r3, #3
 8007ffe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008002:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	429a      	cmp	r2, r3
 800800c:	d01f      	beq.n	800804e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800800e:	4b12      	ldr	r3, [pc, #72]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8008010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008012:	4a11      	ldr	r2, [pc, #68]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8008014:	f023 0301 	bic.w	r3, r3, #1
 8008018:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800801a:	f7fb fcf5 	bl	8003a08 <HAL_GetTick>
 800801e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008020:	bf00      	nop
 8008022:	f7fb fcf1 	bl	8003a08 <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	4293      	cmp	r3, r2
 800802c:	d0f9      	beq.n	8008022 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800802e:	4b0a      	ldr	r3, [pc, #40]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8008030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008032:	4b0a      	ldr	r3, [pc, #40]	@ (800805c <HAL_RCC_OscConfig+0x7b0>)
 8008034:	4013      	ands	r3, r2
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800803a:	00d2      	lsls	r2, r2, #3
 800803c:	4906      	ldr	r1, [pc, #24]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 800803e:	4313      	orrs	r3, r2
 8008040:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008042:	4b05      	ldr	r3, [pc, #20]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	4a04      	ldr	r2, [pc, #16]	@ (8008058 <HAL_RCC_OscConfig+0x7ac>)
 8008048:	f043 0301 	orr.w	r3, r3, #1
 800804c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3730      	adds	r7, #48	@ 0x30
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	58024400 	.word	0x58024400
 800805c:	ffff0007 	.word	0xffff0007

08008060 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e19c      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008074:	4b8a      	ldr	r3, [pc, #552]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 030f 	and.w	r3, r3, #15
 800807c:	683a      	ldr	r2, [r7, #0]
 800807e:	429a      	cmp	r2, r3
 8008080:	d910      	bls.n	80080a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008082:	4b87      	ldr	r3, [pc, #540]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f023 020f 	bic.w	r2, r3, #15
 800808a:	4985      	ldr	r1, [pc, #532]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	4313      	orrs	r3, r2
 8008090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008092:	4b83      	ldr	r3, [pc, #524]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 030f 	and.w	r3, r3, #15
 800809a:	683a      	ldr	r2, [r7, #0]
 800809c:	429a      	cmp	r2, r3
 800809e:	d001      	beq.n	80080a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e184      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f003 0304 	and.w	r3, r3, #4
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d010      	beq.n	80080d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691a      	ldr	r2, [r3, #16]
 80080b4:	4b7b      	ldr	r3, [pc, #492]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080bc:	429a      	cmp	r2, r3
 80080be:	d908      	bls.n	80080d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80080c0:	4b78      	ldr	r3, [pc, #480]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	4975      	ldr	r1, [pc, #468]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 0308 	and.w	r3, r3, #8
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d010      	beq.n	8008100 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	695a      	ldr	r2, [r3, #20]
 80080e2:	4b70      	ldr	r3, [pc, #448]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080e4:	69db      	ldr	r3, [r3, #28]
 80080e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d908      	bls.n	8008100 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80080ee:	4b6d      	ldr	r3, [pc, #436]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080f0:	69db      	ldr	r3, [r3, #28]
 80080f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	496a      	ldr	r1, [pc, #424]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0310 	and.w	r3, r3, #16
 8008108:	2b00      	cmp	r3, #0
 800810a:	d010      	beq.n	800812e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	699a      	ldr	r2, [r3, #24]
 8008110:	4b64      	ldr	r3, [pc, #400]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008112:	69db      	ldr	r3, [r3, #28]
 8008114:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008118:	429a      	cmp	r2, r3
 800811a:	d908      	bls.n	800812e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800811c:	4b61      	ldr	r3, [pc, #388]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800811e:	69db      	ldr	r3, [r3, #28]
 8008120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	495e      	ldr	r1, [pc, #376]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800812a:	4313      	orrs	r3, r2
 800812c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 0320 	and.w	r3, r3, #32
 8008136:	2b00      	cmp	r3, #0
 8008138:	d010      	beq.n	800815c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	69da      	ldr	r2, [r3, #28]
 800813e:	4b59      	ldr	r3, [pc, #356]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008140:	6a1b      	ldr	r3, [r3, #32]
 8008142:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008146:	429a      	cmp	r2, r3
 8008148:	d908      	bls.n	800815c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800814a:	4b56      	ldr	r3, [pc, #344]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800814c:	6a1b      	ldr	r3, [r3, #32]
 800814e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	69db      	ldr	r3, [r3, #28]
 8008156:	4953      	ldr	r1, [pc, #332]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008158:	4313      	orrs	r3, r2
 800815a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b00      	cmp	r3, #0
 8008166:	d010      	beq.n	800818a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68da      	ldr	r2, [r3, #12]
 800816c:	4b4d      	ldr	r3, [pc, #308]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800816e:	699b      	ldr	r3, [r3, #24]
 8008170:	f003 030f 	and.w	r3, r3, #15
 8008174:	429a      	cmp	r2, r3
 8008176:	d908      	bls.n	800818a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008178:	4b4a      	ldr	r3, [pc, #296]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	f023 020f 	bic.w	r2, r3, #15
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	4947      	ldr	r1, [pc, #284]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008186:	4313      	orrs	r3, r2
 8008188:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b00      	cmp	r3, #0
 8008194:	d055      	beq.n	8008242 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008196:	4b43      	ldr	r3, [pc, #268]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	4940      	ldr	r1, [pc, #256]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80081a4:	4313      	orrs	r3, r2
 80081a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	2b02      	cmp	r3, #2
 80081ae:	d107      	bne.n	80081c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081b0:	4b3c      	ldr	r3, [pc, #240]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d121      	bne.n	8008200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	e0f6      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	2b03      	cmp	r3, #3
 80081c6:	d107      	bne.n	80081d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80081c8:	4b36      	ldr	r3, [pc, #216]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d115      	bne.n	8008200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e0ea      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d107      	bne.n	80081f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081e0:	4b30      	ldr	r3, [pc, #192]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d109      	bne.n	8008200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e0de      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80081f0:	4b2c      	ldr	r3, [pc, #176]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0304 	and.w	r3, r3, #4
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d101      	bne.n	8008200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e0d6      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008200:	4b28      	ldr	r3, [pc, #160]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	f023 0207 	bic.w	r2, r3, #7
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	4925      	ldr	r1, [pc, #148]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800820e:	4313      	orrs	r3, r2
 8008210:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008212:	f7fb fbf9 	bl	8003a08 <HAL_GetTick>
 8008216:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008218:	e00a      	b.n	8008230 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800821a:	f7fb fbf5 	bl	8003a08 <HAL_GetTick>
 800821e:	4602      	mov	r2, r0
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008228:	4293      	cmp	r3, r2
 800822a:	d901      	bls.n	8008230 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e0be      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008230:	4b1c      	ldr	r3, [pc, #112]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	00db      	lsls	r3, r3, #3
 800823e:	429a      	cmp	r2, r3
 8008240:	d1eb      	bne.n	800821a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0302 	and.w	r3, r3, #2
 800824a:	2b00      	cmp	r3, #0
 800824c:	d010      	beq.n	8008270 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	68da      	ldr	r2, [r3, #12]
 8008252:	4b14      	ldr	r3, [pc, #80]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	f003 030f 	and.w	r3, r3, #15
 800825a:	429a      	cmp	r2, r3
 800825c:	d208      	bcs.n	8008270 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800825e:	4b11      	ldr	r3, [pc, #68]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 8008260:	699b      	ldr	r3, [r3, #24]
 8008262:	f023 020f 	bic.w	r2, r3, #15
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	490e      	ldr	r1, [pc, #56]	@ (80082a4 <HAL_RCC_ClockConfig+0x244>)
 800826c:	4313      	orrs	r3, r2
 800826e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008270:	4b0b      	ldr	r3, [pc, #44]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 030f 	and.w	r3, r3, #15
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	429a      	cmp	r2, r3
 800827c:	d214      	bcs.n	80082a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827e:	4b08      	ldr	r3, [pc, #32]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f023 020f 	bic.w	r2, r3, #15
 8008286:	4906      	ldr	r1, [pc, #24]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	4313      	orrs	r3, r2
 800828c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800828e:	4b04      	ldr	r3, [pc, #16]	@ (80082a0 <HAL_RCC_ClockConfig+0x240>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 030f 	and.w	r3, r3, #15
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	429a      	cmp	r2, r3
 800829a:	d005      	beq.n	80082a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e086      	b.n	80083ae <HAL_RCC_ClockConfig+0x34e>
 80082a0:	52002000 	.word	0x52002000
 80082a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0304 	and.w	r3, r3, #4
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d010      	beq.n	80082d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	691a      	ldr	r2, [r3, #16]
 80082b8:	4b3f      	ldr	r3, [pc, #252]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 80082ba:	699b      	ldr	r3, [r3, #24]
 80082bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d208      	bcs.n	80082d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80082c4:	4b3c      	ldr	r3, [pc, #240]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 80082c6:	699b      	ldr	r3, [r3, #24]
 80082c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	4939      	ldr	r1, [pc, #228]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 80082d2:	4313      	orrs	r3, r2
 80082d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0308 	and.w	r3, r3, #8
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d010      	beq.n	8008304 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	695a      	ldr	r2, [r3, #20]
 80082e6:	4b34      	ldr	r3, [pc, #208]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 80082e8:	69db      	ldr	r3, [r3, #28]
 80082ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d208      	bcs.n	8008304 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80082f2:	4b31      	ldr	r3, [pc, #196]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	492e      	ldr	r1, [pc, #184]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008300:	4313      	orrs	r3, r2
 8008302:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0310 	and.w	r3, r3, #16
 800830c:	2b00      	cmp	r3, #0
 800830e:	d010      	beq.n	8008332 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	699a      	ldr	r2, [r3, #24]
 8008314:	4b28      	ldr	r3, [pc, #160]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008316:	69db      	ldr	r3, [r3, #28]
 8008318:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800831c:	429a      	cmp	r2, r3
 800831e:	d208      	bcs.n	8008332 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008320:	4b25      	ldr	r3, [pc, #148]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008322:	69db      	ldr	r3, [r3, #28]
 8008324:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	4922      	ldr	r1, [pc, #136]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 800832e:	4313      	orrs	r3, r2
 8008330:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 0320 	and.w	r3, r3, #32
 800833a:	2b00      	cmp	r3, #0
 800833c:	d010      	beq.n	8008360 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	69da      	ldr	r2, [r3, #28]
 8008342:	4b1d      	ldr	r3, [pc, #116]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800834a:	429a      	cmp	r2, r3
 800834c:	d208      	bcs.n	8008360 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800834e:	4b1a      	ldr	r3, [pc, #104]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	4917      	ldr	r1, [pc, #92]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 800835c:	4313      	orrs	r3, r2
 800835e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008360:	f000 f834 	bl	80083cc <HAL_RCC_GetSysClockFreq>
 8008364:	4602      	mov	r2, r0
 8008366:	4b14      	ldr	r3, [pc, #80]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	0a1b      	lsrs	r3, r3, #8
 800836c:	f003 030f 	and.w	r3, r3, #15
 8008370:	4912      	ldr	r1, [pc, #72]	@ (80083bc <HAL_RCC_ClockConfig+0x35c>)
 8008372:	5ccb      	ldrb	r3, [r1, r3]
 8008374:	f003 031f 	and.w	r3, r3, #31
 8008378:	fa22 f303 	lsr.w	r3, r2, r3
 800837c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800837e:	4b0e      	ldr	r3, [pc, #56]	@ (80083b8 <HAL_RCC_ClockConfig+0x358>)
 8008380:	699b      	ldr	r3, [r3, #24]
 8008382:	f003 030f 	and.w	r3, r3, #15
 8008386:	4a0d      	ldr	r2, [pc, #52]	@ (80083bc <HAL_RCC_ClockConfig+0x35c>)
 8008388:	5cd3      	ldrb	r3, [r2, r3]
 800838a:	f003 031f 	and.w	r3, r3, #31
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	fa22 f303 	lsr.w	r3, r2, r3
 8008394:	4a0a      	ldr	r2, [pc, #40]	@ (80083c0 <HAL_RCC_ClockConfig+0x360>)
 8008396:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008398:	4a0a      	ldr	r2, [pc, #40]	@ (80083c4 <HAL_RCC_ClockConfig+0x364>)
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800839e:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <HAL_RCC_ClockConfig+0x368>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fa fec4 	bl	8003130 <HAL_InitTick>
 80083a8:	4603      	mov	r3, r0
 80083aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3718      	adds	r7, #24
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	58024400 	.word	0x58024400
 80083bc:	08014394 	.word	0x08014394
 80083c0:	24000040 	.word	0x24000040
 80083c4:	2400003c 	.word	0x2400003c
 80083c8:	24000044 	.word	0x24000044

080083cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b089      	sub	sp, #36	@ 0x24
 80083d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083d2:	4bb3      	ldr	r3, [pc, #716]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083d4:	691b      	ldr	r3, [r3, #16]
 80083d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083da:	2b18      	cmp	r3, #24
 80083dc:	f200 8155 	bhi.w	800868a <HAL_RCC_GetSysClockFreq+0x2be>
 80083e0:	a201      	add	r2, pc, #4	@ (adr r2, 80083e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80083e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e6:	bf00      	nop
 80083e8:	0800844d 	.word	0x0800844d
 80083ec:	0800868b 	.word	0x0800868b
 80083f0:	0800868b 	.word	0x0800868b
 80083f4:	0800868b 	.word	0x0800868b
 80083f8:	0800868b 	.word	0x0800868b
 80083fc:	0800868b 	.word	0x0800868b
 8008400:	0800868b 	.word	0x0800868b
 8008404:	0800868b 	.word	0x0800868b
 8008408:	08008473 	.word	0x08008473
 800840c:	0800868b 	.word	0x0800868b
 8008410:	0800868b 	.word	0x0800868b
 8008414:	0800868b 	.word	0x0800868b
 8008418:	0800868b 	.word	0x0800868b
 800841c:	0800868b 	.word	0x0800868b
 8008420:	0800868b 	.word	0x0800868b
 8008424:	0800868b 	.word	0x0800868b
 8008428:	08008479 	.word	0x08008479
 800842c:	0800868b 	.word	0x0800868b
 8008430:	0800868b 	.word	0x0800868b
 8008434:	0800868b 	.word	0x0800868b
 8008438:	0800868b 	.word	0x0800868b
 800843c:	0800868b 	.word	0x0800868b
 8008440:	0800868b 	.word	0x0800868b
 8008444:	0800868b 	.word	0x0800868b
 8008448:	0800847f 	.word	0x0800847f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800844c:	4b94      	ldr	r3, [pc, #592]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0320 	and.w	r3, r3, #32
 8008454:	2b00      	cmp	r3, #0
 8008456:	d009      	beq.n	800846c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008458:	4b91      	ldr	r3, [pc, #580]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	08db      	lsrs	r3, r3, #3
 800845e:	f003 0303 	and.w	r3, r3, #3
 8008462:	4a90      	ldr	r2, [pc, #576]	@ (80086a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008464:	fa22 f303 	lsr.w	r3, r2, r3
 8008468:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800846a:	e111      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800846c:	4b8d      	ldr	r3, [pc, #564]	@ (80086a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800846e:	61bb      	str	r3, [r7, #24]
      break;
 8008470:	e10e      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008472:	4b8d      	ldr	r3, [pc, #564]	@ (80086a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008474:	61bb      	str	r3, [r7, #24]
      break;
 8008476:	e10b      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008478:	4b8c      	ldr	r3, [pc, #560]	@ (80086ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800847a:	61bb      	str	r3, [r7, #24]
      break;
 800847c:	e108      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800847e:	4b88      	ldr	r3, [pc, #544]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008482:	f003 0303 	and.w	r3, r3, #3
 8008486:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008488:	4b85      	ldr	r3, [pc, #532]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800848a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848c:	091b      	lsrs	r3, r3, #4
 800848e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008492:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008494:	4b82      	ldr	r3, [pc, #520]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800849e:	4b80      	ldr	r3, [pc, #512]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a2:	08db      	lsrs	r3, r3, #3
 80084a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	fb02 f303 	mul.w	r3, r2, r3
 80084ae:	ee07 3a90 	vmov	s15, r3
 80084b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f000 80e1 	beq.w	8008684 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	f000 8083 	beq.w	80085d0 <HAL_RCC_GetSysClockFreq+0x204>
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	f200 80a1 	bhi.w	8008614 <HAL_RCC_GetSysClockFreq+0x248>
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d003      	beq.n	80084e0 <HAL_RCC_GetSysClockFreq+0x114>
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d056      	beq.n	800858c <HAL_RCC_GetSysClockFreq+0x1c0>
 80084de:	e099      	b.n	8008614 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084e0:	4b6f      	ldr	r3, [pc, #444]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 0320 	and.w	r3, r3, #32
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d02d      	beq.n	8008548 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084ec:	4b6c      	ldr	r3, [pc, #432]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	08db      	lsrs	r3, r3, #3
 80084f2:	f003 0303 	and.w	r3, r3, #3
 80084f6:	4a6b      	ldr	r2, [pc, #428]	@ (80086a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084f8:	fa22 f303 	lsr.w	r3, r2, r3
 80084fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	ee07 3a90 	vmov	s15, r3
 8008504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	ee07 3a90 	vmov	s15, r3
 800850e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008516:	4b62      	ldr	r3, [pc, #392]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800851a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800851e:	ee07 3a90 	vmov	s15, r3
 8008522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008526:	ed97 6a02 	vldr	s12, [r7, #8]
 800852a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80086b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800852e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800853a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800853e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008542:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008546:	e087      	b.n	8008658 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	ee07 3a90 	vmov	s15, r3
 800854e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008552:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80086b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800855a:	4b51      	ldr	r3, [pc, #324]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800855c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800855e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008562:	ee07 3a90 	vmov	s15, r3
 8008566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800856a:	ed97 6a02 	vldr	s12, [r7, #8]
 800856e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80086b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800857a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800857e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800858a:	e065      	b.n	8008658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	ee07 3a90 	vmov	s15, r3
 8008592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008596:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80086b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800859a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800859e:	4b40      	ldr	r3, [pc, #256]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a6:	ee07 3a90 	vmov	s15, r3
 80085aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80085b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80086b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80085ce:	e043      	b.n	8008658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	ee07 3a90 	vmov	s15, r3
 80085d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80086bc <HAL_RCC_GetSysClockFreq+0x2f0>
 80085de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085e2:	4b2f      	ldr	r3, [pc, #188]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ea:	ee07 3a90 	vmov	s15, r3
 80085ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80085f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80086b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800860a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800860e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008612:	e021      	b.n	8008658 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	ee07 3a90 	vmov	s15, r3
 800861a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800861e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80086b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008626:	4b1e      	ldr	r3, [pc, #120]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800862a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800862e:	ee07 3a90 	vmov	s15, r3
 8008632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008636:	ed97 6a02 	vldr	s12, [r7, #8]
 800863a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80086b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800863e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800864a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800864e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008656:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008658:	4b11      	ldr	r3, [pc, #68]	@ (80086a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800865a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800865c:	0a5b      	lsrs	r3, r3, #9
 800865e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008662:	3301      	adds	r3, #1
 8008664:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	ee07 3a90 	vmov	s15, r3
 800866c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008670:	edd7 6a07 	vldr	s13, [r7, #28]
 8008674:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008678:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800867c:	ee17 3a90 	vmov	r3, s15
 8008680:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008682:	e005      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008684:	2300      	movs	r3, #0
 8008686:	61bb      	str	r3, [r7, #24]
      break;
 8008688:	e002      	b.n	8008690 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800868a:	4b07      	ldr	r3, [pc, #28]	@ (80086a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800868c:	61bb      	str	r3, [r7, #24]
      break;
 800868e:	bf00      	nop
  }

  return sysclockfreq;
 8008690:	69bb      	ldr	r3, [r7, #24]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3724      	adds	r7, #36	@ 0x24
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	58024400 	.word	0x58024400
 80086a4:	03d09000 	.word	0x03d09000
 80086a8:	003d0900 	.word	0x003d0900
 80086ac:	016e3600 	.word	0x016e3600
 80086b0:	46000000 	.word	0x46000000
 80086b4:	4c742400 	.word	0x4c742400
 80086b8:	4a742400 	.word	0x4a742400
 80086bc:	4bb71b00 	.word	0x4bb71b00

080086c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80086c6:	f7ff fe81 	bl	80083cc <HAL_RCC_GetSysClockFreq>
 80086ca:	4602      	mov	r2, r0
 80086cc:	4b10      	ldr	r3, [pc, #64]	@ (8008710 <HAL_RCC_GetHCLKFreq+0x50>)
 80086ce:	699b      	ldr	r3, [r3, #24]
 80086d0:	0a1b      	lsrs	r3, r3, #8
 80086d2:	f003 030f 	and.w	r3, r3, #15
 80086d6:	490f      	ldr	r1, [pc, #60]	@ (8008714 <HAL_RCC_GetHCLKFreq+0x54>)
 80086d8:	5ccb      	ldrb	r3, [r1, r3]
 80086da:	f003 031f 	and.w	r3, r3, #31
 80086de:	fa22 f303 	lsr.w	r3, r2, r3
 80086e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80086e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008710 <HAL_RCC_GetHCLKFreq+0x50>)
 80086e6:	699b      	ldr	r3, [r3, #24]
 80086e8:	f003 030f 	and.w	r3, r3, #15
 80086ec:	4a09      	ldr	r2, [pc, #36]	@ (8008714 <HAL_RCC_GetHCLKFreq+0x54>)
 80086ee:	5cd3      	ldrb	r3, [r2, r3]
 80086f0:	f003 031f 	and.w	r3, r3, #31
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	fa22 f303 	lsr.w	r3, r2, r3
 80086fa:	4a07      	ldr	r2, [pc, #28]	@ (8008718 <HAL_RCC_GetHCLKFreq+0x58>)
 80086fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80086fe:	4a07      	ldr	r2, [pc, #28]	@ (800871c <HAL_RCC_GetHCLKFreq+0x5c>)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008704:	4b04      	ldr	r3, [pc, #16]	@ (8008718 <HAL_RCC_GetHCLKFreq+0x58>)
 8008706:	681b      	ldr	r3, [r3, #0]
}
 8008708:	4618      	mov	r0, r3
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}
 8008710:	58024400 	.word	0x58024400
 8008714:	08014394 	.word	0x08014394
 8008718:	24000040 	.word	0x24000040
 800871c:	2400003c 	.word	0x2400003c

08008720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008724:	f7ff ffcc 	bl	80086c0 <HAL_RCC_GetHCLKFreq>
 8008728:	4602      	mov	r2, r0
 800872a:	4b06      	ldr	r3, [pc, #24]	@ (8008744 <HAL_RCC_GetPCLK1Freq+0x24>)
 800872c:	69db      	ldr	r3, [r3, #28]
 800872e:	091b      	lsrs	r3, r3, #4
 8008730:	f003 0307 	and.w	r3, r3, #7
 8008734:	4904      	ldr	r1, [pc, #16]	@ (8008748 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008736:	5ccb      	ldrb	r3, [r1, r3]
 8008738:	f003 031f 	and.w	r3, r3, #31
 800873c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008740:	4618      	mov	r0, r3
 8008742:	bd80      	pop	{r7, pc}
 8008744:	58024400 	.word	0x58024400
 8008748:	08014394 	.word	0x08014394

0800874c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008750:	f7ff ffb6 	bl	80086c0 <HAL_RCC_GetHCLKFreq>
 8008754:	4602      	mov	r2, r0
 8008756:	4b06      	ldr	r3, [pc, #24]	@ (8008770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	0a1b      	lsrs	r3, r3, #8
 800875c:	f003 0307 	and.w	r3, r3, #7
 8008760:	4904      	ldr	r1, [pc, #16]	@ (8008774 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008762:	5ccb      	ldrb	r3, [r1, r3]
 8008764:	f003 031f 	and.w	r3, r3, #31
 8008768:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800876c:	4618      	mov	r0, r3
 800876e:	bd80      	pop	{r7, pc}
 8008770:	58024400 	.word	0x58024400
 8008774:	08014394 	.word	0x08014394

08008778 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	223f      	movs	r2, #63	@ 0x3f
 8008786:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008788:	4b1a      	ldr	r3, [pc, #104]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	f003 0207 	and.w	r2, r3, #7
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8008794:	4b17      	ldr	r3, [pc, #92]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 8008796:	699b      	ldr	r3, [r3, #24]
 8008798:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80087a0:	4b14      	ldr	r3, [pc, #80]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 80087a2:	699b      	ldr	r3, [r3, #24]
 80087a4:	f003 020f 	and.w	r2, r3, #15
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80087ac:	4b11      	ldr	r3, [pc, #68]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 80087ae:	699b      	ldr	r3, [r3, #24]
 80087b0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80087b8:	4b0e      	ldr	r3, [pc, #56]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 80087ba:	69db      	ldr	r3, [r3, #28]
 80087bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80087c4:	4b0b      	ldr	r3, [pc, #44]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 80087c6:	69db      	ldr	r3, [r3, #28]
 80087c8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80087d0:	4b08      	ldr	r3, [pc, #32]	@ (80087f4 <HAL_RCC_GetClockConfig+0x7c>)
 80087d2:	6a1b      	ldr	r3, [r3, #32]
 80087d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80087dc:	4b06      	ldr	r3, [pc, #24]	@ (80087f8 <HAL_RCC_GetClockConfig+0x80>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f003 020f 	and.w	r2, r3, #15
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	601a      	str	r2, [r3, #0]
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	58024400 	.word	0x58024400
 80087f8:	52002000 	.word	0x52002000

080087fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008800:	b0c6      	sub	sp, #280	@ 0x118
 8008802:	af00      	add	r7, sp, #0
 8008804:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008808:	2300      	movs	r3, #0
 800880a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800880e:	2300      	movs	r3, #0
 8008810:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008820:	2500      	movs	r5, #0
 8008822:	ea54 0305 	orrs.w	r3, r4, r5
 8008826:	d049      	beq.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800882c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800882e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008832:	d02f      	beq.n	8008894 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008834:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008838:	d828      	bhi.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800883a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800883e:	d01a      	beq.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008844:	d822      	bhi.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008846:	2b00      	cmp	r3, #0
 8008848:	d003      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800884a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800884e:	d007      	beq.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008850:	e01c      	b.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008852:	4bab      	ldr	r3, [pc, #684]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008856:	4aaa      	ldr	r2, [pc, #680]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800885c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800885e:	e01a      	b.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008864:	3308      	adds	r3, #8
 8008866:	2102      	movs	r1, #2
 8008868:	4618      	mov	r0, r3
 800886a:	f001 fc25 	bl	800a0b8 <RCCEx_PLL2_Config>
 800886e:	4603      	mov	r3, r0
 8008870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008874:	e00f      	b.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800887a:	3328      	adds	r3, #40	@ 0x28
 800887c:	2102      	movs	r1, #2
 800887e:	4618      	mov	r0, r3
 8008880:	f001 fccc 	bl	800a21c <RCCEx_PLL3_Config>
 8008884:	4603      	mov	r3, r0
 8008886:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800888a:	e004      	b.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008892:	e000      	b.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008896:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800889a:	2b00      	cmp	r3, #0
 800889c:	d10a      	bne.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800889e:	4b98      	ldr	r3, [pc, #608]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80088a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088ac:	4a94      	ldr	r2, [pc, #592]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088ae:	430b      	orrs	r3, r1
 80088b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80088b2:	e003      	b.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80088bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80088c8:	f04f 0900 	mov.w	r9, #0
 80088cc:	ea58 0309 	orrs.w	r3, r8, r9
 80088d0:	d047      	beq.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80088d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088d8:	2b04      	cmp	r3, #4
 80088da:	d82a      	bhi.n	8008932 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80088dc:	a201      	add	r2, pc, #4	@ (adr r2, 80088e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80088de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e2:	bf00      	nop
 80088e4:	080088f9 	.word	0x080088f9
 80088e8:	08008907 	.word	0x08008907
 80088ec:	0800891d 	.word	0x0800891d
 80088f0:	0800893b 	.word	0x0800893b
 80088f4:	0800893b 	.word	0x0800893b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088f8:	4b81      	ldr	r3, [pc, #516]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fc:	4a80      	ldr	r2, [pc, #512]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008904:	e01a      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800890a:	3308      	adds	r3, #8
 800890c:	2100      	movs	r1, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f001 fbd2 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008914:	4603      	mov	r3, r0
 8008916:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800891a:	e00f      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800891c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008920:	3328      	adds	r3, #40	@ 0x28
 8008922:	2100      	movs	r1, #0
 8008924:	4618      	mov	r0, r3
 8008926:	f001 fc79 	bl	800a21c <RCCEx_PLL3_Config>
 800892a:	4603      	mov	r3, r0
 800892c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008930:	e004      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008938:	e000      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800893a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800893c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10a      	bne.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008944:	4b6e      	ldr	r3, [pc, #440]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008948:	f023 0107 	bic.w	r1, r3, #7
 800894c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008952:	4a6b      	ldr	r2, [pc, #428]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008954:	430b      	orrs	r3, r1
 8008956:	6513      	str	r3, [r2, #80]	@ 0x50
 8008958:	e003      	b.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800895a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800895e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800896e:	f04f 0b00 	mov.w	fp, #0
 8008972:	ea5a 030b 	orrs.w	r3, sl, fp
 8008976:	d05b      	beq.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008980:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008984:	d03b      	beq.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x202>
 8008986:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800898a:	d834      	bhi.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800898c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008990:	d037      	beq.n	8008a02 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8008992:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008996:	d82e      	bhi.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008998:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800899c:	d033      	beq.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800899e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80089a2:	d828      	bhi.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80089a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089a8:	d01a      	beq.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80089aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089ae:	d822      	bhi.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d003      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80089b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089b8:	d007      	beq.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80089ba:	e01c      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089bc:	4b50      	ldr	r3, [pc, #320]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c0:	4a4f      	ldr	r2, [pc, #316]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089c8:	e01e      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ce:	3308      	adds	r3, #8
 80089d0:	2100      	movs	r1, #0
 80089d2:	4618      	mov	r0, r3
 80089d4:	f001 fb70 	bl	800a0b8 <RCCEx_PLL2_Config>
 80089d8:	4603      	mov	r3, r0
 80089da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80089de:	e013      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089e4:	3328      	adds	r3, #40	@ 0x28
 80089e6:	2100      	movs	r1, #0
 80089e8:	4618      	mov	r0, r3
 80089ea:	f001 fc17 	bl	800a21c <RCCEx_PLL3_Config>
 80089ee:	4603      	mov	r3, r0
 80089f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089f4:	e008      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80089fc:	e004      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80089fe:	bf00      	nop
 8008a00:	e002      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008a02:	bf00      	nop
 8008a04:	e000      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008a06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d10b      	bne.n	8008a28 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008a10:	4b3b      	ldr	r3, [pc, #236]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a14:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008a20:	4a37      	ldr	r2, [pc, #220]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a22:	430b      	orrs	r3, r1
 8008a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a26:	e003      	b.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a38:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008a3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008a40:	2300      	movs	r3, #0
 8008a42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	d05d      	beq.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a54:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008a58:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008a5c:	d03b      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008a5e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008a62:	d834      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008a68:	d037      	beq.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8008a6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008a6e:	d82e      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008a74:	d033      	beq.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8008a76:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008a7a:	d828      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a80:	d01a      	beq.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008a82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a86:	d822      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d003      	beq.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008a8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a90:	d007      	beq.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008a92:	e01c      	b.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a94:	4b1a      	ldr	r3, [pc, #104]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a98:	4a19      	ldr	r2, [pc, #100]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008aa0:	e01e      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	2100      	movs	r1, #0
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 fb04 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008ab6:	e013      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008abc:	3328      	adds	r3, #40	@ 0x28
 8008abe:	2100      	movs	r1, #0
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f001 fbab 	bl	800a21c <RCCEx_PLL3_Config>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008acc:	e008      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ad4:	e004      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008ad6:	bf00      	nop
 8008ad8:	e002      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008ada:	bf00      	nop
 8008adc:	e000      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10d      	bne.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008af0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008af8:	4a01      	ldr	r2, [pc, #4]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008afa:	430b      	orrs	r3, r1
 8008afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8008afe:	e005      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008b00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008b18:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008b22:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008b26:	460b      	mov	r3, r1
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	d03a      	beq.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8008b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b32:	2b30      	cmp	r3, #48	@ 0x30
 8008b34:	d01f      	beq.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8008b36:	2b30      	cmp	r3, #48	@ 0x30
 8008b38:	d819      	bhi.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008b3a:	2b20      	cmp	r3, #32
 8008b3c:	d00c      	beq.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008b3e:	2b20      	cmp	r3, #32
 8008b40:	d815      	bhi.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d019      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008b46:	2b10      	cmp	r3, #16
 8008b48:	d111      	bne.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b4a:	4baa      	ldr	r3, [pc, #680]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b4e:	4aa9      	ldr	r2, [pc, #676]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008b56:	e011      	b.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b5c:	3308      	adds	r3, #8
 8008b5e:	2102      	movs	r1, #2
 8008b60:	4618      	mov	r0, r3
 8008b62:	f001 faa9 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008b66:	4603      	mov	r3, r0
 8008b68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008b6c:	e006      	b.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b74:	e002      	b.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008b76:	bf00      	nop
 8008b78:	e000      	b.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008b7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d10a      	bne.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008b84:	4b9b      	ldr	r3, [pc, #620]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b92:	4a98      	ldr	r2, [pc, #608]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b94:	430b      	orrs	r3, r1
 8008b96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b98:	e003      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b9e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008baa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008bae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008bb8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	d051      	beq.n	8008c66 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008bcc:	d035      	beq.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8008bce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008bd2:	d82e      	bhi.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008bd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008bd8:	d031      	beq.n	8008c3e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8008bda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008bde:	d828      	bhi.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008be4:	d01a      	beq.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bea:	d822      	bhi.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d003      	beq.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8008bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bf4:	d007      	beq.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008bf6:	e01c      	b.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bf8:	4b7e      	ldr	r3, [pc, #504]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bfc:	4a7d      	ldr	r2, [pc, #500]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008c04:	e01c      	b.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c0a:	3308      	adds	r3, #8
 8008c0c:	2100      	movs	r1, #0
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f001 fa52 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008c14:	4603      	mov	r3, r0
 8008c16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008c1a:	e011      	b.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c20:	3328      	adds	r3, #40	@ 0x28
 8008c22:	2100      	movs	r1, #0
 8008c24:	4618      	mov	r0, r3
 8008c26:	f001 faf9 	bl	800a21c <RCCEx_PLL3_Config>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008c30:	e006      	b.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c38:	e002      	b.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008c3a:	bf00      	nop
 8008c3c:	e000      	b.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10a      	bne.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008c48:	4b6a      	ldr	r3, [pc, #424]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c56:	4a67      	ldr	r2, [pc, #412]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c58:	430b      	orrs	r3, r1
 8008c5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8008c5c:	e003      	b.n	8008c66 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008c72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c76:	2300      	movs	r3, #0
 8008c78:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c7c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008c80:	460b      	mov	r3, r1
 8008c82:	4313      	orrs	r3, r2
 8008c84:	d053      	beq.n	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c90:	d033      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008c92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c96:	d82c      	bhi.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008c98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008c9c:	d02f      	beq.n	8008cfe <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008c9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ca2:	d826      	bhi.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008ca4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ca8:	d02b      	beq.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008caa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008cae:	d820      	bhi.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008cb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cb4:	d012      	beq.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8008cb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cba:	d81a      	bhi.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d022      	beq.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cc4:	d115      	bne.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cca:	3308      	adds	r3, #8
 8008ccc:	2101      	movs	r1, #1
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f001 f9f2 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008cda:	e015      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ce0:	3328      	adds	r3, #40	@ 0x28
 8008ce2:	2101      	movs	r1, #1
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f001 fa99 	bl	800a21c <RCCEx_PLL3_Config>
 8008cea:	4603      	mov	r3, r0
 8008cec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008cf0:	e00a      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008cf8:	e006      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cfa:	bf00      	nop
 8008cfc:	e004      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cfe:	bf00      	nop
 8008d00:	e002      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008d02:	bf00      	nop
 8008d04:	e000      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10a      	bne.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008d10:	4b38      	ldr	r3, [pc, #224]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d1e:	4a35      	ldr	r2, [pc, #212]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d20:	430b      	orrs	r3, r1
 8008d22:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d24:	e003      	b.n	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d36:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008d3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008d3e:	2300      	movs	r3, #0
 8008d40:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008d44:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	d058      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d5a:	d033      	beq.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008d5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d60:	d82c      	bhi.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d66:	d02f      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d6c:	d826      	bhi.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d72:	d02b      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008d74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d78:	d820      	bhi.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d7e:	d012      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008d80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d84:	d81a      	bhi.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d022      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008d8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d8e:	d115      	bne.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d94:	3308      	adds	r3, #8
 8008d96:	2101      	movs	r1, #1
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f001 f98d 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008da4:	e015      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008daa:	3328      	adds	r3, #40	@ 0x28
 8008dac:	2101      	movs	r1, #1
 8008dae:	4618      	mov	r0, r3
 8008db0:	f001 fa34 	bl	800a21c <RCCEx_PLL3_Config>
 8008db4:	4603      	mov	r3, r0
 8008db6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008dba:	e00a      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008dc2:	e006      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008dc4:	bf00      	nop
 8008dc6:	e004      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008dc8:	bf00      	nop
 8008dca:	e002      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008dcc:	bf00      	nop
 8008dce:	e000      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10e      	bne.n	8008df8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008dda:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dde:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008de6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008dea:	4a02      	ldr	r2, [pc, #8]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008dec:	430b      	orrs	r3, r1
 8008dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8008df0:	e006      	b.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008df2:	bf00      	nop
 8008df4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008df8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008dfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e10:	2300      	movs	r3, #0
 8008e12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008e16:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008e1a:	460b      	mov	r3, r1
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	d037      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e2a:	d00e      	beq.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e30:	d816      	bhi.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d018      	beq.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8008e36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e3a:	d111      	bne.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e3c:	4bc4      	ldr	r3, [pc, #784]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e40:	4ac3      	ldr	r2, [pc, #780]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008e48:	e00f      	b.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e4e:	3308      	adds	r3, #8
 8008e50:	2101      	movs	r1, #1
 8008e52:	4618      	mov	r0, r3
 8008e54:	f001 f930 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008e5e:	e004      	b.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e66:	e000      	b.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008e68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10a      	bne.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008e72:	4bb7      	ldr	r3, [pc, #732]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e80:	4ab3      	ldr	r2, [pc, #716]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e82:	430b      	orrs	r3, r1
 8008e84:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e86:	e003      	b.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008e9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ea6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4313      	orrs	r3, r2
 8008eae:	d039      	beq.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d81c      	bhi.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008eba:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec0:	08008efd 	.word	0x08008efd
 8008ec4:	08008ed1 	.word	0x08008ed1
 8008ec8:	08008edf 	.word	0x08008edf
 8008ecc:	08008efd 	.word	0x08008efd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ed0:	4b9f      	ldr	r3, [pc, #636]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed4:	4a9e      	ldr	r2, [pc, #632]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008edc:	e00f      	b.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ee2:	3308      	adds	r3, #8
 8008ee4:	2102      	movs	r1, #2
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f001 f8e6 	bl	800a0b8 <RCCEx_PLL2_Config>
 8008eec:	4603      	mov	r3, r0
 8008eee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008ef2:	e004      	b.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008efa:	e000      	b.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008efc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008efe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10a      	bne.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008f06:	4b92      	ldr	r3, [pc, #584]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f0a:	f023 0103 	bic.w	r1, r3, #3
 8008f0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f14:	4a8e      	ldr	r2, [pc, #568]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f16:	430b      	orrs	r3, r1
 8008f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008f1a:	e003      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008f30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f34:	2300      	movs	r3, #0
 8008f36:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f3a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f3e:	460b      	mov	r3, r1
 8008f40:	4313      	orrs	r3, r2
 8008f42:	f000 8099 	beq.w	8009078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f46:	4b83      	ldr	r3, [pc, #524]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a82      	ldr	r2, [pc, #520]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f52:	f7fa fd59 	bl	8003a08 <HAL_GetTick>
 8008f56:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f5a:	e00b      	b.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f5c:	f7fa fd54 	bl	8003a08 <HAL_GetTick>
 8008f60:	4602      	mov	r2, r0
 8008f62:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	2b64      	cmp	r3, #100	@ 0x64
 8008f6a:	d903      	bls.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008f72:	e005      	b.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f74:	4b77      	ldr	r3, [pc, #476]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d0ed      	beq.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008f80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d173      	bne.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008f88:	4b71      	ldr	r3, [pc, #452]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f94:	4053      	eors	r3, r2
 8008f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d015      	beq.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008f9e:	4b6c      	ldr	r3, [pc, #432]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fa6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008faa:	4b69      	ldr	r3, [pc, #420]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fae:	4a68      	ldr	r2, [pc, #416]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008fb6:	4b66      	ldr	r3, [pc, #408]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fba:	4a65      	ldr	r2, [pc, #404]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fc0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008fc2:	4a63      	ldr	r2, [pc, #396]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fc8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fd6:	d118      	bne.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fd8:	f7fa fd16 	bl	8003a08 <HAL_GetTick>
 8008fdc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008fe0:	e00d      	b.n	8008ffe <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fe2:	f7fa fd11 	bl	8003a08 <HAL_GetTick>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008fec:	1ad2      	subs	r2, r2, r3
 8008fee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d903      	bls.n	8008ffe <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008ffc:	e005      	b.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ffe:	4b54      	ldr	r3, [pc, #336]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009002:	f003 0302 	and.w	r3, r3, #2
 8009006:	2b00      	cmp	r3, #0
 8009008:	d0eb      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800900a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800900e:	2b00      	cmp	r3, #0
 8009010:	d129      	bne.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009016:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800901a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800901e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009022:	d10e      	bne.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009024:	4b4a      	ldr	r3, [pc, #296]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009026:	691b      	ldr	r3, [r3, #16]
 8009028:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800902c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009030:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009034:	091a      	lsrs	r2, r3, #4
 8009036:	4b48      	ldr	r3, [pc, #288]	@ (8009158 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009038:	4013      	ands	r3, r2
 800903a:	4a45      	ldr	r2, [pc, #276]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800903c:	430b      	orrs	r3, r1
 800903e:	6113      	str	r3, [r2, #16]
 8009040:	e005      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8009042:	4b43      	ldr	r3, [pc, #268]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	4a42      	ldr	r2, [pc, #264]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009048:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800904c:	6113      	str	r3, [r2, #16]
 800904e:	4b40      	ldr	r3, [pc, #256]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009050:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009056:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800905a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800905e:	4a3c      	ldr	r2, [pc, #240]	@ (8009150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009060:	430b      	orrs	r3, r1
 8009062:	6713      	str	r3, [r2, #112]	@ 0x70
 8009064:	e008      	b.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009066:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800906a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800906e:	e003      	b.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009070:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009074:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	f002 0301 	and.w	r3, r2, #1
 8009084:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009088:	2300      	movs	r3, #0
 800908a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800908e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009092:	460b      	mov	r3, r1
 8009094:	4313      	orrs	r3, r2
 8009096:	f000 808f 	beq.w	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800909a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800909e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090a0:	2b28      	cmp	r3, #40	@ 0x28
 80090a2:	d871      	bhi.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80090a4:	a201      	add	r2, pc, #4	@ (adr r2, 80090ac <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80090a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090aa:	bf00      	nop
 80090ac:	08009191 	.word	0x08009191
 80090b0:	08009189 	.word	0x08009189
 80090b4:	08009189 	.word	0x08009189
 80090b8:	08009189 	.word	0x08009189
 80090bc:	08009189 	.word	0x08009189
 80090c0:	08009189 	.word	0x08009189
 80090c4:	08009189 	.word	0x08009189
 80090c8:	08009189 	.word	0x08009189
 80090cc:	0800915d 	.word	0x0800915d
 80090d0:	08009189 	.word	0x08009189
 80090d4:	08009189 	.word	0x08009189
 80090d8:	08009189 	.word	0x08009189
 80090dc:	08009189 	.word	0x08009189
 80090e0:	08009189 	.word	0x08009189
 80090e4:	08009189 	.word	0x08009189
 80090e8:	08009189 	.word	0x08009189
 80090ec:	08009173 	.word	0x08009173
 80090f0:	08009189 	.word	0x08009189
 80090f4:	08009189 	.word	0x08009189
 80090f8:	08009189 	.word	0x08009189
 80090fc:	08009189 	.word	0x08009189
 8009100:	08009189 	.word	0x08009189
 8009104:	08009189 	.word	0x08009189
 8009108:	08009189 	.word	0x08009189
 800910c:	08009191 	.word	0x08009191
 8009110:	08009189 	.word	0x08009189
 8009114:	08009189 	.word	0x08009189
 8009118:	08009189 	.word	0x08009189
 800911c:	08009189 	.word	0x08009189
 8009120:	08009189 	.word	0x08009189
 8009124:	08009189 	.word	0x08009189
 8009128:	08009189 	.word	0x08009189
 800912c:	08009191 	.word	0x08009191
 8009130:	08009189 	.word	0x08009189
 8009134:	08009189 	.word	0x08009189
 8009138:	08009189 	.word	0x08009189
 800913c:	08009189 	.word	0x08009189
 8009140:	08009189 	.word	0x08009189
 8009144:	08009189 	.word	0x08009189
 8009148:	08009189 	.word	0x08009189
 800914c:	08009191 	.word	0x08009191
 8009150:	58024400 	.word	0x58024400
 8009154:	58024800 	.word	0x58024800
 8009158:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800915c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009160:	3308      	adds	r3, #8
 8009162:	2101      	movs	r1, #1
 8009164:	4618      	mov	r0, r3
 8009166:	f000 ffa7 	bl	800a0b8 <RCCEx_PLL2_Config>
 800916a:	4603      	mov	r3, r0
 800916c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009170:	e00f      	b.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009176:	3328      	adds	r3, #40	@ 0x28
 8009178:	2101      	movs	r1, #1
 800917a:	4618      	mov	r0, r3
 800917c:	f001 f84e 	bl	800a21c <RCCEx_PLL3_Config>
 8009180:	4603      	mov	r3, r0
 8009182:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009186:	e004      	b.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800918e:	e000      	b.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009190:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009192:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10a      	bne.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800919a:	4bbf      	ldr	r3, [pc, #764]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800919c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800919e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80091a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091a8:	4abb      	ldr	r2, [pc, #748]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80091aa:	430b      	orrs	r3, r1
 80091ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80091ae:	e003      	b.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80091b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c0:	f002 0302 	and.w	r3, r2, #2
 80091c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091c8:	2300      	movs	r3, #0
 80091ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80091d2:	460b      	mov	r3, r1
 80091d4:	4313      	orrs	r3, r2
 80091d6:	d041      	beq.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80091d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091de:	2b05      	cmp	r3, #5
 80091e0:	d824      	bhi.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80091e2:	a201      	add	r2, pc, #4	@ (adr r2, 80091e8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80091e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e8:	08009235 	.word	0x08009235
 80091ec:	08009201 	.word	0x08009201
 80091f0:	08009217 	.word	0x08009217
 80091f4:	08009235 	.word	0x08009235
 80091f8:	08009235 	.word	0x08009235
 80091fc:	08009235 	.word	0x08009235
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009204:	3308      	adds	r3, #8
 8009206:	2101      	movs	r1, #1
 8009208:	4618      	mov	r0, r3
 800920a:	f000 ff55 	bl	800a0b8 <RCCEx_PLL2_Config>
 800920e:	4603      	mov	r3, r0
 8009210:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009214:	e00f      	b.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800921a:	3328      	adds	r3, #40	@ 0x28
 800921c:	2101      	movs	r1, #1
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fffc 	bl	800a21c <RCCEx_PLL3_Config>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800922a:	e004      	b.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009232:	e000      	b.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8009234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009236:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800923a:	2b00      	cmp	r3, #0
 800923c:	d10a      	bne.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800923e:	4b96      	ldr	r3, [pc, #600]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009242:	f023 0107 	bic.w	r1, r3, #7
 8009246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800924a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800924c:	4a92      	ldr	r2, [pc, #584]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800924e:	430b      	orrs	r3, r1
 8009250:	6553      	str	r3, [r2, #84]	@ 0x54
 8009252:	e003      	b.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009254:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009258:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800925c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009264:	f002 0304 	and.w	r3, r2, #4
 8009268:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800926c:	2300      	movs	r3, #0
 800926e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009272:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009276:	460b      	mov	r3, r1
 8009278:	4313      	orrs	r3, r2
 800927a:	d044      	beq.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800927c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009284:	2b05      	cmp	r3, #5
 8009286:	d825      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009288:	a201      	add	r2, pc, #4	@ (adr r2, 8009290 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800928a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800928e:	bf00      	nop
 8009290:	080092dd 	.word	0x080092dd
 8009294:	080092a9 	.word	0x080092a9
 8009298:	080092bf 	.word	0x080092bf
 800929c:	080092dd 	.word	0x080092dd
 80092a0:	080092dd 	.word	0x080092dd
 80092a4:	080092dd 	.word	0x080092dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80092a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ac:	3308      	adds	r3, #8
 80092ae:	2101      	movs	r1, #1
 80092b0:	4618      	mov	r0, r3
 80092b2:	f000 ff01 	bl	800a0b8 <RCCEx_PLL2_Config>
 80092b6:	4603      	mov	r3, r0
 80092b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80092bc:	e00f      	b.n	80092de <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092c2:	3328      	adds	r3, #40	@ 0x28
 80092c4:	2101      	movs	r1, #1
 80092c6:	4618      	mov	r0, r3
 80092c8:	f000 ffa8 	bl	800a21c <RCCEx_PLL3_Config>
 80092cc:	4603      	mov	r3, r0
 80092ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80092d2:	e004      	b.n	80092de <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80092da:	e000      	b.n	80092de <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80092dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d10b      	bne.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092e6:	4b6c      	ldr	r3, [pc, #432]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ea:	f023 0107 	bic.w	r1, r3, #7
 80092ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092f6:	4a68      	ldr	r2, [pc, #416]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092f8:	430b      	orrs	r3, r1
 80092fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80092fc:	e003      	b.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009302:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800930a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930e:	f002 0320 	and.w	r3, r2, #32
 8009312:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009316:	2300      	movs	r3, #0
 8009318:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800931c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009320:	460b      	mov	r3, r1
 8009322:	4313      	orrs	r3, r2
 8009324:	d055      	beq.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800932a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800932e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009332:	d033      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8009334:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009338:	d82c      	bhi.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800933a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800933e:	d02f      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009344:	d826      	bhi.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009346:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800934a:	d02b      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800934c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009350:	d820      	bhi.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009356:	d012      	beq.n	800937e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800935c:	d81a      	bhi.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800935e:	2b00      	cmp	r3, #0
 8009360:	d022      	beq.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8009362:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009366:	d115      	bne.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800936c:	3308      	adds	r3, #8
 800936e:	2100      	movs	r1, #0
 8009370:	4618      	mov	r0, r3
 8009372:	f000 fea1 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009376:	4603      	mov	r3, r0
 8009378:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800937c:	e015      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800937e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009382:	3328      	adds	r3, #40	@ 0x28
 8009384:	2102      	movs	r1, #2
 8009386:	4618      	mov	r0, r3
 8009388:	f000 ff48 	bl	800a21c <RCCEx_PLL3_Config>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009392:	e00a      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800939a:	e006      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800939c:	bf00      	nop
 800939e:	e004      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80093a0:	bf00      	nop
 80093a2:	e002      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80093a4:	bf00      	nop
 80093a6:	e000      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80093a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d10b      	bne.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80093b2:	4b39      	ldr	r3, [pc, #228]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80093b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80093ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093c2:	4a35      	ldr	r2, [pc, #212]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80093c4:	430b      	orrs	r3, r1
 80093c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80093c8:	e003      	b.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80093d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80093de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093e2:	2300      	movs	r3, #0
 80093e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093e8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80093ec:	460b      	mov	r3, r1
 80093ee:	4313      	orrs	r3, r2
 80093f0:	d058      	beq.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80093f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80093fe:	d033      	beq.n	8009468 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8009400:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009404:	d82c      	bhi.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800940a:	d02f      	beq.n	800946c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800940c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009410:	d826      	bhi.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009412:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009416:	d02b      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009418:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800941c:	d820      	bhi.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800941e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009422:	d012      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8009424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009428:	d81a      	bhi.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800942a:	2b00      	cmp	r3, #0
 800942c:	d022      	beq.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800942e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009432:	d115      	bne.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009438:	3308      	adds	r3, #8
 800943a:	2100      	movs	r1, #0
 800943c:	4618      	mov	r0, r3
 800943e:	f000 fe3b 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009442:	4603      	mov	r3, r0
 8009444:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009448:	e015      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800944a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800944e:	3328      	adds	r3, #40	@ 0x28
 8009450:	2102      	movs	r1, #2
 8009452:	4618      	mov	r0, r3
 8009454:	f000 fee2 	bl	800a21c <RCCEx_PLL3_Config>
 8009458:	4603      	mov	r3, r0
 800945a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800945e:	e00a      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009466:	e006      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009468:	bf00      	nop
 800946a:	e004      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800946c:	bf00      	nop
 800946e:	e002      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009470:	bf00      	nop
 8009472:	e000      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009476:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800947a:	2b00      	cmp	r3, #0
 800947c:	d10e      	bne.n	800949c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800947e:	4b06      	ldr	r3, [pc, #24]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009482:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800948e:	4a02      	ldr	r2, [pc, #8]	@ (8009498 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009490:	430b      	orrs	r3, r1
 8009492:	6593      	str	r3, [r2, #88]	@ 0x58
 8009494:	e006      	b.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8009496:	bf00      	nop
 8009498:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800949c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80094a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80094a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80094b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80094b4:	2300      	movs	r3, #0
 80094b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80094be:	460b      	mov	r3, r1
 80094c0:	4313      	orrs	r3, r2
 80094c2:	d055      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80094c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80094cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80094d0:	d033      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80094d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80094d6:	d82c      	bhi.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094dc:	d02f      	beq.n	800953e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80094de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094e2:	d826      	bhi.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80094e8:	d02b      	beq.n	8009542 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80094ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80094ee:	d820      	bhi.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094f4:	d012      	beq.n	800951c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80094f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094fa:	d81a      	bhi.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d022      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009500:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009504:	d115      	bne.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800950a:	3308      	adds	r3, #8
 800950c:	2100      	movs	r1, #0
 800950e:	4618      	mov	r0, r3
 8009510:	f000 fdd2 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009514:	4603      	mov	r3, r0
 8009516:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800951a:	e015      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800951c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009520:	3328      	adds	r3, #40	@ 0x28
 8009522:	2102      	movs	r1, #2
 8009524:	4618      	mov	r0, r3
 8009526:	f000 fe79 	bl	800a21c <RCCEx_PLL3_Config>
 800952a:	4603      	mov	r3, r0
 800952c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009530:	e00a      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009532:	2301      	movs	r3, #1
 8009534:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009538:	e006      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800953a:	bf00      	nop
 800953c:	e004      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800953e:	bf00      	nop
 8009540:	e002      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009542:	bf00      	nop
 8009544:	e000      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009546:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009548:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10b      	bne.n	8009568 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009550:	4ba0      	ldr	r3, [pc, #640]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009554:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800955c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009560:	4a9c      	ldr	r2, [pc, #624]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009562:	430b      	orrs	r3, r1
 8009564:	6593      	str	r3, [r2, #88]	@ 0x58
 8009566:	e003      	b.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009568:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800956c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8009570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009578:	f002 0308 	and.w	r3, r2, #8
 800957c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009580:	2300      	movs	r3, #0
 8009582:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009586:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800958a:	460b      	mov	r3, r1
 800958c:	4313      	orrs	r3, r2
 800958e:	d01e      	beq.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8009590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800959c:	d10c      	bne.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800959e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095a2:	3328      	adds	r3, #40	@ 0x28
 80095a4:	2102      	movs	r1, #2
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 fe38 	bl	800a21c <RCCEx_PLL3_Config>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d002      	beq.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80095b8:	4b86      	ldr	r3, [pc, #536]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80095c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095c8:	4a82      	ldr	r2, [pc, #520]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095ca:	430b      	orrs	r3, r1
 80095cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80095ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d6:	f002 0310 	and.w	r3, r2, #16
 80095da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095de:	2300      	movs	r3, #0
 80095e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095e4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80095e8:	460b      	mov	r3, r1
 80095ea:	4313      	orrs	r3, r2
 80095ec:	d01e      	beq.n	800962c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80095ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095fa:	d10c      	bne.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80095fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009600:	3328      	adds	r3, #40	@ 0x28
 8009602:	2102      	movs	r1, #2
 8009604:	4618      	mov	r0, r3
 8009606:	f000 fe09 	bl	800a21c <RCCEx_PLL3_Config>
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d002      	beq.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8009610:	2301      	movs	r3, #1
 8009612:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009616:	4b6f      	ldr	r3, [pc, #444]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800961a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800961e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009626:	4a6b      	ldr	r2, [pc, #428]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009628:	430b      	orrs	r3, r1
 800962a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800962c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009634:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009638:	67bb      	str	r3, [r7, #120]	@ 0x78
 800963a:	2300      	movs	r3, #0
 800963c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800963e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009642:	460b      	mov	r3, r1
 8009644:	4313      	orrs	r3, r2
 8009646:	d03e      	beq.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800964c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009650:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009654:	d022      	beq.n	800969c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009656:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800965a:	d81b      	bhi.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800965c:	2b00      	cmp	r3, #0
 800965e:	d003      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009664:	d00b      	beq.n	800967e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8009666:	e015      	b.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800966c:	3308      	adds	r3, #8
 800966e:	2100      	movs	r1, #0
 8009670:	4618      	mov	r0, r3
 8009672:	f000 fd21 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009676:	4603      	mov	r3, r0
 8009678:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800967c:	e00f      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800967e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009682:	3328      	adds	r3, #40	@ 0x28
 8009684:	2102      	movs	r1, #2
 8009686:	4618      	mov	r0, r3
 8009688:	f000 fdc8 	bl	800a21c <RCCEx_PLL3_Config>
 800968c:	4603      	mov	r3, r0
 800968e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009692:	e004      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800969a:	e000      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800969c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800969e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d10b      	bne.n	80096be <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80096a6:	4b4b      	ldr	r3, [pc, #300]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80096ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80096b6:	4a47      	ldr	r2, [pc, #284]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096b8:	430b      	orrs	r3, r1
 80096ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80096bc:	e003      	b.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80096c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80096d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80096d4:	2300      	movs	r3, #0
 80096d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80096d8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80096dc:	460b      	mov	r3, r1
 80096de:	4313      	orrs	r3, r2
 80096e0:	d03b      	beq.n	800975a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80096e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80096ee:	d01f      	beq.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80096f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80096f4:	d818      	bhi.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80096f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096fa:	d003      	beq.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80096fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009700:	d007      	beq.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8009702:	e011      	b.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009704:	4b33      	ldr	r3, [pc, #204]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009708:	4a32      	ldr	r2, [pc, #200]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800970a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800970e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009710:	e00f      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009716:	3328      	adds	r3, #40	@ 0x28
 8009718:	2101      	movs	r1, #1
 800971a:	4618      	mov	r0, r3
 800971c:	f000 fd7e 	bl	800a21c <RCCEx_PLL3_Config>
 8009720:	4603      	mov	r3, r0
 8009722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8009726:	e004      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800972e:	e000      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8009730:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009732:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10b      	bne.n	8009752 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800973a:	4b26      	ldr	r3, [pc, #152]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800973c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800973e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800974a:	4a22      	ldr	r2, [pc, #136]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800974c:	430b      	orrs	r3, r1
 800974e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009750:	e003      	b.n	800975a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009752:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009756:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800975a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009766:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009768:	2300      	movs	r3, #0
 800976a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800976c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009770:	460b      	mov	r3, r1
 8009772:	4313      	orrs	r3, r2
 8009774:	d034      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800977a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800977c:	2b00      	cmp	r3, #0
 800977e:	d003      	beq.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8009780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009784:	d007      	beq.n	8009796 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8009786:	e011      	b.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009788:	4b12      	ldr	r3, [pc, #72]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800978a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978c:	4a11      	ldr	r2, [pc, #68]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800978e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009794:	e00e      	b.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800979a:	3308      	adds	r3, #8
 800979c:	2102      	movs	r1, #2
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 fc8a 	bl	800a0b8 <RCCEx_PLL2_Config>
 80097a4:	4603      	mov	r3, r0
 80097a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80097aa:	e003      	b.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80097b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d10d      	bne.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80097bc:	4b05      	ldr	r3, [pc, #20]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80097be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097ca:	4a02      	ldr	r2, [pc, #8]	@ (80097d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80097cc:	430b      	orrs	r3, r1
 80097ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80097d0:	e006      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80097d2:	bf00      	nop
 80097d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80097e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80097ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80097ee:	2300      	movs	r3, #0
 80097f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80097f2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80097f6:	460b      	mov	r3, r1
 80097f8:	4313      	orrs	r3, r2
 80097fa:	d00c      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80097fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009800:	3328      	adds	r3, #40	@ 0x28
 8009802:	2102      	movs	r1, #2
 8009804:	4618      	mov	r0, r3
 8009806:	f000 fd09 	bl	800a21c <RCCEx_PLL3_Config>
 800980a:	4603      	mov	r3, r0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8009810:	2301      	movs	r3, #1
 8009812:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800981a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009822:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009824:	2300      	movs	r3, #0
 8009826:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009828:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800982c:	460b      	mov	r3, r1
 800982e:	4313      	orrs	r3, r2
 8009830:	d036      	beq.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009838:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800983c:	d018      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800983e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009842:	d811      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009848:	d014      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800984a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800984e:	d80b      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009850:	2b00      	cmp	r3, #0
 8009852:	d011      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8009854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009858:	d106      	bne.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800985a:	4bb7      	ldr	r3, [pc, #732]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800985c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985e:	4ab6      	ldr	r2, [pc, #728]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009864:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009866:	e008      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009868:	2301      	movs	r3, #1
 800986a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800986e:	e004      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009870:	bf00      	nop
 8009872:	e002      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009874:	bf00      	nop
 8009876:	e000      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800987a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10a      	bne.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009882:	4bad      	ldr	r3, [pc, #692]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009886:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800988a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800988e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009890:	4aa9      	ldr	r2, [pc, #676]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009892:	430b      	orrs	r3, r1
 8009894:	6553      	str	r3, [r2, #84]	@ 0x54
 8009896:	e003      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800989c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80098a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80098ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80098ae:	2300      	movs	r3, #0
 80098b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80098b2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80098b6:	460b      	mov	r3, r1
 80098b8:	4313      	orrs	r3, r2
 80098ba:	d009      	beq.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80098bc:	4b9e      	ldr	r3, [pc, #632]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80098c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098ca:	4a9b      	ldr	r2, [pc, #620]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098cc:	430b      	orrs	r3, r1
 80098ce:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80098d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80098dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098de:	2300      	movs	r3, #0
 80098e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098e2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80098e6:	460b      	mov	r3, r1
 80098e8:	4313      	orrs	r3, r2
 80098ea:	d009      	beq.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80098ec:	4b92      	ldr	r3, [pc, #584]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098f0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80098f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098fa:	4a8f      	ldr	r2, [pc, #572]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098fc:	430b      	orrs	r3, r1
 80098fe:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009908:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800990c:	643b      	str	r3, [r7, #64]	@ 0x40
 800990e:	2300      	movs	r3, #0
 8009910:	647b      	str	r3, [r7, #68]	@ 0x44
 8009912:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009916:	460b      	mov	r3, r1
 8009918:	4313      	orrs	r3, r2
 800991a:	d00e      	beq.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800991c:	4b86      	ldr	r3, [pc, #536]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	4a85      	ldr	r2, [pc, #532]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009922:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009926:	6113      	str	r3, [r2, #16]
 8009928:	4b83      	ldr	r3, [pc, #524]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800992a:	6919      	ldr	r1, [r3, #16]
 800992c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009930:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009934:	4a80      	ldr	r2, [pc, #512]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009936:	430b      	orrs	r3, r1
 8009938:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800993a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009946:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009948:	2300      	movs	r3, #0
 800994a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800994c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009950:	460b      	mov	r3, r1
 8009952:	4313      	orrs	r3, r2
 8009954:	d009      	beq.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009956:	4b78      	ldr	r3, [pc, #480]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800995a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800995e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009964:	4a74      	ldr	r2, [pc, #464]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009966:	430b      	orrs	r3, r1
 8009968:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800996a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800996e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009972:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009976:	633b      	str	r3, [r7, #48]	@ 0x30
 8009978:	2300      	movs	r3, #0
 800997a:	637b      	str	r3, [r7, #52]	@ 0x34
 800997c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009980:	460b      	mov	r3, r1
 8009982:	4313      	orrs	r3, r2
 8009984:	d00a      	beq.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009986:	4b6c      	ldr	r3, [pc, #432]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800998a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800998e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009996:	4a68      	ldr	r2, [pc, #416]	@ (8009b38 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009998:	430b      	orrs	r3, r1
 800999a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800999c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	2100      	movs	r1, #0
 80099a6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099ae:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80099b2:	460b      	mov	r3, r1
 80099b4:	4313      	orrs	r3, r2
 80099b6:	d011      	beq.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099bc:	3308      	adds	r3, #8
 80099be:	2100      	movs	r1, #0
 80099c0:	4618      	mov	r0, r3
 80099c2:	f000 fb79 	bl	800a0b8 <RCCEx_PLL2_Config>
 80099c6:	4603      	mov	r3, r0
 80099c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80099cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d003      	beq.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80099dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e4:	2100      	movs	r1, #0
 80099e6:	6239      	str	r1, [r7, #32]
 80099e8:	f003 0302 	and.w	r3, r3, #2
 80099ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80099ee:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80099f2:	460b      	mov	r3, r1
 80099f4:	4313      	orrs	r3, r2
 80099f6:	d011      	beq.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099fc:	3308      	adds	r3, #8
 80099fe:	2101      	movs	r1, #1
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 fb59 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009a06:	4603      	mov	r3, r0
 8009a08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009a0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d003      	beq.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	2100      	movs	r1, #0
 8009a26:	61b9      	str	r1, [r7, #24]
 8009a28:	f003 0304 	and.w	r3, r3, #4
 8009a2c:	61fb      	str	r3, [r7, #28]
 8009a2e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009a32:	460b      	mov	r3, r1
 8009a34:	4313      	orrs	r3, r2
 8009a36:	d011      	beq.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a3c:	3308      	adds	r3, #8
 8009a3e:	2102      	movs	r1, #2
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 fb39 	bl	800a0b8 <RCCEx_PLL2_Config>
 8009a46:	4603      	mov	r3, r0
 8009a48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009a4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d003      	beq.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a64:	2100      	movs	r1, #0
 8009a66:	6139      	str	r1, [r7, #16]
 8009a68:	f003 0308 	and.w	r3, r3, #8
 8009a6c:	617b      	str	r3, [r7, #20]
 8009a6e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009a72:	460b      	mov	r3, r1
 8009a74:	4313      	orrs	r3, r2
 8009a76:	d011      	beq.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a7c:	3328      	adds	r3, #40	@ 0x28
 8009a7e:	2100      	movs	r1, #0
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 fbcb 	bl	800a21c <RCCEx_PLL3_Config>
 8009a86:	4603      	mov	r3, r0
 8009a88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009a8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d003      	beq.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	60b9      	str	r1, [r7, #8]
 8009aa8:	f003 0310 	and.w	r3, r3, #16
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009ab2:	460b      	mov	r3, r1
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	d011      	beq.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009abc:	3328      	adds	r3, #40	@ 0x28
 8009abe:	2101      	movs	r1, #1
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f000 fbab 	bl	800a21c <RCCEx_PLL3_Config>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009acc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d003      	beq.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ad4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ad8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	6039      	str	r1, [r7, #0]
 8009ae8:	f003 0320 	and.w	r3, r3, #32
 8009aec:	607b      	str	r3, [r7, #4]
 8009aee:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009af2:	460b      	mov	r3, r1
 8009af4:	4313      	orrs	r3, r2
 8009af6:	d011      	beq.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009afc:	3328      	adds	r3, #40	@ 0x28
 8009afe:	2102      	movs	r1, #2
 8009b00:	4618      	mov	r0, r3
 8009b02:	f000 fb8b 	bl	800a21c <RCCEx_PLL3_Config>
 8009b06:	4603      	mov	r3, r0
 8009b08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d003      	beq.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8009b1c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d101      	bne.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8009b24:	2300      	movs	r3, #0
 8009b26:	e000      	b.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8009b28:	2301      	movs	r3, #1
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8009b30:	46bd      	mov	sp, r7
 8009b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b36:	bf00      	nop
 8009b38:	58024400 	.word	0x58024400

08009b3c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009b40:	f7fe fdbe 	bl	80086c0 <HAL_RCC_GetHCLKFreq>
 8009b44:	4602      	mov	r2, r0
 8009b46:	4b06      	ldr	r3, [pc, #24]	@ (8009b60 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009b48:	6a1b      	ldr	r3, [r3, #32]
 8009b4a:	091b      	lsrs	r3, r3, #4
 8009b4c:	f003 0307 	and.w	r3, r3, #7
 8009b50:	4904      	ldr	r1, [pc, #16]	@ (8009b64 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009b52:	5ccb      	ldrb	r3, [r1, r3]
 8009b54:	f003 031f 	and.w	r3, r3, #31
 8009b58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	58024400 	.word	0x58024400
 8009b64:	08014394 	.word	0x08014394

08009b68 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b089      	sub	sp, #36	@ 0x24
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b70:	4ba1      	ldr	r3, [pc, #644]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b74:	f003 0303 	and.w	r3, r3, #3
 8009b78:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009b7a:	4b9f      	ldr	r3, [pc, #636]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b7e:	0b1b      	lsrs	r3, r3, #12
 8009b80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b84:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009b86:	4b9c      	ldr	r3, [pc, #624]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8a:	091b      	lsrs	r3, r3, #4
 8009b8c:	f003 0301 	and.w	r3, r3, #1
 8009b90:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009b92:	4b99      	ldr	r3, [pc, #612]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b96:	08db      	lsrs	r3, r3, #3
 8009b98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b9c:	693a      	ldr	r2, [r7, #16]
 8009b9e:	fb02 f303 	mul.w	r3, r2, r3
 8009ba2:	ee07 3a90 	vmov	s15, r3
 8009ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009baa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f000 8111 	beq.w	8009dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	f000 8083 	beq.w	8009cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	f200 80a1 	bhi.w	8009d08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d003      	beq.n	8009bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d056      	beq.n	8009c80 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009bd2:	e099      	b.n	8009d08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bd4:	4b88      	ldr	r3, [pc, #544]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0320 	and.w	r3, r3, #32
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d02d      	beq.n	8009c3c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009be0:	4b85      	ldr	r3, [pc, #532]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	08db      	lsrs	r3, r3, #3
 8009be6:	f003 0303 	and.w	r3, r3, #3
 8009bea:	4a84      	ldr	r2, [pc, #528]	@ (8009dfc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009bec:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	ee07 3a90 	vmov	s15, r3
 8009bf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	ee07 3a90 	vmov	s15, r3
 8009c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c0a:	4b7b      	ldr	r3, [pc, #492]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c12:	ee07 3a90 	vmov	s15, r3
 8009c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c1e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c36:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009c3a:	e087      	b.n	8009d4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	ee07 3a90 	vmov	s15, r3
 8009c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c46:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009e04 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c4e:	4b6a      	ldr	r3, [pc, #424]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c56:	ee07 3a90 	vmov	s15, r3
 8009c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c62:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c7e:	e065      	b.n	8009d4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	ee07 3a90 	vmov	s15, r3
 8009c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c8a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009e08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c92:	4b59      	ldr	r3, [pc, #356]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c9a:	ee07 3a90 	vmov	s15, r3
 8009c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ca2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ca6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009cc2:	e043      	b.n	8009d4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	ee07 3a90 	vmov	s15, r3
 8009cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009e0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cd6:	4b48      	ldr	r3, [pc, #288]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cde:	ee07 3a90 	vmov	s15, r3
 8009ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ce6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009cea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009d06:	e021      	b.n	8009d4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	ee07 3a90 	vmov	s15, r3
 8009d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d12:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009e08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d1a:	4b37      	ldr	r3, [pc, #220]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d22:	ee07 3a90 	vmov	s15, r3
 8009d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d2e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009d4a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d50:	0a5b      	lsrs	r3, r3, #9
 8009d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d56:	ee07 3a90 	vmov	s15, r3
 8009d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d66:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d72:	ee17 2a90 	vmov	r2, s15
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7e:	0c1b      	lsrs	r3, r3, #16
 8009d80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d84:	ee07 3a90 	vmov	s15, r3
 8009d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d94:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009da0:	ee17 2a90 	vmov	r2, s15
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009da8:	4b13      	ldr	r3, [pc, #76]	@ (8009df8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dac:	0e1b      	lsrs	r3, r3, #24
 8009dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009db2:	ee07 3a90 	vmov	s15, r3
 8009db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009dbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009dc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009dc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009dce:	ee17 2a90 	vmov	r2, s15
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009dd6:	e008      	b.n	8009dea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2200      	movs	r2, #0
 8009de8:	609a      	str	r2, [r3, #8]
}
 8009dea:	bf00      	nop
 8009dec:	3724      	adds	r7, #36	@ 0x24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr
 8009df6:	bf00      	nop
 8009df8:	58024400 	.word	0x58024400
 8009dfc:	03d09000 	.word	0x03d09000
 8009e00:	46000000 	.word	0x46000000
 8009e04:	4c742400 	.word	0x4c742400
 8009e08:	4a742400 	.word	0x4a742400
 8009e0c:	4bb71b00 	.word	0x4bb71b00

08009e10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b089      	sub	sp, #36	@ 0x24
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009e18:	4ba1      	ldr	r3, [pc, #644]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e1c:	f003 0303 	and.w	r3, r3, #3
 8009e20:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009e22:	4b9f      	ldr	r3, [pc, #636]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e26:	0d1b      	lsrs	r3, r3, #20
 8009e28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e2c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009e2e:	4b9c      	ldr	r3, [pc, #624]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e32:	0a1b      	lsrs	r3, r3, #8
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009e3a:	4b99      	ldr	r3, [pc, #612]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e3e:	08db      	lsrs	r3, r3, #3
 8009e40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	fb02 f303 	mul.w	r3, r2, r3
 8009e4a:	ee07 3a90 	vmov	s15, r3
 8009e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 8111 	beq.w	800a080 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	f000 8083 	beq.w	8009f6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	2b02      	cmp	r3, #2
 8009e6a:	f200 80a1 	bhi.w	8009fb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009e6e:	69bb      	ldr	r3, [r7, #24]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009e74:	69bb      	ldr	r3, [r7, #24]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d056      	beq.n	8009f28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009e7a:	e099      	b.n	8009fb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e7c:	4b88      	ldr	r3, [pc, #544]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f003 0320 	and.w	r3, r3, #32
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d02d      	beq.n	8009ee4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e88:	4b85      	ldr	r3, [pc, #532]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	08db      	lsrs	r3, r3, #3
 8009e8e:	f003 0303 	and.w	r3, r3, #3
 8009e92:	4a84      	ldr	r2, [pc, #528]	@ (800a0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009e94:	fa22 f303 	lsr.w	r3, r2, r3
 8009e98:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	ee07 3a90 	vmov	s15, r3
 8009ea0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	ee07 3a90 	vmov	s15, r3
 8009eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eb2:	4b7b      	ldr	r3, [pc, #492]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eba:	ee07 3a90 	vmov	s15, r3
 8009ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ec2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ec6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ede:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009ee2:	e087      	b.n	8009ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	ee07 3a90 	vmov	s15, r3
 8009eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a0ac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ef6:	4b6a      	ldr	r3, [pc, #424]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009efe:	ee07 3a90 	vmov	s15, r3
 8009f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f26:	e065      	b.n	8009ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	ee07 3a90 	vmov	s15, r3
 8009f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009f36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f3a:	4b59      	ldr	r3, [pc, #356]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f42:	ee07 3a90 	vmov	s15, r3
 8009f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f6a:	e043      	b.n	8009ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	ee07 3a90 	vmov	s15, r3
 8009f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f7e:	4b48      	ldr	r3, [pc, #288]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f86:	ee07 3a90 	vmov	s15, r3
 8009f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009faa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009fae:	e021      	b.n	8009ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	ee07 3a90 	vmov	s15, r3
 8009fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fc2:	4b37      	ldr	r3, [pc, #220]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fca:	ee07 3a90 	vmov	s15, r3
 8009fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009fd6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ff2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009ff4:	4b2a      	ldr	r3, [pc, #168]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ff8:	0a5b      	lsrs	r3, r3, #9
 8009ffa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ffe:	ee07 3a90 	vmov	s15, r3
 800a002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a006:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a00a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a00e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a01a:	ee17 2a90 	vmov	r2, s15
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a022:	4b1f      	ldr	r3, [pc, #124]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a026:	0c1b      	lsrs	r3, r3, #16
 800a028:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a02c:	ee07 3a90 	vmov	s15, r3
 800a030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a034:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a038:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a03c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a040:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a044:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a048:	ee17 2a90 	vmov	r2, s15
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a050:	4b13      	ldr	r3, [pc, #76]	@ (800a0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a054:	0e1b      	lsrs	r3, r3, #24
 800a056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a05a:	ee07 3a90 	vmov	s15, r3
 800a05e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a062:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a066:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a06a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a06e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a076:	ee17 2a90 	vmov	r2, s15
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a07e:	e008      	b.n	800a092 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2200      	movs	r2, #0
 800a08a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2200      	movs	r2, #0
 800a090:	609a      	str	r2, [r3, #8]
}
 800a092:	bf00      	nop
 800a094:	3724      	adds	r7, #36	@ 0x24
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	58024400 	.word	0x58024400
 800a0a4:	03d09000 	.word	0x03d09000
 800a0a8:	46000000 	.word	0x46000000
 800a0ac:	4c742400 	.word	0x4c742400
 800a0b0:	4a742400 	.word	0x4a742400
 800a0b4:	4bb71b00 	.word	0x4bb71b00

0800a0b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0c6:	4b53      	ldr	r3, [pc, #332]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a0c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ca:	f003 0303 	and.w	r3, r3, #3
 800a0ce:	2b03      	cmp	r3, #3
 800a0d0:	d101      	bne.n	800a0d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e099      	b.n	800a20a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a0d6:	4b4f      	ldr	r3, [pc, #316]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a4e      	ldr	r2, [pc, #312]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a0dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a0e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0e2:	f7f9 fc91 	bl	8003a08 <HAL_GetTick>
 800a0e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a0e8:	e008      	b.n	800a0fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a0ea:	f7f9 fc8d 	bl	8003a08 <HAL_GetTick>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	1ad3      	subs	r3, r2, r3
 800a0f4:	2b02      	cmp	r3, #2
 800a0f6:	d901      	bls.n	800a0fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a0f8:	2303      	movs	r3, #3
 800a0fa:	e086      	b.n	800a20a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a0fc:	4b45      	ldr	r3, [pc, #276]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1f0      	bne.n	800a0ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a108:	4b42      	ldr	r3, [pc, #264]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a10a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	031b      	lsls	r3, r3, #12
 800a116:	493f      	ldr	r1, [pc, #252]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a118:	4313      	orrs	r3, r2
 800a11a:	628b      	str	r3, [r1, #40]	@ 0x28
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	3b01      	subs	r3, #1
 800a122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	3b01      	subs	r3, #1
 800a12c:	025b      	lsls	r3, r3, #9
 800a12e:	b29b      	uxth	r3, r3
 800a130:	431a      	orrs	r2, r3
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	3b01      	subs	r3, #1
 800a138:	041b      	lsls	r3, r3, #16
 800a13a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a13e:	431a      	orrs	r2, r3
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	691b      	ldr	r3, [r3, #16]
 800a144:	3b01      	subs	r3, #1
 800a146:	061b      	lsls	r3, r3, #24
 800a148:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a14c:	4931      	ldr	r1, [pc, #196]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a14e:	4313      	orrs	r3, r2
 800a150:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a152:	4b30      	ldr	r3, [pc, #192]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a156:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	695b      	ldr	r3, [r3, #20]
 800a15e:	492d      	ldr	r1, [pc, #180]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a160:	4313      	orrs	r3, r2
 800a162:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a164:	4b2b      	ldr	r3, [pc, #172]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a168:	f023 0220 	bic.w	r2, r3, #32
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	4928      	ldr	r1, [pc, #160]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a172:	4313      	orrs	r3, r2
 800a174:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a176:	4b27      	ldr	r3, [pc, #156]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17a:	4a26      	ldr	r2, [pc, #152]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a17c:	f023 0310 	bic.w	r3, r3, #16
 800a180:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a182:	4b24      	ldr	r3, [pc, #144]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a184:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a186:	4b24      	ldr	r3, [pc, #144]	@ (800a218 <RCCEx_PLL2_Config+0x160>)
 800a188:	4013      	ands	r3, r2
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	69d2      	ldr	r2, [r2, #28]
 800a18e:	00d2      	lsls	r2, r2, #3
 800a190:	4920      	ldr	r1, [pc, #128]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a192:	4313      	orrs	r3, r2
 800a194:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a196:	4b1f      	ldr	r3, [pc, #124]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a19a:	4a1e      	ldr	r2, [pc, #120]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a19c:	f043 0310 	orr.w	r3, r3, #16
 800a1a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d106      	bne.n	800a1b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a1a8:	4b1a      	ldr	r3, [pc, #104]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ac:	4a19      	ldr	r2, [pc, #100]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a1b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1b4:	e00f      	b.n	800a1d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d106      	bne.n	800a1ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a1bc:	4b15      	ldr	r3, [pc, #84]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c0:	4a14      	ldr	r2, [pc, #80]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1c8:	e005      	b.n	800a1d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a1ca:	4b12      	ldr	r3, [pc, #72]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ce:	4a11      	ldr	r2, [pc, #68]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a1d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a1d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a0e      	ldr	r2, [pc, #56]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a1e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1e2:	f7f9 fc11 	bl	8003a08 <HAL_GetTick>
 800a1e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a1e8:	e008      	b.n	800a1fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a1ea:	f7f9 fc0d 	bl	8003a08 <HAL_GetTick>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	1ad3      	subs	r3, r2, r3
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d901      	bls.n	800a1fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e006      	b.n	800a20a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a1fc:	4b05      	ldr	r3, [pc, #20]	@ (800a214 <RCCEx_PLL2_Config+0x15c>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a204:	2b00      	cmp	r3, #0
 800a206:	d0f0      	beq.n	800a1ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a208:	7bfb      	ldrb	r3, [r7, #15]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	58024400 	.word	0x58024400
 800a218:	ffff0007 	.word	0xffff0007

0800a21c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a22a:	4b53      	ldr	r3, [pc, #332]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a22e:	f003 0303 	and.w	r3, r3, #3
 800a232:	2b03      	cmp	r3, #3
 800a234:	d101      	bne.n	800a23a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e099      	b.n	800a36e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a23a:	4b4f      	ldr	r3, [pc, #316]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4a4e      	ldr	r2, [pc, #312]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a240:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a244:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a246:	f7f9 fbdf 	bl	8003a08 <HAL_GetTick>
 800a24a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a24c:	e008      	b.n	800a260 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a24e:	f7f9 fbdb 	bl	8003a08 <HAL_GetTick>
 800a252:	4602      	mov	r2, r0
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d901      	bls.n	800a260 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e086      	b.n	800a36e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a260:	4b45      	ldr	r3, [pc, #276]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1f0      	bne.n	800a24e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a26c:	4b42      	ldr	r3, [pc, #264]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a270:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	051b      	lsls	r3, r3, #20
 800a27a:	493f      	ldr	r1, [pc, #252]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a27c:	4313      	orrs	r3, r2
 800a27e:	628b      	str	r3, [r1, #40]	@ 0x28
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	3b01      	subs	r3, #1
 800a286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	3b01      	subs	r3, #1
 800a290:	025b      	lsls	r3, r3, #9
 800a292:	b29b      	uxth	r3, r3
 800a294:	431a      	orrs	r2, r3
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	041b      	lsls	r3, r3, #16
 800a29e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	691b      	ldr	r3, [r3, #16]
 800a2a8:	3b01      	subs	r3, #1
 800a2aa:	061b      	lsls	r3, r3, #24
 800a2ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a2b0:	4931      	ldr	r1, [pc, #196]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a2b6:	4b30      	ldr	r3, [pc, #192]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	695b      	ldr	r3, [r3, #20]
 800a2c2:	492d      	ldr	r1, [pc, #180]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a2c8:	4b2b      	ldr	r3, [pc, #172]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	699b      	ldr	r3, [r3, #24]
 800a2d4:	4928      	ldr	r1, [pc, #160]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a2da:	4b27      	ldr	r3, [pc, #156]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2de:	4a26      	ldr	r2, [pc, #152]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a2e6:	4b24      	ldr	r3, [pc, #144]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2ea:	4b24      	ldr	r3, [pc, #144]	@ (800a37c <RCCEx_PLL3_Config+0x160>)
 800a2ec:	4013      	ands	r3, r2
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	69d2      	ldr	r2, [r2, #28]
 800a2f2:	00d2      	lsls	r2, r2, #3
 800a2f4:	4920      	ldr	r1, [pc, #128]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a2fa:	4b1f      	ldr	r3, [pc, #124]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a304:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d106      	bne.n	800a31a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a30c:	4b1a      	ldr	r3, [pc, #104]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a310:	4a19      	ldr	r2, [pc, #100]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a312:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a316:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a318:	e00f      	b.n	800a33a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d106      	bne.n	800a32e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a320:	4b15      	ldr	r3, [pc, #84]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a324:	4a14      	ldr	r2, [pc, #80]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a326:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a32a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a32c:	e005      	b.n	800a33a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a32e:	4b12      	ldr	r3, [pc, #72]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a332:	4a11      	ldr	r2, [pc, #68]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a334:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a338:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a33a:	4b0f      	ldr	r3, [pc, #60]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a0e      	ldr	r2, [pc, #56]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a346:	f7f9 fb5f 	bl	8003a08 <HAL_GetTick>
 800a34a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a34c:	e008      	b.n	800a360 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a34e:	f7f9 fb5b 	bl	8003a08 <HAL_GetTick>
 800a352:	4602      	mov	r2, r0
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	1ad3      	subs	r3, r2, r3
 800a358:	2b02      	cmp	r3, #2
 800a35a:	d901      	bls.n	800a360 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a35c:	2303      	movs	r3, #3
 800a35e:	e006      	b.n	800a36e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a360:	4b05      	ldr	r3, [pc, #20]	@ (800a378 <RCCEx_PLL3_Config+0x15c>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d0f0      	beq.n	800a34e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a36c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	58024400 	.word	0x58024400
 800a37c:	ffff0007 	.word	0xffff0007

0800a380 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d101      	bne.n	800a392 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e10f      	b.n	800a5b2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2200      	movs	r2, #0
 800a396:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a87      	ldr	r2, [pc, #540]	@ (800a5bc <HAL_SPI_Init+0x23c>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d00f      	beq.n	800a3c2 <HAL_SPI_Init+0x42>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a86      	ldr	r2, [pc, #536]	@ (800a5c0 <HAL_SPI_Init+0x240>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d00a      	beq.n	800a3c2 <HAL_SPI_Init+0x42>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a84      	ldr	r2, [pc, #528]	@ (800a5c4 <HAL_SPI_Init+0x244>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d005      	beq.n	800a3c2 <HAL_SPI_Init+0x42>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	2b0f      	cmp	r3, #15
 800a3bc:	d901      	bls.n	800a3c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e0f7      	b.n	800a5b2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 ff22 	bl	800b20c <SPI_GetPacketSize>
 800a3c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a7b      	ldr	r2, [pc, #492]	@ (800a5bc <HAL_SPI_Init+0x23c>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d00c      	beq.n	800a3ee <HAL_SPI_Init+0x6e>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a79      	ldr	r2, [pc, #484]	@ (800a5c0 <HAL_SPI_Init+0x240>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d007      	beq.n	800a3ee <HAL_SPI_Init+0x6e>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a78      	ldr	r2, [pc, #480]	@ (800a5c4 <HAL_SPI_Init+0x244>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d002      	beq.n	800a3ee <HAL_SPI_Init+0x6e>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2b08      	cmp	r3, #8
 800a3ec:	d811      	bhi.n	800a412 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a3f2:	4a72      	ldr	r2, [pc, #456]	@ (800a5bc <HAL_SPI_Init+0x23c>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d009      	beq.n	800a40c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a70      	ldr	r2, [pc, #448]	@ (800a5c0 <HAL_SPI_Init+0x240>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d004      	beq.n	800a40c <HAL_SPI_Init+0x8c>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4a6f      	ldr	r2, [pc, #444]	@ (800a5c4 <HAL_SPI_Init+0x244>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d104      	bne.n	800a416 <HAL_SPI_Init+0x96>
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2b10      	cmp	r3, #16
 800a410:	d901      	bls.n	800a416 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a412:	2301      	movs	r3, #1
 800a414:	e0cd      	b.n	800a5b2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d106      	bne.n	800a430 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2200      	movs	r2, #0
 800a426:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f7f8 fdcc 	bl	8002fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2202      	movs	r2, #2
 800a434:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	681a      	ldr	r2, [r3, #0]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f022 0201 	bic.w	r2, r2, #1
 800a446:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a452:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a45c:	d119      	bne.n	800a492 <HAL_SPI_Init+0x112>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a466:	d103      	bne.n	800a470 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d008      	beq.n	800a482 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a474:	2b00      	cmp	r3, #0
 800a476:	d10c      	bne.n	800a492 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a47c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a480:	d107      	bne.n	800a492 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a490:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d00f      	beq.n	800a4be <HAL_SPI_Init+0x13e>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	2b06      	cmp	r3, #6
 800a4a4:	d90b      	bls.n	800a4be <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	430a      	orrs	r2, r1
 800a4ba:	601a      	str	r2, [r3, #0]
 800a4bc:	e007      	b.n	800a4ce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a4cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	69da      	ldr	r2, [r3, #28]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4d6:	431a      	orrs	r2, r3
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4e0:	ea42 0103 	orr.w	r1, r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	68da      	ldr	r2, [r3, #12]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	430a      	orrs	r2, r1
 800a4ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4f8:	431a      	orrs	r2, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4fe:	431a      	orrs	r2, r3
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	699b      	ldr	r3, [r3, #24]
 800a504:	431a      	orrs	r2, r3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	691b      	ldr	r3, [r3, #16]
 800a50a:	431a      	orrs	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	695b      	ldr	r3, [r3, #20]
 800a510:	431a      	orrs	r2, r3
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	431a      	orrs	r2, r3
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	431a      	orrs	r2, r3
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a522:	431a      	orrs	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	431a      	orrs	r2, r3
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a52e:	ea42 0103 	orr.w	r1, r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	430a      	orrs	r2, r1
 800a53c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d113      	bne.n	800a56e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	689b      	ldr	r3, [r3, #8]
 800a54c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a558:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a56c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f022 0201 	bic.w	r2, r2, #1
 800a57c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00a      	beq.n	800a5a0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	68db      	ldr	r3, [r3, #12]
 800a590:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	430a      	orrs	r2, r1
 800a59e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	40013000 	.word	0x40013000
 800a5c0:	40003800 	.word	0x40003800
 800a5c4:	40003c00 	.word	0x40003c00

0800a5c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b08e      	sub	sp, #56	@ 0x38
 800a5cc:	af02      	add	r7, sp, #8
 800a5ce:	60f8      	str	r0, [r7, #12]
 800a5d0:	60b9      	str	r1, [r7, #8]
 800a5d2:	607a      	str	r2, [r7, #4]
 800a5d4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3320      	adds	r3, #32
 800a5dc:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	3330      	adds	r3, #48	@ 0x30
 800a5e4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ea:	095b      	lsrs	r3, r3, #5
 800a5ec:	b29b      	uxth	r3, r3
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a5f2:	f7f9 fa09 	bl	8003a08 <HAL_GetTick>
 800a5f6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800a5f8:	887b      	ldrh	r3, [r7, #2]
 800a5fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800a5fc:	887b      	ldrh	r3, [r7, #2]
 800a5fe:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a606:	b2db      	uxtb	r3, r3
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d001      	beq.n	800a610 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800a60c:	2302      	movs	r3, #2
 800a60e:	e310      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d005      	beq.n	800a622 <HAL_SPI_TransmitReceive+0x5a>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <HAL_SPI_TransmitReceive+0x5a>
 800a61c:	887b      	ldrh	r3, [r7, #2]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d101      	bne.n	800a626 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	e305      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d101      	bne.n	800a634 <HAL_SPI_TransmitReceive+0x6c>
 800a630:	2302      	movs	r3, #2
 800a632:	e2fe      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2201      	movs	r2, #1
 800a638:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2205      	movs	r2, #5
 800a640:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2200      	movs	r2, #0
 800a648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	887a      	ldrh	r2, [r7, #2]
 800a656:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	887a      	ldrh	r2, [r7, #2]
 800a65e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	68ba      	ldr	r2, [r7, #8]
 800a666:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	887a      	ldrh	r2, [r7, #2]
 800a66c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	887a      	ldrh	r2, [r7, #2]
 800a674:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2200      	movs	r2, #0
 800a67c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	68da      	ldr	r2, [r3, #12]
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800a692:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4a70      	ldr	r2, [pc, #448]	@ (800a85c <HAL_SPI_TransmitReceive+0x294>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d009      	beq.n	800a6b2 <HAL_SPI_TransmitReceive+0xea>
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a6f      	ldr	r2, [pc, #444]	@ (800a860 <HAL_SPI_TransmitReceive+0x298>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d004      	beq.n	800a6b2 <HAL_SPI_TransmitReceive+0xea>
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a6d      	ldr	r2, [pc, #436]	@ (800a864 <HAL_SPI_TransmitReceive+0x29c>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d102      	bne.n	800a6b8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800a6b2:	2310      	movs	r3, #16
 800a6b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a6b6:	e001      	b.n	800a6bc <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800a6b8:	2308      	movs	r3, #8
 800a6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	685a      	ldr	r2, [r3, #4]
 800a6c2:	4b69      	ldr	r3, [pc, #420]	@ (800a868 <HAL_SPI_TransmitReceive+0x2a0>)
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	8879      	ldrh	r1, [r7, #2]
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	6812      	ldr	r2, [r2, #0]
 800a6cc:	430b      	orrs	r3, r1
 800a6ce:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f042 0201 	orr.w	r2, r2, #1
 800a6de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a6e8:	d107      	bne.n	800a6fa <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	2b0f      	cmp	r3, #15
 800a700:	f240 80a2 	bls.w	800a848 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800a704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a706:	089b      	lsrs	r3, r3, #2
 800a708:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a70a:	e094      	b.n	800a836 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	695b      	ldr	r3, [r3, #20]
 800a712:	f003 0302 	and.w	r3, r3, #2
 800a716:	2b02      	cmp	r3, #2
 800a718:	d120      	bne.n	800a75c <HAL_SPI_TransmitReceive+0x194>
 800a71a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01d      	beq.n	800a75c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a720:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a722:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a726:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a728:	429a      	cmp	r2, r3
 800a72a:	d217      	bcs.n	800a75c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6812      	ldr	r2, [r2, #0]
 800a736:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a73c:	1d1a      	adds	r2, r3, #4
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a748:	b29b      	uxth	r3, r3
 800a74a:	3b01      	subs	r3, #1
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a75a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	695b      	ldr	r3, [r3, #20]
 800a762:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a764:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a766:	2b00      	cmp	r3, #0
 800a768:	d065      	beq.n	800a836 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	695b      	ldr	r3, [r3, #20]
 800a770:	f003 0301 	and.w	r3, r3, #1
 800a774:	2b01      	cmp	r3, #1
 800a776:	d118      	bne.n	800a7aa <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681a      	ldr	r2, [r3, #0]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a780:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a782:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a788:	1d1a      	adds	r2, r3, #4
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a794:	b29b      	uxth	r3, r3
 800a796:	3b01      	subs	r3, #1
 800a798:	b29a      	uxth	r2, r3
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a7a8:	e045      	b.n	800a836 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a7aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a7ac:	8bfb      	ldrh	r3, [r7, #30]
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d21d      	bcs.n	800a7ee <HAL_SPI_TransmitReceive+0x226>
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d018      	beq.n	800a7ee <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a7c6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7cc:	1d1a      	adds	r2, r3, #4
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	b29a      	uxth	r2, r3
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a7ec:	e023      	b.n	800a836 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7ee:	f7f9 f90b 	bl	8003a08 <HAL_GetTick>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d803      	bhi.n	800a806 <HAL_SPI_TransmitReceive+0x23e>
 800a7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a800:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a804:	d102      	bne.n	800a80c <HAL_SPI_TransmitReceive+0x244>
 800a806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d114      	bne.n	800a836 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 fc2f 	bl	800b070 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a818:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2201      	movs	r2, #1
 800a826:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a832:	2303      	movs	r3, #3
 800a834:	e1fd      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a836:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f47f af67 	bne.w	800a70c <HAL_SPI_TransmitReceive+0x144>
 800a83e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a840:	2b00      	cmp	r3, #0
 800a842:	f47f af63 	bne.w	800a70c <HAL_SPI_TransmitReceive+0x144>
 800a846:	e1ce      	b.n	800abe6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	2b07      	cmp	r3, #7
 800a84e:	f240 81c2 	bls.w	800abd6 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800a852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a854:	085b      	lsrs	r3, r3, #1
 800a856:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a858:	e0c9      	b.n	800a9ee <HAL_SPI_TransmitReceive+0x426>
 800a85a:	bf00      	nop
 800a85c:	40013000 	.word	0x40013000
 800a860:	40003800 	.word	0x40003800
 800a864:	40003c00 	.word	0x40003c00
 800a868:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	695b      	ldr	r3, [r3, #20]
 800a872:	f003 0302 	and.w	r3, r3, #2
 800a876:	2b02      	cmp	r3, #2
 800a878:	d11f      	bne.n	800a8ba <HAL_SPI_TransmitReceive+0x2f2>
 800a87a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d01c      	beq.n	800a8ba <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a880:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a882:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a886:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a888:	429a      	cmp	r2, r3
 800a88a:	d216      	bcs.n	800a8ba <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a890:	881a      	ldrh	r2, [r3, #0]
 800a892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a894:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a89a:	1c9a      	adds	r2, r3, #2
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	b29a      	uxth	r2, r3
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a8b8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	695b      	ldr	r3, [r3, #20]
 800a8c0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a8c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f000 8092 	beq.w	800a9ee <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	695b      	ldr	r3, [r3, #20]
 800a8d0:	f003 0301 	and.w	r3, r3, #1
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d118      	bne.n	800a90a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8dc:	6a3a      	ldr	r2, [r7, #32]
 800a8de:	8812      	ldrh	r2, [r2, #0]
 800a8e0:	b292      	uxth	r2, r2
 800a8e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8e8:	1c9a      	adds	r2, r3, #2
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a906:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a908:	e071      	b.n	800a9ee <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a90a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a90c:	8bfb      	ldrh	r3, [r7, #30]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d228      	bcs.n	800a964 <HAL_SPI_TransmitReceive+0x39c>
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d023      	beq.n	800a964 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a920:	6a3a      	ldr	r2, [r7, #32]
 800a922:	8812      	ldrh	r2, [r2, #0]
 800a924:	b292      	uxth	r2, r2
 800a926:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a92c:	1c9a      	adds	r2, r3, #2
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a936:	6a3a      	ldr	r2, [r7, #32]
 800a938:	8812      	ldrh	r2, [r2, #0]
 800a93a:	b292      	uxth	r2, r2
 800a93c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a942:	1c9a      	adds	r2, r3, #2
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a94e:	b29b      	uxth	r3, r3
 800a950:	3b02      	subs	r3, #2
 800a952:	b29a      	uxth	r2, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a960:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a962:	e044      	b.n	800a9ee <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a964:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a966:	2b01      	cmp	r3, #1
 800a968:	d11d      	bne.n	800a9a6 <HAL_SPI_TransmitReceive+0x3de>
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a970:	2b00      	cmp	r3, #0
 800a972:	d018      	beq.n	800a9a6 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a978:	6a3a      	ldr	r2, [r7, #32]
 800a97a:	8812      	ldrh	r2, [r2, #0]
 800a97c:	b292      	uxth	r2, r2
 800a97e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a984:	1c9a      	adds	r2, r3, #2
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a990:	b29b      	uxth	r3, r3
 800a992:	3b01      	subs	r3, #1
 800a994:	b29a      	uxth	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a9a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a9a4:	e023      	b.n	800a9ee <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9a6:	f7f9 f82f 	bl	8003a08 <HAL_GetTick>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	69bb      	ldr	r3, [r7, #24]
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d803      	bhi.n	800a9be <HAL_SPI_TransmitReceive+0x3f6>
 800a9b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9bc:	d102      	bne.n	800a9c4 <HAL_SPI_TransmitReceive+0x3fc>
 800a9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d114      	bne.n	800a9ee <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f000 fb53 	bl	800b070 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e121      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a9ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f47f af3b 	bne.w	800a86c <HAL_SPI_TransmitReceive+0x2a4>
 800a9f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f47f af37 	bne.w	800a86c <HAL_SPI_TransmitReceive+0x2a4>
 800a9fe:	e0f2      	b.n	800abe6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	695b      	ldr	r3, [r3, #20]
 800aa06:	f003 0302 	and.w	r3, r3, #2
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d121      	bne.n	800aa52 <HAL_SPI_TransmitReceive+0x48a>
 800aa0e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d01e      	beq.n	800aa52 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800aa14:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800aa16:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800aa18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa1a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d218      	bcs.n	800aa52 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	3320      	adds	r3, #32
 800aa2a:	7812      	ldrb	r2, [r2, #0]
 800aa2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa32:	1c5a      	adds	r2, r3, #1
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	3b01      	subs	r3, #1
 800aa42:	b29a      	uxth	r2, r3
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800aa50:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	695b      	ldr	r3, [r3, #20]
 800aa58:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800aa5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 80ba 	beq.w	800abd6 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	695b      	ldr	r3, [r3, #20]
 800aa68:	f003 0301 	and.w	r3, r3, #1
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d11b      	bne.n	800aaa8 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa7c:	7812      	ldrb	r2, [r2, #0]
 800aa7e:	b2d2      	uxtb	r2, r2
 800aa80:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa86:	1c5a      	adds	r2, r3, #1
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aa92:	b29b      	uxth	r3, r3
 800aa94:	3b01      	subs	r3, #1
 800aa96:	b29a      	uxth	r2, r3
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aaa4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aaa6:	e096      	b.n	800abd6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800aaa8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800aaaa:	8bfb      	ldrh	r3, [r7, #30]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d24a      	bcs.n	800ab46 <HAL_SPI_TransmitReceive+0x57e>
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d045      	beq.n	800ab46 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aac6:	7812      	ldrb	r2, [r2, #0]
 800aac8:	b2d2      	uxtb	r2, r2
 800aaca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aad0:	1c5a      	adds	r2, r3, #1
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aae2:	7812      	ldrb	r2, [r2, #0]
 800aae4:	b2d2      	uxtb	r2, r2
 800aae6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aaec:	1c5a      	adds	r2, r3, #1
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aafe:	7812      	ldrb	r2, [r2, #0]
 800ab00:	b2d2      	uxtb	r2, r2
 800ab02:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab08:	1c5a      	adds	r2, r3, #1
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab1a:	7812      	ldrb	r2, [r2, #0]
 800ab1c:	b2d2      	uxtb	r2, r2
 800ab1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab24:	1c5a      	adds	r2, r3, #1
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	3b04      	subs	r3, #4
 800ab34:	b29a      	uxth	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab42:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ab44:	e047      	b.n	800abd6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800ab46:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ab48:	2b03      	cmp	r3, #3
 800ab4a:	d820      	bhi.n	800ab8e <HAL_SPI_TransmitReceive+0x5c6>
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d01b      	beq.n	800ab8e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab62:	7812      	ldrb	r2, [r2, #0]
 800ab64:	b2d2      	uxtb	r2, r2
 800ab66:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab6c:	1c5a      	adds	r2, r3, #1
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	3b01      	subs	r3, #1
 800ab7c:	b29a      	uxth	r2, r3
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab8a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ab8c:	e023      	b.n	800abd6 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab8e:	f7f8 ff3b 	bl	8003a08 <HAL_GetTick>
 800ab92:	4602      	mov	r2, r0
 800ab94:	69bb      	ldr	r3, [r7, #24]
 800ab96:	1ad3      	subs	r3, r2, r3
 800ab98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d803      	bhi.n	800aba6 <HAL_SPI_TransmitReceive+0x5de>
 800ab9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba4:	d102      	bne.n	800abac <HAL_SPI_TransmitReceive+0x5e4>
 800aba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d114      	bne.n	800abd6 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800abac:	68f8      	ldr	r0, [r7, #12]
 800abae:	f000 fa5f 	bl	800b070 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2201      	movs	r2, #1
 800abc6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2200      	movs	r2, #0
 800abce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800abd2:	2303      	movs	r3, #3
 800abd4:	e02d      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800abd6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800abd8:	2b00      	cmp	r3, #0
 800abda:	f47f af11 	bne.w	800aa00 <HAL_SPI_TransmitReceive+0x438>
 800abde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f47f af0d 	bne.w	800aa00 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	9300      	str	r3, [sp, #0]
 800abea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abec:	2200      	movs	r2, #0
 800abee:	2108      	movs	r1, #8
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f000 fadd 	bl	800b1b0 <SPI_WaitOnFlagUntilTimeout>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d007      	beq.n	800ac0c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac02:	f043 0220 	orr.w	r2, r3, #32
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ac0c:	68f8      	ldr	r0, [r7, #12]
 800ac0e:	f000 fa2f 	bl	800b070 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2201      	movs	r2, #1
 800ac16:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d001      	beq.n	800ac30 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	e000      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800ac30:	2300      	movs	r3, #0
  }
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3730      	adds	r7, #48	@ 0x30
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop

0800ac3c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b08a      	sub	sp, #40	@ 0x28
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	691b      	ldr	r3, [r3, #16]
 800ac4a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	695b      	ldr	r3, [r3, #20]
 800ac52:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800ac54:	6a3a      	ldr	r2, [r7, #32]
 800ac56:	69fb      	ldr	r3, [r7, #28]
 800ac58:	4013      	ands	r3, r2
 800ac5a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800ac64:	2300      	movs	r3, #0
 800ac66:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ac6e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	3330      	adds	r3, #48	@ 0x30
 800ac76:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d010      	beq.n	800aca4 <HAL_SPI_IRQHandler+0x68>
 800ac82:	6a3b      	ldr	r3, [r7, #32]
 800ac84:	f003 0308 	and.w	r3, r3, #8
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00b      	beq.n	800aca4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	699a      	ldr	r2, [r3, #24]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac9a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 f9c3 	bl	800b028 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800aca2:	e192      	b.n	800afca <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d113      	bne.n	800acd6 <HAL_SPI_IRQHandler+0x9a>
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	f003 0320 	and.w	r3, r3, #32
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10e      	bne.n	800acd6 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d009      	beq.n	800acd6 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	4798      	blx	r3
    hspi->RxISR(hspi);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	4798      	blx	r3
    handled = 1UL;
 800acd2:	2301      	movs	r3, #1
 800acd4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d10f      	bne.n	800ad00 <HAL_SPI_IRQHandler+0xc4>
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	f003 0301 	and.w	r3, r3, #1
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00a      	beq.n	800ad00 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800acea:	69bb      	ldr	r3, [r7, #24]
 800acec:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d105      	bne.n	800ad00 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	4798      	blx	r3
    handled = 1UL;
 800acfc:	2301      	movs	r3, #1
 800acfe:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	f003 0320 	and.w	r3, r3, #32
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10f      	bne.n	800ad2a <HAL_SPI_IRQHandler+0xee>
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	f003 0302 	and.w	r3, r3, #2
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d00a      	beq.n	800ad2a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ad14:	69bb      	ldr	r3, [r7, #24]
 800ad16:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d105      	bne.n	800ad2a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	4798      	blx	r3
    handled = 1UL;
 800ad26:	2301      	movs	r3, #1
 800ad28:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800ad2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	f040 8147 	bne.w	800afc0 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	f003 0308 	and.w	r3, r3, #8
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 808b 	beq.w	800ae54 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	699a      	ldr	r2, [r3, #24]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f042 0208 	orr.w	r2, r2, #8
 800ad4c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	699a      	ldr	r2, [r3, #24]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f042 0210 	orr.w	r2, r2, #16
 800ad5c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	699a      	ldr	r2, [r3, #24]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad6c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	691a      	ldr	r2, [r3, #16]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f022 0208 	bic.w	r2, r2, #8
 800ad7c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d13d      	bne.n	800ae08 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800ad8c:	e036      	b.n	800adfc <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	2b0f      	cmp	r3, #15
 800ad94:	d90b      	bls.n	800adae <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad9e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ada0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ada6:	1d1a      	adds	r2, r3, #4
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	665a      	str	r2, [r3, #100]	@ 0x64
 800adac:	e01d      	b.n	800adea <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	68db      	ldr	r3, [r3, #12]
 800adb2:	2b07      	cmp	r3, #7
 800adb4:	d90b      	bls.n	800adce <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	8812      	ldrh	r2, [r2, #0]
 800adbe:	b292      	uxth	r2, r2
 800adc0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800adc6:	1c9a      	adds	r2, r3, #2
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	665a      	str	r2, [r3, #100]	@ 0x64
 800adcc:	e00d      	b.n	800adea <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800adda:	7812      	ldrb	r2, [r2, #0]
 800addc:	b2d2      	uxtb	r2, r2
 800adde:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ade4:	1c5a      	adds	r2, r3, #1
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	3b01      	subs	r3, #1
 800adf4:	b29a      	uxth	r2, r3
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ae02:	b29b      	uxth	r3, r3
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d1c2      	bne.n	800ad8e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f000 f931 	bl	800b070 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2201      	movs	r2, #1
 800ae12:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d003      	beq.n	800ae28 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f000 f8f7 	bl	800b014 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ae26:	e0d0      	b.n	800afca <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800ae28:	7cfb      	ldrb	r3, [r7, #19]
 800ae2a:	2b05      	cmp	r3, #5
 800ae2c:	d103      	bne.n	800ae36 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 f8e6 	bl	800b000 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800ae34:	e0c6      	b.n	800afc4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800ae36:	7cfb      	ldrb	r3, [r7, #19]
 800ae38:	2b04      	cmp	r3, #4
 800ae3a:	d103      	bne.n	800ae44 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 f8d5 	bl	800afec <HAL_SPI_RxCpltCallback>
    return;
 800ae42:	e0bf      	b.n	800afc4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ae44:	7cfb      	ldrb	r3, [r7, #19]
 800ae46:	2b03      	cmp	r3, #3
 800ae48:	f040 80bc 	bne.w	800afc4 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 f8c3 	bl	800afd8 <HAL_SPI_TxCpltCallback>
    return;
 800ae52:	e0b7      	b.n	800afc4 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f000 80b5 	beq.w	800afca <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00f      	beq.n	800ae8a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae70:	f043 0204 	orr.w	r2, r3, #4
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	699a      	ldr	r2, [r3, #24]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae88:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00f      	beq.n	800aeb4 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae9a:	f043 0201 	orr.w	r2, r3, #1
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	699a      	ldr	r2, [r3, #24]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aeb2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d00f      	beq.n	800aede <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aec4:	f043 0208 	orr.w	r2, r3, #8
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	699a      	ldr	r2, [r3, #24]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aedc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	f003 0320 	and.w	r3, r3, #32
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00f      	beq.n	800af08 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aeee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	699a      	ldr	r2, [r3, #24]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f042 0220 	orr.w	r2, r2, #32
 800af06:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d05a      	beq.n	800afc8 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681a      	ldr	r2, [r3, #0]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f022 0201 	bic.w	r2, r2, #1
 800af20:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	6919      	ldr	r1, [r3, #16]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	4b28      	ldr	r3, [pc, #160]	@ (800afd0 <HAL_SPI_IRQHandler+0x394>)
 800af2e:	400b      	ands	r3, r1
 800af30:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800af38:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800af3c:	d138      	bne.n	800afb0 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	689a      	ldr	r2, [r3, #8]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800af4c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af52:	2b00      	cmp	r3, #0
 800af54:	d013      	beq.n	800af7e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af5a:	4a1e      	ldr	r2, [pc, #120]	@ (800afd4 <HAL_SPI_IRQHandler+0x398>)
 800af5c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af62:	4618      	mov	r0, r3
 800af64:	f7f9 fcb2 	bl	80048cc <HAL_DMA_Abort_IT>
 800af68:	4603      	mov	r3, r0
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d007      	beq.n	800af7e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af74:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af82:	2b00      	cmp	r3, #0
 800af84:	d020      	beq.n	800afc8 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af8a:	4a12      	ldr	r2, [pc, #72]	@ (800afd4 <HAL_SPI_IRQHandler+0x398>)
 800af8c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af92:	4618      	mov	r0, r3
 800af94:	f7f9 fc9a 	bl	80048cc <HAL_DMA_Abort_IT>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d014      	beq.n	800afc8 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afa4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800afae:	e00b      	b.n	800afc8 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 f82b 	bl	800b014 <HAL_SPI_ErrorCallback>
    return;
 800afbe:	e003      	b.n	800afc8 <HAL_SPI_IRQHandler+0x38c>
    return;
 800afc0:	bf00      	nop
 800afc2:	e002      	b.n	800afca <HAL_SPI_IRQHandler+0x38e>
    return;
 800afc4:	bf00      	nop
 800afc6:	e000      	b.n	800afca <HAL_SPI_IRQHandler+0x38e>
    return;
 800afc8:	bf00      	nop
  }
}
 800afca:	3728      	adds	r7, #40	@ 0x28
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}
 800afd0:	fffffc94 	.word	0xfffffc94
 800afd4:	0800b03d 	.word	0x0800b03d

0800afd8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b008:	bf00      	nop
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b01c:	bf00      	nop
 800b01e:	370c      	adds	r7, #12
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800b030:	bf00      	nop
 800b032:	370c      	adds	r7, #12
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b048:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2200      	movs	r2, #0
 800b056:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2201      	movs	r2, #1
 800b05e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f7ff ffd6 	bl	800b014 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b068:	bf00      	nop
 800b06a:	3710      	adds	r7, #16
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b070:	b480      	push	{r7}
 800b072:	b085      	sub	sp, #20
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	695b      	ldr	r3, [r3, #20]
 800b07e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	699a      	ldr	r2, [r3, #24]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f042 0208 	orr.w	r2, r2, #8
 800b08e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	699a      	ldr	r2, [r3, #24]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f042 0210 	orr.w	r2, r2, #16
 800b09e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f022 0201 	bic.w	r2, r2, #1
 800b0ae:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	6919      	ldr	r1, [r3, #16]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	4b3c      	ldr	r3, [pc, #240]	@ (800b1ac <SPI_CloseTransfer+0x13c>)
 800b0bc:	400b      	ands	r3, r1
 800b0be:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	689a      	ldr	r2, [r3, #8]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800b0ce:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	2b04      	cmp	r3, #4
 800b0da:	d014      	beq.n	800b106 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	f003 0320 	and.w	r3, r3, #32
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d00f      	beq.n	800b106 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b0ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	699a      	ldr	r2, [r3, #24]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f042 0220 	orr.w	r2, r2, #32
 800b104:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	2b03      	cmp	r3, #3
 800b110:	d014      	beq.n	800b13c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00f      	beq.n	800b13c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b122:	f043 0204 	orr.w	r2, r3, #4
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	699a      	ldr	r2, [r3, #24]
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b13a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b142:	2b00      	cmp	r3, #0
 800b144:	d00f      	beq.n	800b166 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b14c:	f043 0201 	orr.w	r2, r3, #1
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	699a      	ldr	r2, [r3, #24]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b164:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d00f      	beq.n	800b190 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b176:	f043 0208 	orr.w	r2, r3, #8
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	699a      	ldr	r2, [r3, #24]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b18e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2200      	movs	r2, #0
 800b19c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800b1a0:	bf00      	nop
 800b1a2:	3714      	adds	r7, #20
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr
 800b1ac:	fffffc90 	.word	0xfffffc90

0800b1b0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b084      	sub	sp, #16
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	60f8      	str	r0, [r7, #12]
 800b1b8:	60b9      	str	r1, [r7, #8]
 800b1ba:	603b      	str	r3, [r7, #0]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b1c0:	e010      	b.n	800b1e4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1c2:	f7f8 fc21 	bl	8003a08 <HAL_GetTick>
 800b1c6:	4602      	mov	r2, r0
 800b1c8:	69bb      	ldr	r3, [r7, #24]
 800b1ca:	1ad3      	subs	r3, r2, r3
 800b1cc:	683a      	ldr	r2, [r7, #0]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d803      	bhi.n	800b1da <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1d8:	d102      	bne.n	800b1e0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d101      	bne.n	800b1e4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b1e0:	2303      	movs	r3, #3
 800b1e2:	e00f      	b.n	800b204 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	695a      	ldr	r2, [r3, #20]
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	68ba      	ldr	r2, [r7, #8]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	bf0c      	ite	eq
 800b1f4:	2301      	moveq	r3, #1
 800b1f6:	2300      	movne	r3, #0
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	461a      	mov	r2, r3
 800b1fc:	79fb      	ldrb	r3, [r7, #7]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d0df      	beq.n	800b1c2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b085      	sub	sp, #20
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b218:	095b      	lsrs	r3, r3, #5
 800b21a:	3301      	adds	r3, #1
 800b21c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	68db      	ldr	r3, [r3, #12]
 800b222:	3301      	adds	r3, #1
 800b224:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	3307      	adds	r3, #7
 800b22a:	08db      	lsrs	r3, r3, #3
 800b22c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	fb02 f303 	mul.w	r3, r2, r3
}
 800b236:	4618      	mov	r0, r3
 800b238:	3714      	adds	r7, #20
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr

0800b242 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b242:	b580      	push	{r7, lr}
 800b244:	b082      	sub	sp, #8
 800b246:	af00      	add	r7, sp, #0
 800b248:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d101      	bne.n	800b254 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b250:	2301      	movs	r3, #1
 800b252:	e049      	b.n	800b2e8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b25a:	b2db      	uxtb	r3, r3
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d106      	bne.n	800b26e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 f841 	bl	800b2f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2202      	movs	r2, #2
 800b272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	3304      	adds	r3, #4
 800b27e:	4619      	mov	r1, r3
 800b280:	4610      	mov	r0, r2
 800b282:	f000 fc7d 	bl	800bb80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2201      	movs	r2, #1
 800b28a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2201      	movs	r2, #1
 800b292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2201      	movs	r2, #1
 800b29a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2e6:	2300      	movs	r3, #0
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}

0800b2f0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b083      	sub	sp, #12
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b304:	b480      	push	{r7}
 800b306:	b085      	sub	sp, #20
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b312:	b2db      	uxtb	r3, r3
 800b314:	2b01      	cmp	r3, #1
 800b316:	d001      	beq.n	800b31c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b318:	2301      	movs	r3, #1
 800b31a:	e05e      	b.n	800b3da <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2202      	movs	r2, #2
 800b320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	68da      	ldr	r2, [r3, #12]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f042 0201 	orr.w	r2, r2, #1
 800b332:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a2b      	ldr	r2, [pc, #172]	@ (800b3e8 <HAL_TIM_Base_Start_IT+0xe4>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d02c      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b346:	d027      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4a27      	ldr	r2, [pc, #156]	@ (800b3ec <HAL_TIM_Base_Start_IT+0xe8>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d022      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a26      	ldr	r2, [pc, #152]	@ (800b3f0 <HAL_TIM_Base_Start_IT+0xec>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d01d      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a24      	ldr	r2, [pc, #144]	@ (800b3f4 <HAL_TIM_Base_Start_IT+0xf0>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d018      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4a23      	ldr	r2, [pc, #140]	@ (800b3f8 <HAL_TIM_Base_Start_IT+0xf4>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d013      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4a21      	ldr	r2, [pc, #132]	@ (800b3fc <HAL_TIM_Base_Start_IT+0xf8>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d00e      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a20      	ldr	r2, [pc, #128]	@ (800b400 <HAL_TIM_Base_Start_IT+0xfc>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d009      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a1e      	ldr	r2, [pc, #120]	@ (800b404 <HAL_TIM_Base_Start_IT+0x100>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d004      	beq.n	800b398 <HAL_TIM_Base_Start_IT+0x94>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a1d      	ldr	r2, [pc, #116]	@ (800b408 <HAL_TIM_Base_Start_IT+0x104>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d115      	bne.n	800b3c4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	689a      	ldr	r2, [r3, #8]
 800b39e:	4b1b      	ldr	r3, [pc, #108]	@ (800b40c <HAL_TIM_Base_Start_IT+0x108>)
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b06      	cmp	r3, #6
 800b3a8:	d015      	beq.n	800b3d6 <HAL_TIM_Base_Start_IT+0xd2>
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3b0:	d011      	beq.n	800b3d6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	681a      	ldr	r2, [r3, #0]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f042 0201 	orr.w	r2, r2, #1
 800b3c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3c2:	e008      	b.n	800b3d6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	681a      	ldr	r2, [r3, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f042 0201 	orr.w	r2, r2, #1
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	e000      	b.n	800b3d8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b3d8:	2300      	movs	r3, #0
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3714      	adds	r7, #20
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e4:	4770      	bx	lr
 800b3e6:	bf00      	nop
 800b3e8:	40010000 	.word	0x40010000
 800b3ec:	40000400 	.word	0x40000400
 800b3f0:	40000800 	.word	0x40000800
 800b3f4:	40000c00 	.word	0x40000c00
 800b3f8:	40010400 	.word	0x40010400
 800b3fc:	40001800 	.word	0x40001800
 800b400:	40014000 	.word	0x40014000
 800b404:	4000e000 	.word	0x4000e000
 800b408:	4000e400 	.word	0x4000e400
 800b40c:	00010007 	.word	0x00010007

0800b410 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d101      	bne.n	800b422 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b41e:	2301      	movs	r3, #1
 800b420:	e049      	b.n	800b4b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d106      	bne.n	800b43c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2200      	movs	r2, #0
 800b432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7f8 f83a 	bl	80034b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2202      	movs	r2, #2
 800b440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681a      	ldr	r2, [r3, #0]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	3304      	adds	r3, #4
 800b44c:	4619      	mov	r1, r3
 800b44e:	4610      	mov	r0, r2
 800b450:	f000 fb96 	bl	800bb80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2201      	movs	r2, #1
 800b458:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2201      	movs	r2, #1
 800b470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2201      	movs	r2, #1
 800b480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2201      	movs	r2, #1
 800b490:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2201      	movs	r2, #1
 800b498:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
	...

0800b4c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d109      	bne.n	800b4e4 <HAL_TIM_PWM_Start+0x24>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	bf14      	ite	ne
 800b4dc:	2301      	movne	r3, #1
 800b4de:	2300      	moveq	r3, #0
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	e03c      	b.n	800b55e <HAL_TIM_PWM_Start+0x9e>
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	2b04      	cmp	r3, #4
 800b4e8:	d109      	bne.n	800b4fe <HAL_TIM_PWM_Start+0x3e>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	bf14      	ite	ne
 800b4f6:	2301      	movne	r3, #1
 800b4f8:	2300      	moveq	r3, #0
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	e02f      	b.n	800b55e <HAL_TIM_PWM_Start+0x9e>
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	2b08      	cmp	r3, #8
 800b502:	d109      	bne.n	800b518 <HAL_TIM_PWM_Start+0x58>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	bf14      	ite	ne
 800b510:	2301      	movne	r3, #1
 800b512:	2300      	moveq	r3, #0
 800b514:	b2db      	uxtb	r3, r3
 800b516:	e022      	b.n	800b55e <HAL_TIM_PWM_Start+0x9e>
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	2b0c      	cmp	r3, #12
 800b51c:	d109      	bne.n	800b532 <HAL_TIM_PWM_Start+0x72>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b524:	b2db      	uxtb	r3, r3
 800b526:	2b01      	cmp	r3, #1
 800b528:	bf14      	ite	ne
 800b52a:	2301      	movne	r3, #1
 800b52c:	2300      	moveq	r3, #0
 800b52e:	b2db      	uxtb	r3, r3
 800b530:	e015      	b.n	800b55e <HAL_TIM_PWM_Start+0x9e>
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	2b10      	cmp	r3, #16
 800b536:	d109      	bne.n	800b54c <HAL_TIM_PWM_Start+0x8c>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b53e:	b2db      	uxtb	r3, r3
 800b540:	2b01      	cmp	r3, #1
 800b542:	bf14      	ite	ne
 800b544:	2301      	movne	r3, #1
 800b546:	2300      	moveq	r3, #0
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	e008      	b.n	800b55e <HAL_TIM_PWM_Start+0x9e>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b552:	b2db      	uxtb	r3, r3
 800b554:	2b01      	cmp	r3, #1
 800b556:	bf14      	ite	ne
 800b558:	2301      	movne	r3, #1
 800b55a:	2300      	moveq	r3, #0
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d001      	beq.n	800b566 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b562:	2301      	movs	r3, #1
 800b564:	e0ab      	b.n	800b6be <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d104      	bne.n	800b576 <HAL_TIM_PWM_Start+0xb6>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2202      	movs	r2, #2
 800b570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b574:	e023      	b.n	800b5be <HAL_TIM_PWM_Start+0xfe>
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	2b04      	cmp	r3, #4
 800b57a:	d104      	bne.n	800b586 <HAL_TIM_PWM_Start+0xc6>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2202      	movs	r2, #2
 800b580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b584:	e01b      	b.n	800b5be <HAL_TIM_PWM_Start+0xfe>
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2b08      	cmp	r3, #8
 800b58a:	d104      	bne.n	800b596 <HAL_TIM_PWM_Start+0xd6>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2202      	movs	r2, #2
 800b590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b594:	e013      	b.n	800b5be <HAL_TIM_PWM_Start+0xfe>
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b0c      	cmp	r3, #12
 800b59a:	d104      	bne.n	800b5a6 <HAL_TIM_PWM_Start+0xe6>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2202      	movs	r2, #2
 800b5a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b5a4:	e00b      	b.n	800b5be <HAL_TIM_PWM_Start+0xfe>
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b10      	cmp	r3, #16
 800b5aa:	d104      	bne.n	800b5b6 <HAL_TIM_PWM_Start+0xf6>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2202      	movs	r2, #2
 800b5b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b5b4:	e003      	b.n	800b5be <HAL_TIM_PWM_Start+0xfe>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2202      	movs	r2, #2
 800b5ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	6839      	ldr	r1, [r7, #0]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f000 fe62 	bl	800c290 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a3d      	ldr	r2, [pc, #244]	@ (800b6c8 <HAL_TIM_PWM_Start+0x208>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d013      	beq.n	800b5fe <HAL_TIM_PWM_Start+0x13e>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4a3c      	ldr	r2, [pc, #240]	@ (800b6cc <HAL_TIM_PWM_Start+0x20c>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d00e      	beq.n	800b5fe <HAL_TIM_PWM_Start+0x13e>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4a3a      	ldr	r2, [pc, #232]	@ (800b6d0 <HAL_TIM_PWM_Start+0x210>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d009      	beq.n	800b5fe <HAL_TIM_PWM_Start+0x13e>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a39      	ldr	r2, [pc, #228]	@ (800b6d4 <HAL_TIM_PWM_Start+0x214>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d004      	beq.n	800b5fe <HAL_TIM_PWM_Start+0x13e>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a37      	ldr	r2, [pc, #220]	@ (800b6d8 <HAL_TIM_PWM_Start+0x218>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d101      	bne.n	800b602 <HAL_TIM_PWM_Start+0x142>
 800b5fe:	2301      	movs	r3, #1
 800b600:	e000      	b.n	800b604 <HAL_TIM_PWM_Start+0x144>
 800b602:	2300      	movs	r3, #0
 800b604:	2b00      	cmp	r3, #0
 800b606:	d007      	beq.n	800b618 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b616:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a2a      	ldr	r2, [pc, #168]	@ (800b6c8 <HAL_TIM_PWM_Start+0x208>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d02c      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b62a:	d027      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a2a      	ldr	r2, [pc, #168]	@ (800b6dc <HAL_TIM_PWM_Start+0x21c>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d022      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a29      	ldr	r2, [pc, #164]	@ (800b6e0 <HAL_TIM_PWM_Start+0x220>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d01d      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a27      	ldr	r2, [pc, #156]	@ (800b6e4 <HAL_TIM_PWM_Start+0x224>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d018      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	4a1f      	ldr	r2, [pc, #124]	@ (800b6cc <HAL_TIM_PWM_Start+0x20c>)
 800b650:	4293      	cmp	r3, r2
 800b652:	d013      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	4a23      	ldr	r2, [pc, #140]	@ (800b6e8 <HAL_TIM_PWM_Start+0x228>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d00e      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a1b      	ldr	r2, [pc, #108]	@ (800b6d0 <HAL_TIM_PWM_Start+0x210>)
 800b664:	4293      	cmp	r3, r2
 800b666:	d009      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4a1f      	ldr	r2, [pc, #124]	@ (800b6ec <HAL_TIM_PWM_Start+0x22c>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d004      	beq.n	800b67c <HAL_TIM_PWM_Start+0x1bc>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	4a1e      	ldr	r2, [pc, #120]	@ (800b6f0 <HAL_TIM_PWM_Start+0x230>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d115      	bne.n	800b6a8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	689a      	ldr	r2, [r3, #8]
 800b682:	4b1c      	ldr	r3, [pc, #112]	@ (800b6f4 <HAL_TIM_PWM_Start+0x234>)
 800b684:	4013      	ands	r3, r2
 800b686:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2b06      	cmp	r3, #6
 800b68c:	d015      	beq.n	800b6ba <HAL_TIM_PWM_Start+0x1fa>
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b694:	d011      	beq.n	800b6ba <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f042 0201 	orr.w	r2, r2, #1
 800b6a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6a6:	e008      	b.n	800b6ba <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	681a      	ldr	r2, [r3, #0]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f042 0201 	orr.w	r2, r2, #1
 800b6b6:	601a      	str	r2, [r3, #0]
 800b6b8:	e000      	b.n	800b6bc <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	40010000 	.word	0x40010000
 800b6cc:	40010400 	.word	0x40010400
 800b6d0:	40014000 	.word	0x40014000
 800b6d4:	40014400 	.word	0x40014400
 800b6d8:	40014800 	.word	0x40014800
 800b6dc:	40000400 	.word	0x40000400
 800b6e0:	40000800 	.word	0x40000800
 800b6e4:	40000c00 	.word	0x40000c00
 800b6e8:	40001800 	.word	0x40001800
 800b6ec:	4000e000 	.word	0x4000e000
 800b6f0:	4000e400 	.word	0x4000e400
 800b6f4:	00010007 	.word	0x00010007

0800b6f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	691b      	ldr	r3, [r3, #16]
 800b70e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	f003 0302 	and.w	r3, r3, #2
 800b716:	2b00      	cmp	r3, #0
 800b718:	d020      	beq.n	800b75c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f003 0302 	and.w	r3, r3, #2
 800b720:	2b00      	cmp	r3, #0
 800b722:	d01b      	beq.n	800b75c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f06f 0202 	mvn.w	r2, #2
 800b72c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2201      	movs	r2, #1
 800b732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	699b      	ldr	r3, [r3, #24]
 800b73a:	f003 0303 	and.w	r3, r3, #3
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d003      	beq.n	800b74a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 f9fe 	bl	800bb44 <HAL_TIM_IC_CaptureCallback>
 800b748:	e005      	b.n	800b756 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f000 f9f0 	bl	800bb30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 fa01 	bl	800bb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2200      	movs	r2, #0
 800b75a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	f003 0304 	and.w	r3, r3, #4
 800b762:	2b00      	cmp	r3, #0
 800b764:	d020      	beq.n	800b7a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f003 0304 	and.w	r3, r3, #4
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d01b      	beq.n	800b7a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f06f 0204 	mvn.w	r2, #4
 800b778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2202      	movs	r2, #2
 800b77e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	699b      	ldr	r3, [r3, #24]
 800b786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d003      	beq.n	800b796 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f000 f9d8 	bl	800bb44 <HAL_TIM_IC_CaptureCallback>
 800b794:	e005      	b.n	800b7a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f000 f9ca 	bl	800bb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 f9db 	bl	800bb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	f003 0308 	and.w	r3, r3, #8
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d020      	beq.n	800b7f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f003 0308 	and.w	r3, r3, #8
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d01b      	beq.n	800b7f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f06f 0208 	mvn.w	r2, #8
 800b7c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2204      	movs	r2, #4
 800b7ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	69db      	ldr	r3, [r3, #28]
 800b7d2:	f003 0303 	and.w	r3, r3, #3
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d003      	beq.n	800b7e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 f9b2 	bl	800bb44 <HAL_TIM_IC_CaptureCallback>
 800b7e0:	e005      	b.n	800b7ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 f9a4 	bl	800bb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f9b5 	bl	800bb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f003 0310 	and.w	r3, r3, #16
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d020      	beq.n	800b840 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f003 0310 	and.w	r3, r3, #16
 800b804:	2b00      	cmp	r3, #0
 800b806:	d01b      	beq.n	800b840 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f06f 0210 	mvn.w	r2, #16
 800b810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2208      	movs	r2, #8
 800b816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	69db      	ldr	r3, [r3, #28]
 800b81e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b822:	2b00      	cmp	r3, #0
 800b824:	d003      	beq.n	800b82e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 f98c 	bl	800bb44 <HAL_TIM_IC_CaptureCallback>
 800b82c:	e005      	b.n	800b83a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f000 f97e 	bl	800bb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 f98f 	bl	800bb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	f003 0301 	and.w	r3, r3, #1
 800b846:	2b00      	cmp	r3, #0
 800b848:	d00c      	beq.n	800b864 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f003 0301 	and.w	r3, r3, #1
 800b850:	2b00      	cmp	r3, #0
 800b852:	d007      	beq.n	800b864 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f06f 0201 	mvn.w	r2, #1
 800b85c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f7f7 fb42 	bl	8002ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d104      	bne.n	800b878 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b874:	2b00      	cmp	r3, #0
 800b876:	d00c      	beq.n	800b892 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d007      	beq.n	800b892 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b88a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f000 fdcb 	bl	800c428 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00c      	beq.n	800b8b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d007      	beq.n	800b8b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b8ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fdc3 	bl	800c43c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d00c      	beq.n	800b8da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d007      	beq.n	800b8da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b8d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 f949 	bl	800bb6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	f003 0320 	and.w	r3, r3, #32
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00c      	beq.n	800b8fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	f003 0320 	and.w	r3, r3, #32
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d007      	beq.n	800b8fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f06f 0220 	mvn.w	r2, #32
 800b8f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 fd8b 	bl	800c414 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b8fe:	bf00      	nop
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
	...

0800b908 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b086      	sub	sp, #24
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60f8      	str	r0, [r7, #12]
 800b910:	60b9      	str	r1, [r7, #8]
 800b912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b914:	2300      	movs	r3, #0
 800b916:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d101      	bne.n	800b926 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b922:	2302      	movs	r3, #2
 800b924:	e0ff      	b.n	800bb26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2201      	movs	r2, #1
 800b92a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2b14      	cmp	r3, #20
 800b932:	f200 80f0 	bhi.w	800bb16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b936:	a201      	add	r2, pc, #4	@ (adr r2, 800b93c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b93c:	0800b991 	.word	0x0800b991
 800b940:	0800bb17 	.word	0x0800bb17
 800b944:	0800bb17 	.word	0x0800bb17
 800b948:	0800bb17 	.word	0x0800bb17
 800b94c:	0800b9d1 	.word	0x0800b9d1
 800b950:	0800bb17 	.word	0x0800bb17
 800b954:	0800bb17 	.word	0x0800bb17
 800b958:	0800bb17 	.word	0x0800bb17
 800b95c:	0800ba13 	.word	0x0800ba13
 800b960:	0800bb17 	.word	0x0800bb17
 800b964:	0800bb17 	.word	0x0800bb17
 800b968:	0800bb17 	.word	0x0800bb17
 800b96c:	0800ba53 	.word	0x0800ba53
 800b970:	0800bb17 	.word	0x0800bb17
 800b974:	0800bb17 	.word	0x0800bb17
 800b978:	0800bb17 	.word	0x0800bb17
 800b97c:	0800ba95 	.word	0x0800ba95
 800b980:	0800bb17 	.word	0x0800bb17
 800b984:	0800bb17 	.word	0x0800bb17
 800b988:	0800bb17 	.word	0x0800bb17
 800b98c:	0800bad5 	.word	0x0800bad5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	68b9      	ldr	r1, [r7, #8]
 800b996:	4618      	mov	r0, r3
 800b998:	f000 f9a4 	bl	800bce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	699a      	ldr	r2, [r3, #24]
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f042 0208 	orr.w	r2, r2, #8
 800b9aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	699a      	ldr	r2, [r3, #24]
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f022 0204 	bic.w	r2, r2, #4
 800b9ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	6999      	ldr	r1, [r3, #24]
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	691a      	ldr	r2, [r3, #16]
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	430a      	orrs	r2, r1
 800b9cc:	619a      	str	r2, [r3, #24]
      break;
 800b9ce:	e0a5      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	68b9      	ldr	r1, [r7, #8]
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f000 fa14 	bl	800be04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	699a      	ldr	r2, [r3, #24]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	699a      	ldr	r2, [r3, #24]
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b9fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	6999      	ldr	r1, [r3, #24]
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	691b      	ldr	r3, [r3, #16]
 800ba06:	021a      	lsls	r2, r3, #8
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	430a      	orrs	r2, r1
 800ba0e:	619a      	str	r2, [r3, #24]
      break;
 800ba10:	e084      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	68b9      	ldr	r1, [r7, #8]
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f000 fa7d 	bl	800bf18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	69da      	ldr	r2, [r3, #28]
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f042 0208 	orr.w	r2, r2, #8
 800ba2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	69da      	ldr	r2, [r3, #28]
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f022 0204 	bic.w	r2, r2, #4
 800ba3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	69d9      	ldr	r1, [r3, #28]
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	691a      	ldr	r2, [r3, #16]
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	430a      	orrs	r2, r1
 800ba4e:	61da      	str	r2, [r3, #28]
      break;
 800ba50:	e064      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	68b9      	ldr	r1, [r7, #8]
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f000 fae5 	bl	800c028 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	69da      	ldr	r2, [r3, #28]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	69da      	ldr	r2, [r3, #28]
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	69d9      	ldr	r1, [r3, #28]
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	691b      	ldr	r3, [r3, #16]
 800ba88:	021a      	lsls	r2, r3, #8
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	430a      	orrs	r2, r1
 800ba90:	61da      	str	r2, [r3, #28]
      break;
 800ba92:	e043      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	68b9      	ldr	r1, [r7, #8]
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f000 fb2e 	bl	800c0fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f042 0208 	orr.w	r2, r2, #8
 800baae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f022 0204 	bic.w	r2, r2, #4
 800babe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	691a      	ldr	r2, [r3, #16]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	430a      	orrs	r2, r1
 800bad0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bad2:	e023      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	68b9      	ldr	r1, [r7, #8]
 800bada:	4618      	mov	r0, r3
 800badc:	f000 fb72 	bl	800c1c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800baee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bafe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	021a      	lsls	r2, r3, #8
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	430a      	orrs	r2, r1
 800bb12:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bb14:	e002      	b.n	800bb1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bb16:	2301      	movs	r3, #1
 800bb18:	75fb      	strb	r3, [r7, #23]
      break;
 800bb1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bb24:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3718      	adds	r7, #24
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop

0800bb30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b083      	sub	sp, #12
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bb38:	bf00      	nop
 800bb3a:	370c      	adds	r7, #12
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb42:	4770      	bx	lr

0800bb44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b083      	sub	sp, #12
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bb4c:	bf00      	nop
 800bb4e:	370c      	adds	r7, #12
 800bb50:	46bd      	mov	sp, r7
 800bb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb56:	4770      	bx	lr

0800bb58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bb58:	b480      	push	{r7}
 800bb5a:	b083      	sub	sp, #12
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bb60:	bf00      	nop
 800bb62:	370c      	adds	r7, #12
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	b083      	sub	sp, #12
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bb74:	bf00      	nop
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b085      	sub	sp, #20
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	4a4a      	ldr	r2, [pc, #296]	@ (800bcbc <TIM_Base_SetConfig+0x13c>)
 800bb94:	4293      	cmp	r3, r2
 800bb96:	d013      	beq.n	800bbc0 <TIM_Base_SetConfig+0x40>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb9e:	d00f      	beq.n	800bbc0 <TIM_Base_SetConfig+0x40>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	4a47      	ldr	r2, [pc, #284]	@ (800bcc0 <TIM_Base_SetConfig+0x140>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d00b      	beq.n	800bbc0 <TIM_Base_SetConfig+0x40>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	4a46      	ldr	r2, [pc, #280]	@ (800bcc4 <TIM_Base_SetConfig+0x144>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d007      	beq.n	800bbc0 <TIM_Base_SetConfig+0x40>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	4a45      	ldr	r2, [pc, #276]	@ (800bcc8 <TIM_Base_SetConfig+0x148>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d003      	beq.n	800bbc0 <TIM_Base_SetConfig+0x40>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	4a44      	ldr	r2, [pc, #272]	@ (800bccc <TIM_Base_SetConfig+0x14c>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d108      	bne.n	800bbd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	68fa      	ldr	r2, [r7, #12]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	4a39      	ldr	r2, [pc, #228]	@ (800bcbc <TIM_Base_SetConfig+0x13c>)
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d027      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbe0:	d023      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	4a36      	ldr	r2, [pc, #216]	@ (800bcc0 <TIM_Base_SetConfig+0x140>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d01f      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	4a35      	ldr	r2, [pc, #212]	@ (800bcc4 <TIM_Base_SetConfig+0x144>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d01b      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	4a34      	ldr	r2, [pc, #208]	@ (800bcc8 <TIM_Base_SetConfig+0x148>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d017      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	4a33      	ldr	r2, [pc, #204]	@ (800bccc <TIM_Base_SetConfig+0x14c>)
 800bbfe:	4293      	cmp	r3, r2
 800bc00:	d013      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	4a32      	ldr	r2, [pc, #200]	@ (800bcd0 <TIM_Base_SetConfig+0x150>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d00f      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	4a31      	ldr	r2, [pc, #196]	@ (800bcd4 <TIM_Base_SetConfig+0x154>)
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	d00b      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	4a30      	ldr	r2, [pc, #192]	@ (800bcd8 <TIM_Base_SetConfig+0x158>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d007      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	4a2f      	ldr	r2, [pc, #188]	@ (800bcdc <TIM_Base_SetConfig+0x15c>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d003      	beq.n	800bc2a <TIM_Base_SetConfig+0xaa>
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	4a2e      	ldr	r2, [pc, #184]	@ (800bce0 <TIM_Base_SetConfig+0x160>)
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d108      	bne.n	800bc3c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	68fa      	ldr	r2, [r7, #12]
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	695b      	ldr	r3, [r3, #20]
 800bc46:	4313      	orrs	r3, r2
 800bc48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	68fa      	ldr	r2, [r7, #12]
 800bc4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	689a      	ldr	r2, [r3, #8]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	4a16      	ldr	r2, [pc, #88]	@ (800bcbc <TIM_Base_SetConfig+0x13c>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d00f      	beq.n	800bc88 <TIM_Base_SetConfig+0x108>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	4a18      	ldr	r2, [pc, #96]	@ (800bccc <TIM_Base_SetConfig+0x14c>)
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d00b      	beq.n	800bc88 <TIM_Base_SetConfig+0x108>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a17      	ldr	r2, [pc, #92]	@ (800bcd0 <TIM_Base_SetConfig+0x150>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d007      	beq.n	800bc88 <TIM_Base_SetConfig+0x108>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4a16      	ldr	r2, [pc, #88]	@ (800bcd4 <TIM_Base_SetConfig+0x154>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d003      	beq.n	800bc88 <TIM_Base_SetConfig+0x108>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a15      	ldr	r2, [pc, #84]	@ (800bcd8 <TIM_Base_SetConfig+0x158>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d103      	bne.n	800bc90 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	691a      	ldr	r2, [r3, #16]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2201      	movs	r2, #1
 800bc94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	f003 0301 	and.w	r3, r3, #1
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d105      	bne.n	800bcae <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	691b      	ldr	r3, [r3, #16]
 800bca6:	f023 0201 	bic.w	r2, r3, #1
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	611a      	str	r2, [r3, #16]
  }
}
 800bcae:	bf00      	nop
 800bcb0:	3714      	adds	r7, #20
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr
 800bcba:	bf00      	nop
 800bcbc:	40010000 	.word	0x40010000
 800bcc0:	40000400 	.word	0x40000400
 800bcc4:	40000800 	.word	0x40000800
 800bcc8:	40000c00 	.word	0x40000c00
 800bccc:	40010400 	.word	0x40010400
 800bcd0:	40014000 	.word	0x40014000
 800bcd4:	40014400 	.word	0x40014400
 800bcd8:	40014800 	.word	0x40014800
 800bcdc:	4000e000 	.word	0x4000e000
 800bce0:	4000e400 	.word	0x4000e400

0800bce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b087      	sub	sp, #28
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6a1b      	ldr	r3, [r3, #32]
 800bcf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6a1b      	ldr	r3, [r3, #32]
 800bcf8:	f023 0201 	bic.w	r2, r3, #1
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	699b      	ldr	r3, [r3, #24]
 800bd0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bd0c:	68fa      	ldr	r2, [r7, #12]
 800bd0e:	4b37      	ldr	r3, [pc, #220]	@ (800bdec <TIM_OC1_SetConfig+0x108>)
 800bd10:	4013      	ands	r3, r2
 800bd12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f023 0303 	bic.w	r3, r3, #3
 800bd1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	68fa      	ldr	r2, [r7, #12]
 800bd22:	4313      	orrs	r3, r2
 800bd24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	f023 0302 	bic.w	r3, r3, #2
 800bd2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	689b      	ldr	r3, [r3, #8]
 800bd32:	697a      	ldr	r2, [r7, #20]
 800bd34:	4313      	orrs	r3, r2
 800bd36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	4a2d      	ldr	r2, [pc, #180]	@ (800bdf0 <TIM_OC1_SetConfig+0x10c>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d00f      	beq.n	800bd60 <TIM_OC1_SetConfig+0x7c>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	4a2c      	ldr	r2, [pc, #176]	@ (800bdf4 <TIM_OC1_SetConfig+0x110>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d00b      	beq.n	800bd60 <TIM_OC1_SetConfig+0x7c>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	4a2b      	ldr	r2, [pc, #172]	@ (800bdf8 <TIM_OC1_SetConfig+0x114>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d007      	beq.n	800bd60 <TIM_OC1_SetConfig+0x7c>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	4a2a      	ldr	r2, [pc, #168]	@ (800bdfc <TIM_OC1_SetConfig+0x118>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d003      	beq.n	800bd60 <TIM_OC1_SetConfig+0x7c>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	4a29      	ldr	r2, [pc, #164]	@ (800be00 <TIM_OC1_SetConfig+0x11c>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d10c      	bne.n	800bd7a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	f023 0308 	bic.w	r3, r3, #8
 800bd66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	697a      	ldr	r2, [r7, #20]
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	f023 0304 	bic.w	r3, r3, #4
 800bd78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4a1c      	ldr	r2, [pc, #112]	@ (800bdf0 <TIM_OC1_SetConfig+0x10c>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d00f      	beq.n	800bda2 <TIM_OC1_SetConfig+0xbe>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4a1b      	ldr	r2, [pc, #108]	@ (800bdf4 <TIM_OC1_SetConfig+0x110>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d00b      	beq.n	800bda2 <TIM_OC1_SetConfig+0xbe>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	4a1a      	ldr	r2, [pc, #104]	@ (800bdf8 <TIM_OC1_SetConfig+0x114>)
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	d007      	beq.n	800bda2 <TIM_OC1_SetConfig+0xbe>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	4a19      	ldr	r2, [pc, #100]	@ (800bdfc <TIM_OC1_SetConfig+0x118>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d003      	beq.n	800bda2 <TIM_OC1_SetConfig+0xbe>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	4a18      	ldr	r2, [pc, #96]	@ (800be00 <TIM_OC1_SetConfig+0x11c>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d111      	bne.n	800bdc6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bda8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bdb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	695b      	ldr	r3, [r3, #20]
 800bdb6:	693a      	ldr	r2, [r7, #16]
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	699b      	ldr	r3, [r3, #24]
 800bdc0:	693a      	ldr	r2, [r7, #16]
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	693a      	ldr	r2, [r7, #16]
 800bdca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	68fa      	ldr	r2, [r7, #12]
 800bdd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	685a      	ldr	r2, [r3, #4]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	697a      	ldr	r2, [r7, #20]
 800bdde:	621a      	str	r2, [r3, #32]
}
 800bde0:	bf00      	nop
 800bde2:	371c      	adds	r7, #28
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr
 800bdec:	fffeff8f 	.word	0xfffeff8f
 800bdf0:	40010000 	.word	0x40010000
 800bdf4:	40010400 	.word	0x40010400
 800bdf8:	40014000 	.word	0x40014000
 800bdfc:	40014400 	.word	0x40014400
 800be00:	40014800 	.word	0x40014800

0800be04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be04:	b480      	push	{r7}
 800be06:	b087      	sub	sp, #28
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6a1b      	ldr	r3, [r3, #32]
 800be12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6a1b      	ldr	r3, [r3, #32]
 800be18:	f023 0210 	bic.w	r2, r3, #16
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	699b      	ldr	r3, [r3, #24]
 800be2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800be2c:	68fa      	ldr	r2, [r7, #12]
 800be2e:	4b34      	ldr	r3, [pc, #208]	@ (800bf00 <TIM_OC2_SetConfig+0xfc>)
 800be30:	4013      	ands	r3, r2
 800be32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	021b      	lsls	r3, r3, #8
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	4313      	orrs	r3, r2
 800be46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	f023 0320 	bic.w	r3, r3, #32
 800be4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	689b      	ldr	r3, [r3, #8]
 800be54:	011b      	lsls	r3, r3, #4
 800be56:	697a      	ldr	r2, [r7, #20]
 800be58:	4313      	orrs	r3, r2
 800be5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	4a29      	ldr	r2, [pc, #164]	@ (800bf04 <TIM_OC2_SetConfig+0x100>)
 800be60:	4293      	cmp	r3, r2
 800be62:	d003      	beq.n	800be6c <TIM_OC2_SetConfig+0x68>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	4a28      	ldr	r2, [pc, #160]	@ (800bf08 <TIM_OC2_SetConfig+0x104>)
 800be68:	4293      	cmp	r3, r2
 800be6a:	d10d      	bne.n	800be88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	68db      	ldr	r3, [r3, #12]
 800be78:	011b      	lsls	r3, r3, #4
 800be7a:	697a      	ldr	r2, [r7, #20]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	4a1e      	ldr	r2, [pc, #120]	@ (800bf04 <TIM_OC2_SetConfig+0x100>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d00f      	beq.n	800beb0 <TIM_OC2_SetConfig+0xac>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	4a1d      	ldr	r2, [pc, #116]	@ (800bf08 <TIM_OC2_SetConfig+0x104>)
 800be94:	4293      	cmp	r3, r2
 800be96:	d00b      	beq.n	800beb0 <TIM_OC2_SetConfig+0xac>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4a1c      	ldr	r2, [pc, #112]	@ (800bf0c <TIM_OC2_SetConfig+0x108>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d007      	beq.n	800beb0 <TIM_OC2_SetConfig+0xac>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4a1b      	ldr	r2, [pc, #108]	@ (800bf10 <TIM_OC2_SetConfig+0x10c>)
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d003      	beq.n	800beb0 <TIM_OC2_SetConfig+0xac>
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	4a1a      	ldr	r2, [pc, #104]	@ (800bf14 <TIM_OC2_SetConfig+0x110>)
 800beac:	4293      	cmp	r3, r2
 800beae:	d113      	bne.n	800bed8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800beb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bebe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	695b      	ldr	r3, [r3, #20]
 800bec4:	009b      	lsls	r3, r3, #2
 800bec6:	693a      	ldr	r2, [r7, #16]
 800bec8:	4313      	orrs	r3, r2
 800beca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	699b      	ldr	r3, [r3, #24]
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	693a      	ldr	r2, [r7, #16]
 800bed4:	4313      	orrs	r3, r2
 800bed6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	693a      	ldr	r2, [r7, #16]
 800bedc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	68fa      	ldr	r2, [r7, #12]
 800bee2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	685a      	ldr	r2, [r3, #4]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	697a      	ldr	r2, [r7, #20]
 800bef0:	621a      	str	r2, [r3, #32]
}
 800bef2:	bf00      	nop
 800bef4:	371c      	adds	r7, #28
 800bef6:	46bd      	mov	sp, r7
 800bef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befc:	4770      	bx	lr
 800befe:	bf00      	nop
 800bf00:	feff8fff 	.word	0xfeff8fff
 800bf04:	40010000 	.word	0x40010000
 800bf08:	40010400 	.word	0x40010400
 800bf0c:	40014000 	.word	0x40014000
 800bf10:	40014400 	.word	0x40014400
 800bf14:	40014800 	.word	0x40014800

0800bf18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b087      	sub	sp, #28
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a1b      	ldr	r3, [r3, #32]
 800bf26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6a1b      	ldr	r3, [r3, #32]
 800bf2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	685b      	ldr	r3, [r3, #4]
 800bf38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	69db      	ldr	r3, [r3, #28]
 800bf3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bf40:	68fa      	ldr	r2, [r7, #12]
 800bf42:	4b33      	ldr	r3, [pc, #204]	@ (800c010 <TIM_OC3_SetConfig+0xf8>)
 800bf44:	4013      	ands	r3, r2
 800bf46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	f023 0303 	bic.w	r3, r3, #3
 800bf4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	68fa      	ldr	r2, [r7, #12]
 800bf56:	4313      	orrs	r3, r2
 800bf58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bf60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	021b      	lsls	r3, r3, #8
 800bf68:	697a      	ldr	r2, [r7, #20]
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4a28      	ldr	r2, [pc, #160]	@ (800c014 <TIM_OC3_SetConfig+0xfc>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d003      	beq.n	800bf7e <TIM_OC3_SetConfig+0x66>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	4a27      	ldr	r2, [pc, #156]	@ (800c018 <TIM_OC3_SetConfig+0x100>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d10d      	bne.n	800bf9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bf84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	68db      	ldr	r3, [r3, #12]
 800bf8a:	021b      	lsls	r3, r3, #8
 800bf8c:	697a      	ldr	r2, [r7, #20]
 800bf8e:	4313      	orrs	r3, r2
 800bf90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bf98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a1d      	ldr	r2, [pc, #116]	@ (800c014 <TIM_OC3_SetConfig+0xfc>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d00f      	beq.n	800bfc2 <TIM_OC3_SetConfig+0xaa>
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	4a1c      	ldr	r2, [pc, #112]	@ (800c018 <TIM_OC3_SetConfig+0x100>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d00b      	beq.n	800bfc2 <TIM_OC3_SetConfig+0xaa>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4a1b      	ldr	r2, [pc, #108]	@ (800c01c <TIM_OC3_SetConfig+0x104>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d007      	beq.n	800bfc2 <TIM_OC3_SetConfig+0xaa>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4a1a      	ldr	r2, [pc, #104]	@ (800c020 <TIM_OC3_SetConfig+0x108>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d003      	beq.n	800bfc2 <TIM_OC3_SetConfig+0xaa>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4a19      	ldr	r2, [pc, #100]	@ (800c024 <TIM_OC3_SetConfig+0x10c>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d113      	bne.n	800bfea <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bfd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	695b      	ldr	r3, [r3, #20]
 800bfd6:	011b      	lsls	r3, r3, #4
 800bfd8:	693a      	ldr	r2, [r7, #16]
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	699b      	ldr	r3, [r3, #24]
 800bfe2:	011b      	lsls	r3, r3, #4
 800bfe4:	693a      	ldr	r2, [r7, #16]
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	693a      	ldr	r2, [r7, #16]
 800bfee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	68fa      	ldr	r2, [r7, #12]
 800bff4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	685a      	ldr	r2, [r3, #4]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	697a      	ldr	r2, [r7, #20]
 800c002:	621a      	str	r2, [r3, #32]
}
 800c004:	bf00      	nop
 800c006:	371c      	adds	r7, #28
 800c008:	46bd      	mov	sp, r7
 800c00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00e:	4770      	bx	lr
 800c010:	fffeff8f 	.word	0xfffeff8f
 800c014:	40010000 	.word	0x40010000
 800c018:	40010400 	.word	0x40010400
 800c01c:	40014000 	.word	0x40014000
 800c020:	40014400 	.word	0x40014400
 800c024:	40014800 	.word	0x40014800

0800c028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c028:	b480      	push	{r7}
 800c02a:	b087      	sub	sp, #28
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6a1b      	ldr	r3, [r3, #32]
 800c036:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6a1b      	ldr	r3, [r3, #32]
 800c03c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	685b      	ldr	r3, [r3, #4]
 800c048:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	69db      	ldr	r3, [r3, #28]
 800c04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	4b24      	ldr	r3, [pc, #144]	@ (800c0e4 <TIM_OC4_SetConfig+0xbc>)
 800c054:	4013      	ands	r3, r2
 800c056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c05e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	021b      	lsls	r3, r3, #8
 800c066:	68fa      	ldr	r2, [r7, #12]
 800c068:	4313      	orrs	r3, r2
 800c06a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	031b      	lsls	r3, r3, #12
 800c07a:	693a      	ldr	r2, [r7, #16]
 800c07c:	4313      	orrs	r3, r2
 800c07e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	4a19      	ldr	r2, [pc, #100]	@ (800c0e8 <TIM_OC4_SetConfig+0xc0>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d00f      	beq.n	800c0a8 <TIM_OC4_SetConfig+0x80>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	4a18      	ldr	r2, [pc, #96]	@ (800c0ec <TIM_OC4_SetConfig+0xc4>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d00b      	beq.n	800c0a8 <TIM_OC4_SetConfig+0x80>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	4a17      	ldr	r2, [pc, #92]	@ (800c0f0 <TIM_OC4_SetConfig+0xc8>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d007      	beq.n	800c0a8 <TIM_OC4_SetConfig+0x80>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	4a16      	ldr	r2, [pc, #88]	@ (800c0f4 <TIM_OC4_SetConfig+0xcc>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d003      	beq.n	800c0a8 <TIM_OC4_SetConfig+0x80>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	4a15      	ldr	r2, [pc, #84]	@ (800c0f8 <TIM_OC4_SetConfig+0xd0>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d109      	bne.n	800c0bc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c0ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	695b      	ldr	r3, [r3, #20]
 800c0b4:	019b      	lsls	r3, r3, #6
 800c0b6:	697a      	ldr	r2, [r7, #20]
 800c0b8:	4313      	orrs	r3, r2
 800c0ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	697a      	ldr	r2, [r7, #20]
 800c0c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	68fa      	ldr	r2, [r7, #12]
 800c0c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	685a      	ldr	r2, [r3, #4]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	693a      	ldr	r2, [r7, #16]
 800c0d4:	621a      	str	r2, [r3, #32]
}
 800c0d6:	bf00      	nop
 800c0d8:	371c      	adds	r7, #28
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	feff8fff 	.word	0xfeff8fff
 800c0e8:	40010000 	.word	0x40010000
 800c0ec:	40010400 	.word	0x40010400
 800c0f0:	40014000 	.word	0x40014000
 800c0f4:	40014400 	.word	0x40014400
 800c0f8:	40014800 	.word	0x40014800

0800c0fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c0fc:	b480      	push	{r7}
 800c0fe:	b087      	sub	sp, #28
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6a1b      	ldr	r3, [r3, #32]
 800c10a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6a1b      	ldr	r3, [r3, #32]
 800c110:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c124:	68fa      	ldr	r2, [r7, #12]
 800c126:	4b21      	ldr	r3, [pc, #132]	@ (800c1ac <TIM_OC5_SetConfig+0xb0>)
 800c128:	4013      	ands	r3, r2
 800c12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	68fa      	ldr	r2, [r7, #12]
 800c132:	4313      	orrs	r3, r2
 800c134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c13c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	041b      	lsls	r3, r3, #16
 800c144:	693a      	ldr	r2, [r7, #16]
 800c146:	4313      	orrs	r3, r2
 800c148:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	4a18      	ldr	r2, [pc, #96]	@ (800c1b0 <TIM_OC5_SetConfig+0xb4>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d00f      	beq.n	800c172 <TIM_OC5_SetConfig+0x76>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	4a17      	ldr	r2, [pc, #92]	@ (800c1b4 <TIM_OC5_SetConfig+0xb8>)
 800c156:	4293      	cmp	r3, r2
 800c158:	d00b      	beq.n	800c172 <TIM_OC5_SetConfig+0x76>
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	4a16      	ldr	r2, [pc, #88]	@ (800c1b8 <TIM_OC5_SetConfig+0xbc>)
 800c15e:	4293      	cmp	r3, r2
 800c160:	d007      	beq.n	800c172 <TIM_OC5_SetConfig+0x76>
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	4a15      	ldr	r2, [pc, #84]	@ (800c1bc <TIM_OC5_SetConfig+0xc0>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d003      	beq.n	800c172 <TIM_OC5_SetConfig+0x76>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	4a14      	ldr	r2, [pc, #80]	@ (800c1c0 <TIM_OC5_SetConfig+0xc4>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d109      	bne.n	800c186 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c178:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	695b      	ldr	r3, [r3, #20]
 800c17e:	021b      	lsls	r3, r3, #8
 800c180:	697a      	ldr	r2, [r7, #20]
 800c182:	4313      	orrs	r3, r2
 800c184:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	697a      	ldr	r2, [r7, #20]
 800c18a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	68fa      	ldr	r2, [r7, #12]
 800c190:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	685a      	ldr	r2, [r3, #4]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	693a      	ldr	r2, [r7, #16]
 800c19e:	621a      	str	r2, [r3, #32]
}
 800c1a0:	bf00      	nop
 800c1a2:	371c      	adds	r7, #28
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr
 800c1ac:	fffeff8f 	.word	0xfffeff8f
 800c1b0:	40010000 	.word	0x40010000
 800c1b4:	40010400 	.word	0x40010400
 800c1b8:	40014000 	.word	0x40014000
 800c1bc:	40014400 	.word	0x40014400
 800c1c0:	40014800 	.word	0x40014800

0800c1c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b087      	sub	sp, #28
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6a1b      	ldr	r3, [r3, #32]
 800c1d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6a1b      	ldr	r3, [r3, #32]
 800c1d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c1ec:	68fa      	ldr	r2, [r7, #12]
 800c1ee:	4b22      	ldr	r3, [pc, #136]	@ (800c278 <TIM_OC6_SetConfig+0xb4>)
 800c1f0:	4013      	ands	r3, r2
 800c1f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	021b      	lsls	r3, r3, #8
 800c1fa:	68fa      	ldr	r2, [r7, #12]
 800c1fc:	4313      	orrs	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	051b      	lsls	r3, r3, #20
 800c20e:	693a      	ldr	r2, [r7, #16]
 800c210:	4313      	orrs	r3, r2
 800c212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	4a19      	ldr	r2, [pc, #100]	@ (800c27c <TIM_OC6_SetConfig+0xb8>)
 800c218:	4293      	cmp	r3, r2
 800c21a:	d00f      	beq.n	800c23c <TIM_OC6_SetConfig+0x78>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	4a18      	ldr	r2, [pc, #96]	@ (800c280 <TIM_OC6_SetConfig+0xbc>)
 800c220:	4293      	cmp	r3, r2
 800c222:	d00b      	beq.n	800c23c <TIM_OC6_SetConfig+0x78>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	4a17      	ldr	r2, [pc, #92]	@ (800c284 <TIM_OC6_SetConfig+0xc0>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d007      	beq.n	800c23c <TIM_OC6_SetConfig+0x78>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	4a16      	ldr	r2, [pc, #88]	@ (800c288 <TIM_OC6_SetConfig+0xc4>)
 800c230:	4293      	cmp	r3, r2
 800c232:	d003      	beq.n	800c23c <TIM_OC6_SetConfig+0x78>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	4a15      	ldr	r2, [pc, #84]	@ (800c28c <TIM_OC6_SetConfig+0xc8>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d109      	bne.n	800c250 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c242:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	695b      	ldr	r3, [r3, #20]
 800c248:	029b      	lsls	r3, r3, #10
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	697a      	ldr	r2, [r7, #20]
 800c254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	68fa      	ldr	r2, [r7, #12]
 800c25a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	685a      	ldr	r2, [r3, #4]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	693a      	ldr	r2, [r7, #16]
 800c268:	621a      	str	r2, [r3, #32]
}
 800c26a:	bf00      	nop
 800c26c:	371c      	adds	r7, #28
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	feff8fff 	.word	0xfeff8fff
 800c27c:	40010000 	.word	0x40010000
 800c280:	40010400 	.word	0x40010400
 800c284:	40014000 	.word	0x40014000
 800c288:	40014400 	.word	0x40014400
 800c28c:	40014800 	.word	0x40014800

0800c290 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c290:	b480      	push	{r7}
 800c292:	b087      	sub	sp, #28
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	f003 031f 	and.w	r3, r3, #31
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	6a1a      	ldr	r2, [r3, #32]
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	43db      	mvns	r3, r3
 800c2b2:	401a      	ands	r2, r3
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	6a1a      	ldr	r2, [r3, #32]
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	f003 031f 	and.w	r3, r3, #31
 800c2c2:	6879      	ldr	r1, [r7, #4]
 800c2c4:	fa01 f303 	lsl.w	r3, r1, r3
 800c2c8:	431a      	orrs	r2, r3
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	621a      	str	r2, [r3, #32]
}
 800c2ce:	bf00      	nop
 800c2d0:	371c      	adds	r7, #28
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr
	...

0800c2dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d101      	bne.n	800c2f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c2f0:	2302      	movs	r3, #2
 800c2f2:	e077      	b.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2202      	movs	r2, #2
 800c300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	685b      	ldr	r3, [r3, #4]
 800c30a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a35      	ldr	r2, [pc, #212]	@ (800c3f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d004      	beq.n	800c328 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	4a34      	ldr	r2, [pc, #208]	@ (800c3f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c324:	4293      	cmp	r3, r2
 800c326:	d108      	bne.n	800c33a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c32e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	685b      	ldr	r3, [r3, #4]
 800c334:	68fa      	ldr	r2, [r7, #12]
 800c336:	4313      	orrs	r3, r2
 800c338:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c340:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	68fa      	ldr	r2, [r7, #12]
 800c348:	4313      	orrs	r3, r2
 800c34a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68fa      	ldr	r2, [r7, #12]
 800c352:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4a25      	ldr	r2, [pc, #148]	@ (800c3f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d02c      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c366:	d027      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4a22      	ldr	r2, [pc, #136]	@ (800c3f8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d022      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a21      	ldr	r2, [pc, #132]	@ (800c3fc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d01d      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	4a1f      	ldr	r2, [pc, #124]	@ (800c400 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d018      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	4a1a      	ldr	r2, [pc, #104]	@ (800c3f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d013      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	4a1b      	ldr	r2, [pc, #108]	@ (800c404 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d00e      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	4a1a      	ldr	r2, [pc, #104]	@ (800c408 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d009      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a18      	ldr	r2, [pc, #96]	@ (800c40c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d004      	beq.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a17      	ldr	r2, [pc, #92]	@ (800c410 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d10c      	bne.n	800c3d2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c3be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	689b      	ldr	r3, [r3, #8]
 800c3c4:	68ba      	ldr	r2, [r7, #8]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	68ba      	ldr	r2, [r7, #8]
 800c3d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c3e2:	2300      	movs	r3, #0
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3714      	adds	r7, #20
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr
 800c3f0:	40010000 	.word	0x40010000
 800c3f4:	40010400 	.word	0x40010400
 800c3f8:	40000400 	.word	0x40000400
 800c3fc:	40000800 	.word	0x40000800
 800c400:	40000c00 	.word	0x40000c00
 800c404:	40001800 	.word	0x40001800
 800c408:	40014000 	.word	0x40014000
 800c40c:	4000e000 	.word	0x4000e000
 800c410:	4000e400 	.word	0x4000e400

0800c414 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c414:	b480      	push	{r7}
 800c416:	b083      	sub	sp, #12
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c41c:	bf00      	nop
 800c41e:	370c      	adds	r7, #12
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr

0800c428 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c428:	b480      	push	{r7}
 800c42a:	b083      	sub	sp, #12
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c430:	bf00      	nop
 800c432:	370c      	adds	r7, #12
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c444:	bf00      	nop
 800c446:	370c      	adds	r7, #12
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b082      	sub	sp, #8
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d101      	bne.n	800c462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c45e:	2301      	movs	r3, #1
 800c460:	e042      	b.n	800c4e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d106      	bne.n	800c47a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f7f7 f915 	bl	80036a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2224      	movs	r2, #36	@ 0x24
 800c47e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f022 0201 	bic.w	r2, r2, #1
 800c490:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c496:	2b00      	cmp	r3, #0
 800c498:	d002      	beq.n	800c4a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f001 fb38 	bl	800db10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f000 fcc9 	bl	800ce38 <UART_SetConfig>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d101      	bne.n	800c4b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	e01b      	b.n	800c4e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	685a      	ldr	r2, [r3, #4]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c4be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	689a      	ldr	r2, [r3, #8]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c4ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	681a      	ldr	r2, [r3, #0]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f042 0201 	orr.w	r2, r2, #1
 800c4de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f001 fbb7 	bl	800dc54 <UART_CheckIdleState>
 800c4e6:	4603      	mov	r3, r0
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	3708      	adds	r7, #8
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}

0800c4f0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b091      	sub	sp, #68	@ 0x44
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	60f8      	str	r0, [r7, #12]
 800c4f8:	60b9      	str	r1, [r7, #8]
 800c4fa:	4613      	mov	r3, r2
 800c4fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c504:	2b20      	cmp	r3, #32
 800c506:	d178      	bne.n	800c5fa <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <HAL_UART_Transmit_IT+0x24>
 800c50e:	88fb      	ldrh	r3, [r7, #6]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d101      	bne.n	800c518 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800c514:	2301      	movs	r3, #1
 800c516:	e071      	b.n	800c5fc <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	88fa      	ldrh	r2, [r7, #6]
 800c522:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	88fa      	ldrh	r2, [r7, #6]
 800c52a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2200      	movs	r2, #0
 800c532:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2200      	movs	r2, #0
 800c538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2221      	movs	r2, #33	@ 0x21
 800c540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c54c:	d12a      	bne.n	800c5a4 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	689b      	ldr	r3, [r3, #8]
 800c552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c556:	d107      	bne.n	800c568 <HAL_UART_Transmit_IT+0x78>
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d103      	bne.n	800c568 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	4a29      	ldr	r2, [pc, #164]	@ (800c608 <HAL_UART_Transmit_IT+0x118>)
 800c564:	679a      	str	r2, [r3, #120]	@ 0x78
 800c566:	e002      	b.n	800c56e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	4a28      	ldr	r2, [pc, #160]	@ (800c60c <HAL_UART_Transmit_IT+0x11c>)
 800c56c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	3308      	adds	r3, #8
 800c574:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c578:	e853 3f00 	ldrex	r3, [r3]
 800c57c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c584:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	3308      	adds	r3, #8
 800c58c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c58e:	637a      	str	r2, [r7, #52]	@ 0x34
 800c590:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c592:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c594:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c596:	e841 2300 	strex	r3, r2, [r1]
 800c59a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d1e5      	bne.n	800c56e <HAL_UART_Transmit_IT+0x7e>
 800c5a2:	e028      	b.n	800c5f6 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5ac:	d107      	bne.n	800c5be <HAL_UART_Transmit_IT+0xce>
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	691b      	ldr	r3, [r3, #16]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d103      	bne.n	800c5be <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	4a15      	ldr	r2, [pc, #84]	@ (800c610 <HAL_UART_Transmit_IT+0x120>)
 800c5ba:	679a      	str	r2, [r3, #120]	@ 0x78
 800c5bc:	e002      	b.n	800c5c4 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	4a14      	ldr	r2, [pc, #80]	@ (800c614 <HAL_UART_Transmit_IT+0x124>)
 800c5c2:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	e853 3f00 	ldrex	r3, [r3]
 800c5d0:	613b      	str	r3, [r7, #16]
   return(result);
 800c5d2:	693b      	ldr	r3, [r7, #16]
 800c5d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	461a      	mov	r2, r3
 800c5e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5e2:	623b      	str	r3, [r7, #32]
 800c5e4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e6:	69f9      	ldr	r1, [r7, #28]
 800c5e8:	6a3a      	ldr	r2, [r7, #32]
 800c5ea:	e841 2300 	strex	r3, r2, [r1]
 800c5ee:	61bb      	str	r3, [r7, #24]
   return(result);
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1e6      	bne.n	800c5c4 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	e000      	b.n	800c5fc <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800c5fa:	2302      	movs	r3, #2
  }
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	3744      	adds	r7, #68	@ 0x44
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr
 800c608:	0800e41b 	.word	0x0800e41b
 800c60c:	0800e33b 	.word	0x0800e33b
 800c610:	0800e279 	.word	0x0800e279
 800c614:	0800e1c1 	.word	0x0800e1c1

0800c618 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b08a      	sub	sp, #40	@ 0x28
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	60f8      	str	r0, [r7, #12]
 800c620:	60b9      	str	r1, [r7, #8]
 800c622:	4613      	mov	r3, r2
 800c624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c62c:	2b20      	cmp	r3, #32
 800c62e:	d137      	bne.n	800c6a0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d002      	beq.n	800c63c <HAL_UART_Receive_IT+0x24>
 800c636:	88fb      	ldrh	r3, [r7, #6]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d101      	bne.n	800c640 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c63c:	2301      	movs	r3, #1
 800c63e:	e030      	b.n	800c6a2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	2200      	movs	r2, #0
 800c644:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	4a18      	ldr	r2, [pc, #96]	@ (800c6ac <HAL_UART_Receive_IT+0x94>)
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d01f      	beq.n	800c690 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d018      	beq.n	800c690 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	e853 3f00 	ldrex	r3, [r3]
 800c66a:	613b      	str	r3, [r7, #16]
   return(result);
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c672:	627b      	str	r3, [r7, #36]	@ 0x24
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	461a      	mov	r2, r3
 800c67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67c:	623b      	str	r3, [r7, #32]
 800c67e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c680:	69f9      	ldr	r1, [r7, #28]
 800c682:	6a3a      	ldr	r2, [r7, #32]
 800c684:	e841 2300 	strex	r3, r2, [r1]
 800c688:	61bb      	str	r3, [r7, #24]
   return(result);
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d1e6      	bne.n	800c65e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c690:	88fb      	ldrh	r3, [r7, #6]
 800c692:	461a      	mov	r2, r3
 800c694:	68b9      	ldr	r1, [r7, #8]
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f001 fbf4 	bl	800de84 <UART_Start_Receive_IT>
 800c69c:	4603      	mov	r3, r0
 800c69e:	e000      	b.n	800c6a2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c6a0:	2302      	movs	r3, #2
  }
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	3728      	adds	r7, #40	@ 0x28
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
 800c6aa:	bf00      	nop
 800c6ac:	58000c00 	.word	0x58000c00

0800c6b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b0ba      	sub	sp, #232	@ 0xe8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	69db      	ldr	r3, [r3, #28]
 800c6be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	689b      	ldr	r3, [r3, #8]
 800c6d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c6d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c6da:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c6de:	4013      	ands	r3, r2
 800c6e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c6e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d11b      	bne.n	800c724 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c6ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6f0:	f003 0320 	and.w	r3, r3, #32
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d015      	beq.n	800c724 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c6f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6fc:	f003 0320 	and.w	r3, r3, #32
 800c700:	2b00      	cmp	r3, #0
 800c702:	d105      	bne.n	800c710 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d009      	beq.n	800c724 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c714:	2b00      	cmp	r3, #0
 800c716:	f000 8377 	beq.w	800ce08 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	4798      	blx	r3
      }
      return;
 800c722:	e371      	b.n	800ce08 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c724:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f000 8123 	beq.w	800c974 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c72e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c732:	4b8d      	ldr	r3, [pc, #564]	@ (800c968 <HAL_UART_IRQHandler+0x2b8>)
 800c734:	4013      	ands	r3, r2
 800c736:	2b00      	cmp	r3, #0
 800c738:	d106      	bne.n	800c748 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c73a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c73e:	4b8b      	ldr	r3, [pc, #556]	@ (800c96c <HAL_UART_IRQHandler+0x2bc>)
 800c740:	4013      	ands	r3, r2
 800c742:	2b00      	cmp	r3, #0
 800c744:	f000 8116 	beq.w	800c974 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c74c:	f003 0301 	and.w	r3, r3, #1
 800c750:	2b00      	cmp	r3, #0
 800c752:	d011      	beq.n	800c778 <HAL_UART_IRQHandler+0xc8>
 800c754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d00b      	beq.n	800c778 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	2201      	movs	r2, #1
 800c766:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c76e:	f043 0201 	orr.w	r2, r3, #1
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c77c:	f003 0302 	and.w	r3, r3, #2
 800c780:	2b00      	cmp	r3, #0
 800c782:	d011      	beq.n	800c7a8 <HAL_UART_IRQHandler+0xf8>
 800c784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c788:	f003 0301 	and.w	r3, r3, #1
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00b      	beq.n	800c7a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	2202      	movs	r2, #2
 800c796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79e:	f043 0204 	orr.w	r2, r3, #4
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7ac:	f003 0304 	and.w	r3, r3, #4
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d011      	beq.n	800c7d8 <HAL_UART_IRQHandler+0x128>
 800c7b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7b8:	f003 0301 	and.w	r3, r3, #1
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d00b      	beq.n	800c7d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2204      	movs	r2, #4
 800c7c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7ce:	f043 0202 	orr.w	r2, r3, #2
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7dc:	f003 0308 	and.w	r3, r3, #8
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d017      	beq.n	800c814 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c7e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7e8:	f003 0320 	and.w	r3, r3, #32
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d105      	bne.n	800c7fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c7f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c7f4:	4b5c      	ldr	r3, [pc, #368]	@ (800c968 <HAL_UART_IRQHandler+0x2b8>)
 800c7f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d00b      	beq.n	800c814 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2208      	movs	r2, #8
 800c802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c80a:	f043 0208 	orr.w	r2, r3, #8
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d012      	beq.n	800c846 <HAL_UART_IRQHandler+0x196>
 800c820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c824:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d00c      	beq.n	800c846 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c83c:	f043 0220 	orr.w	r2, r3, #32
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	f000 82dd 	beq.w	800ce0c <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c856:	f003 0320 	and.w	r3, r3, #32
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d013      	beq.n	800c886 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c85e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c862:	f003 0320 	and.w	r3, r3, #32
 800c866:	2b00      	cmp	r3, #0
 800c868:	d105      	bne.n	800c876 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c86a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c86e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c872:	2b00      	cmp	r3, #0
 800c874:	d007      	beq.n	800c886 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d003      	beq.n	800c886 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c88c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c89a:	2b40      	cmp	r3, #64	@ 0x40
 800c89c:	d005      	beq.n	800c8aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c89e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c8a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d054      	beq.n	800c954 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f001 fc0c 	bl	800e0c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ba:	2b40      	cmp	r3, #64	@ 0x40
 800c8bc:	d146      	bne.n	800c94c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	3308      	adds	r3, #8
 800c8c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c8cc:	e853 3f00 	ldrex	r3, [r3]
 800c8d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c8d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c8d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	3308      	adds	r3, #8
 800c8e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c8ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c8ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c8f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c8fa:	e841 2300 	strex	r3, r2, [r1]
 800c8fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d1d9      	bne.n	800c8be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c910:	2b00      	cmp	r3, #0
 800c912:	d017      	beq.n	800c944 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c91a:	4a15      	ldr	r2, [pc, #84]	@ (800c970 <HAL_UART_IRQHandler+0x2c0>)
 800c91c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c924:	4618      	mov	r0, r3
 800c926:	f7f7 ffd1 	bl	80048cc <HAL_DMA_Abort_IT>
 800c92a:	4603      	mov	r3, r0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d019      	beq.n	800c964 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c93e:	4610      	mov	r0, r2
 800c940:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c942:	e00f      	b.n	800c964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f7f5 fd23 	bl	8002390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c94a:	e00b      	b.n	800c964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f7f5 fd1f 	bl	8002390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c952:	e007      	b.n	800c964 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f7f5 fd1b 	bl	8002390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2200      	movs	r2, #0
 800c95e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c962:	e253      	b.n	800ce0c <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c964:	bf00      	nop
    return;
 800c966:	e251      	b.n	800ce0c <HAL_UART_IRQHandler+0x75c>
 800c968:	10000001 	.word	0x10000001
 800c96c:	04000120 	.word	0x04000120
 800c970:	0800e195 	.word	0x0800e195

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c978:	2b01      	cmp	r3, #1
 800c97a:	f040 81e7 	bne.w	800cd4c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c97e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c982:	f003 0310 	and.w	r3, r3, #16
 800c986:	2b00      	cmp	r3, #0
 800c988:	f000 81e0 	beq.w	800cd4c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c98c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c990:	f003 0310 	and.w	r3, r3, #16
 800c994:	2b00      	cmp	r3, #0
 800c996:	f000 81d9 	beq.w	800cd4c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	2210      	movs	r2, #16
 800c9a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	689b      	ldr	r3, [r3, #8]
 800c9a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9ac:	2b40      	cmp	r3, #64	@ 0x40
 800c9ae:	f040 8151 	bne.w	800cc54 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a96      	ldr	r2, [pc, #600]	@ (800cc14 <HAL_UART_IRQHandler+0x564>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d068      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	4a93      	ldr	r2, [pc, #588]	@ (800cc18 <HAL_UART_IRQHandler+0x568>)
 800c9ca:	4293      	cmp	r3, r2
 800c9cc:	d061      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a91      	ldr	r2, [pc, #580]	@ (800cc1c <HAL_UART_IRQHandler+0x56c>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d05a      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4a8e      	ldr	r2, [pc, #568]	@ (800cc20 <HAL_UART_IRQHandler+0x570>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d053      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	4a8c      	ldr	r2, [pc, #560]	@ (800cc24 <HAL_UART_IRQHandler+0x574>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d04c      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	4a89      	ldr	r2, [pc, #548]	@ (800cc28 <HAL_UART_IRQHandler+0x578>)
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d045      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	4a87      	ldr	r2, [pc, #540]	@ (800cc2c <HAL_UART_IRQHandler+0x57c>)
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d03e      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4a84      	ldr	r2, [pc, #528]	@ (800cc30 <HAL_UART_IRQHandler+0x580>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d037      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a82      	ldr	r2, [pc, #520]	@ (800cc34 <HAL_UART_IRQHandler+0x584>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d030      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	4a7f      	ldr	r2, [pc, #508]	@ (800cc38 <HAL_UART_IRQHandler+0x588>)
 800ca3a:	4293      	cmp	r3, r2
 800ca3c:	d029      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	4a7d      	ldr	r2, [pc, #500]	@ (800cc3c <HAL_UART_IRQHandler+0x58c>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d022      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a7a      	ldr	r2, [pc, #488]	@ (800cc40 <HAL_UART_IRQHandler+0x590>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d01b      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	4a78      	ldr	r2, [pc, #480]	@ (800cc44 <HAL_UART_IRQHandler+0x594>)
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d014      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4a75      	ldr	r2, [pc, #468]	@ (800cc48 <HAL_UART_IRQHandler+0x598>)
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d00d      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a73      	ldr	r2, [pc, #460]	@ (800cc4c <HAL_UART_IRQHandler+0x59c>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d006      	beq.n	800ca92 <HAL_UART_IRQHandler+0x3e2>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4a70      	ldr	r2, [pc, #448]	@ (800cc50 <HAL_UART_IRQHandler+0x5a0>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d106      	bne.n	800caa0 <HAL_UART_IRQHandler+0x3f0>
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	e005      	b.n	800caac <HAL_UART_IRQHandler+0x3fc>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	b29b      	uxth	r3, r3
 800caac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cab0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	f000 81ab 	beq.w	800ce10 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cac0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cac4:	429a      	cmp	r2, r3
 800cac6:	f080 81a3 	bcs.w	800ce10 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cad0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cada:	69db      	ldr	r3, [r3, #28]
 800cadc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cae0:	f000 8087 	beq.w	800cbf2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800caf0:	e853 3f00 	ldrex	r3, [r3]
 800caf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800caf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cafc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	461a      	mov	r2, r3
 800cb0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cb0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cb12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cb1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cb26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1da      	bne.n	800cae4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	3308      	adds	r3, #8
 800cb34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb38:	e853 3f00 	ldrex	r3, [r3]
 800cb3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cb3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb40:	f023 0301 	bic.w	r3, r3, #1
 800cb44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	3308      	adds	r3, #8
 800cb4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cb52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cb56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cb5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb5e:	e841 2300 	strex	r3, r2, [r1]
 800cb62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cb64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d1e1      	bne.n	800cb2e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	3308      	adds	r3, #8
 800cb70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb74:	e853 3f00 	ldrex	r3, [r3]
 800cb78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cb7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	3308      	adds	r3, #8
 800cb8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cb8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cb90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cb94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cb96:	e841 2300 	strex	r3, r2, [r1]
 800cb9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cb9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d1e3      	bne.n	800cb6a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2220      	movs	r2, #32
 800cba6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2200      	movs	r2, #0
 800cbae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cbb8:	e853 3f00 	ldrex	r3, [r3]
 800cbbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cbbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbc0:	f023 0310 	bic.w	r3, r3, #16
 800cbc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cbd4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cbd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cbda:	e841 2300 	strex	r3, r2, [r1]
 800cbde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cbe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d1e4      	bne.n	800cbb0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbec:	4618      	mov	r0, r3
 800cbee:	f7f7 fb4f 	bl	8004290 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2202      	movs	r2, #2
 800cbf6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	1ad3      	subs	r3, r2, r3
 800cc08:	b29b      	uxth	r3, r3
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f7f5 fb9d 	bl	800234c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc12:	e0fd      	b.n	800ce10 <HAL_UART_IRQHandler+0x760>
 800cc14:	40020010 	.word	0x40020010
 800cc18:	40020028 	.word	0x40020028
 800cc1c:	40020040 	.word	0x40020040
 800cc20:	40020058 	.word	0x40020058
 800cc24:	40020070 	.word	0x40020070
 800cc28:	40020088 	.word	0x40020088
 800cc2c:	400200a0 	.word	0x400200a0
 800cc30:	400200b8 	.word	0x400200b8
 800cc34:	40020410 	.word	0x40020410
 800cc38:	40020428 	.word	0x40020428
 800cc3c:	40020440 	.word	0x40020440
 800cc40:	40020458 	.word	0x40020458
 800cc44:	40020470 	.word	0x40020470
 800cc48:	40020488 	.word	0x40020488
 800cc4c:	400204a0 	.word	0x400204a0
 800cc50:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc60:	b29b      	uxth	r3, r3
 800cc62:	1ad3      	subs	r3, r2, r3
 800cc64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc6e:	b29b      	uxth	r3, r3
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	f000 80cf 	beq.w	800ce14 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800cc76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	f000 80ca 	beq.w	800ce14 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc88:	e853 3f00 	ldrex	r3, [r3]
 800cc8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	461a      	mov	r2, r3
 800cc9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cca2:	647b      	str	r3, [r7, #68]	@ 0x44
 800cca4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cca8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccaa:	e841 2300 	strex	r3, r2, [r1]
 800ccae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ccb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d1e4      	bne.n	800cc80 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	3308      	adds	r3, #8
 800ccbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccc0:	e853 3f00 	ldrex	r3, [r3]
 800ccc4:	623b      	str	r3, [r7, #32]
   return(result);
 800ccc6:	6a3a      	ldr	r2, [r7, #32]
 800ccc8:	4b55      	ldr	r3, [pc, #340]	@ (800ce20 <HAL_UART_IRQHandler+0x770>)
 800ccca:	4013      	ands	r3, r2
 800cccc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	3308      	adds	r3, #8
 800ccd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ccda:	633a      	str	r2, [r7, #48]	@ 0x30
 800ccdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cce2:	e841 2300 	strex	r3, r2, [r1]
 800cce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d1e3      	bne.n	800ccb6 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2220      	movs	r2, #32
 800ccf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	e853 3f00 	ldrex	r3, [r3]
 800cd0e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	f023 0310 	bic.w	r3, r3, #16
 800cd16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	461a      	mov	r2, r3
 800cd20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cd24:	61fb      	str	r3, [r7, #28]
 800cd26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd28:	69b9      	ldr	r1, [r7, #24]
 800cd2a:	69fa      	ldr	r2, [r7, #28]
 800cd2c:	e841 2300 	strex	r3, r2, [r1]
 800cd30:	617b      	str	r3, [r7, #20]
   return(result);
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d1e4      	bne.n	800cd02 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cd3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cd42:	4619      	mov	r1, r3
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f7f5 fb01 	bl	800234c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd4a:	e063      	b.n	800ce14 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00e      	beq.n	800cd76 <HAL_UART_IRQHandler+0x6c6>
 800cd58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d008      	beq.n	800cd76 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cd6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f002 f910 	bl	800ef94 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd74:	e051      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cd76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d014      	beq.n	800cdac <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cd82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d105      	bne.n	800cd9a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cd8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d008      	beq.n	800cdac <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d03a      	beq.n	800ce18 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	4798      	blx	r3
    }
    return;
 800cdaa:	e035      	b.n	800ce18 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cdac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d009      	beq.n	800cdcc <HAL_UART_IRQHandler+0x71c>
 800cdb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d003      	beq.n	800cdcc <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f001 fb9d 	bl	800e504 <UART_EndTransmit_IT>
    return;
 800cdca:	e026      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cdcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d009      	beq.n	800cdec <HAL_UART_IRQHandler+0x73c>
 800cdd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cddc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d003      	beq.n	800cdec <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f002 f8e9 	bl	800efbc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cdea:	e016      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cdec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d010      	beq.n	800ce1a <HAL_UART_IRQHandler+0x76a>
 800cdf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	da0c      	bge.n	800ce1a <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f002 f8d1 	bl	800efa8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce06:	e008      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
      return;
 800ce08:	bf00      	nop
 800ce0a:	e006      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
    return;
 800ce0c:	bf00      	nop
 800ce0e:	e004      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
      return;
 800ce10:	bf00      	nop
 800ce12:	e002      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
      return;
 800ce14:	bf00      	nop
 800ce16:	e000      	b.n	800ce1a <HAL_UART_IRQHandler+0x76a>
    return;
 800ce18:	bf00      	nop
  }
}
 800ce1a:	37e8      	adds	r7, #232	@ 0xe8
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	effffffe 	.word	0xeffffffe

0800ce24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b083      	sub	sp, #12
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ce2c:	bf00      	nop
 800ce2e:	370c      	adds	r7, #12
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr

0800ce38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce3c:	b092      	sub	sp, #72	@ 0x48
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	689a      	ldr	r2, [r3, #8]
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	431a      	orrs	r2, r3
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	695b      	ldr	r3, [r3, #20]
 800ce56:	431a      	orrs	r2, r3
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	69db      	ldr	r3, [r3, #28]
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	4bbe      	ldr	r3, [pc, #760]	@ (800d160 <UART_SetConfig+0x328>)
 800ce68:	4013      	ands	r3, r2
 800ce6a:	697a      	ldr	r2, [r7, #20]
 800ce6c:	6812      	ldr	r2, [r2, #0]
 800ce6e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ce70:	430b      	orrs	r3, r1
 800ce72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce74:	697b      	ldr	r3, [r7, #20]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce7e:	697b      	ldr	r3, [r7, #20]
 800ce80:	68da      	ldr	r2, [r3, #12]
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	430a      	orrs	r2, r1
 800ce88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce8a:	697b      	ldr	r3, [r7, #20]
 800ce8c:	699b      	ldr	r3, [r3, #24]
 800ce8e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4ab3      	ldr	r2, [pc, #716]	@ (800d164 <UART_SetConfig+0x32c>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	d004      	beq.n	800cea4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce9a:	697b      	ldr	r3, [r7, #20]
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cea0:	4313      	orrs	r3, r2
 800cea2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	689a      	ldr	r2, [r3, #8]
 800ceaa:	4baf      	ldr	r3, [pc, #700]	@ (800d168 <UART_SetConfig+0x330>)
 800ceac:	4013      	ands	r3, r2
 800ceae:	697a      	ldr	r2, [r7, #20]
 800ceb0:	6812      	ldr	r2, [r2, #0]
 800ceb2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ceb4:	430b      	orrs	r3, r1
 800ceb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cebe:	f023 010f 	bic.w	r1, r3, #15
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	430a      	orrs	r2, r1
 800cecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	4aa6      	ldr	r2, [pc, #664]	@ (800d16c <UART_SetConfig+0x334>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d177      	bne.n	800cfc8 <UART_SetConfig+0x190>
 800ced8:	4ba5      	ldr	r3, [pc, #660]	@ (800d170 <UART_SetConfig+0x338>)
 800ceda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cedc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cee0:	2b28      	cmp	r3, #40	@ 0x28
 800cee2:	d86d      	bhi.n	800cfc0 <UART_SetConfig+0x188>
 800cee4:	a201      	add	r2, pc, #4	@ (adr r2, 800ceec <UART_SetConfig+0xb4>)
 800cee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceea:	bf00      	nop
 800ceec:	0800cf91 	.word	0x0800cf91
 800cef0:	0800cfc1 	.word	0x0800cfc1
 800cef4:	0800cfc1 	.word	0x0800cfc1
 800cef8:	0800cfc1 	.word	0x0800cfc1
 800cefc:	0800cfc1 	.word	0x0800cfc1
 800cf00:	0800cfc1 	.word	0x0800cfc1
 800cf04:	0800cfc1 	.word	0x0800cfc1
 800cf08:	0800cfc1 	.word	0x0800cfc1
 800cf0c:	0800cf99 	.word	0x0800cf99
 800cf10:	0800cfc1 	.word	0x0800cfc1
 800cf14:	0800cfc1 	.word	0x0800cfc1
 800cf18:	0800cfc1 	.word	0x0800cfc1
 800cf1c:	0800cfc1 	.word	0x0800cfc1
 800cf20:	0800cfc1 	.word	0x0800cfc1
 800cf24:	0800cfc1 	.word	0x0800cfc1
 800cf28:	0800cfc1 	.word	0x0800cfc1
 800cf2c:	0800cfa1 	.word	0x0800cfa1
 800cf30:	0800cfc1 	.word	0x0800cfc1
 800cf34:	0800cfc1 	.word	0x0800cfc1
 800cf38:	0800cfc1 	.word	0x0800cfc1
 800cf3c:	0800cfc1 	.word	0x0800cfc1
 800cf40:	0800cfc1 	.word	0x0800cfc1
 800cf44:	0800cfc1 	.word	0x0800cfc1
 800cf48:	0800cfc1 	.word	0x0800cfc1
 800cf4c:	0800cfa9 	.word	0x0800cfa9
 800cf50:	0800cfc1 	.word	0x0800cfc1
 800cf54:	0800cfc1 	.word	0x0800cfc1
 800cf58:	0800cfc1 	.word	0x0800cfc1
 800cf5c:	0800cfc1 	.word	0x0800cfc1
 800cf60:	0800cfc1 	.word	0x0800cfc1
 800cf64:	0800cfc1 	.word	0x0800cfc1
 800cf68:	0800cfc1 	.word	0x0800cfc1
 800cf6c:	0800cfb1 	.word	0x0800cfb1
 800cf70:	0800cfc1 	.word	0x0800cfc1
 800cf74:	0800cfc1 	.word	0x0800cfc1
 800cf78:	0800cfc1 	.word	0x0800cfc1
 800cf7c:	0800cfc1 	.word	0x0800cfc1
 800cf80:	0800cfc1 	.word	0x0800cfc1
 800cf84:	0800cfc1 	.word	0x0800cfc1
 800cf88:	0800cfc1 	.word	0x0800cfc1
 800cf8c:	0800cfb9 	.word	0x0800cfb9
 800cf90:	2301      	movs	r3, #1
 800cf92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf96:	e326      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cf98:	2304      	movs	r3, #4
 800cf9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf9e:	e322      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfa0:	2308      	movs	r3, #8
 800cfa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfa6:	e31e      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfa8:	2310      	movs	r3, #16
 800cfaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfae:	e31a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfb0:	2320      	movs	r3, #32
 800cfb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfb6:	e316      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfb8:	2340      	movs	r3, #64	@ 0x40
 800cfba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfbe:	e312      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfc0:	2380      	movs	r3, #128	@ 0x80
 800cfc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfc6:	e30e      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a69      	ldr	r2, [pc, #420]	@ (800d174 <UART_SetConfig+0x33c>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d130      	bne.n	800d034 <UART_SetConfig+0x1fc>
 800cfd2:	4b67      	ldr	r3, [pc, #412]	@ (800d170 <UART_SetConfig+0x338>)
 800cfd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfd6:	f003 0307 	and.w	r3, r3, #7
 800cfda:	2b05      	cmp	r3, #5
 800cfdc:	d826      	bhi.n	800d02c <UART_SetConfig+0x1f4>
 800cfde:	a201      	add	r2, pc, #4	@ (adr r2, 800cfe4 <UART_SetConfig+0x1ac>)
 800cfe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfe4:	0800cffd 	.word	0x0800cffd
 800cfe8:	0800d005 	.word	0x0800d005
 800cfec:	0800d00d 	.word	0x0800d00d
 800cff0:	0800d015 	.word	0x0800d015
 800cff4:	0800d01d 	.word	0x0800d01d
 800cff8:	0800d025 	.word	0x0800d025
 800cffc:	2300      	movs	r3, #0
 800cffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d002:	e2f0      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d004:	2304      	movs	r3, #4
 800d006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d00a:	e2ec      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d00c:	2308      	movs	r3, #8
 800d00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d012:	e2e8      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d014:	2310      	movs	r3, #16
 800d016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d01a:	e2e4      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d01c:	2320      	movs	r3, #32
 800d01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d022:	e2e0      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d024:	2340      	movs	r3, #64	@ 0x40
 800d026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d02a:	e2dc      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d02c:	2380      	movs	r3, #128	@ 0x80
 800d02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d032:	e2d8      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d034:	697b      	ldr	r3, [r7, #20]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	4a4f      	ldr	r2, [pc, #316]	@ (800d178 <UART_SetConfig+0x340>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d130      	bne.n	800d0a0 <UART_SetConfig+0x268>
 800d03e:	4b4c      	ldr	r3, [pc, #304]	@ (800d170 <UART_SetConfig+0x338>)
 800d040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d042:	f003 0307 	and.w	r3, r3, #7
 800d046:	2b05      	cmp	r3, #5
 800d048:	d826      	bhi.n	800d098 <UART_SetConfig+0x260>
 800d04a:	a201      	add	r2, pc, #4	@ (adr r2, 800d050 <UART_SetConfig+0x218>)
 800d04c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d050:	0800d069 	.word	0x0800d069
 800d054:	0800d071 	.word	0x0800d071
 800d058:	0800d079 	.word	0x0800d079
 800d05c:	0800d081 	.word	0x0800d081
 800d060:	0800d089 	.word	0x0800d089
 800d064:	0800d091 	.word	0x0800d091
 800d068:	2300      	movs	r3, #0
 800d06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d06e:	e2ba      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d070:	2304      	movs	r3, #4
 800d072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d076:	e2b6      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d078:	2308      	movs	r3, #8
 800d07a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d07e:	e2b2      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d080:	2310      	movs	r3, #16
 800d082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d086:	e2ae      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d088:	2320      	movs	r3, #32
 800d08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d08e:	e2aa      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d090:	2340      	movs	r3, #64	@ 0x40
 800d092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d096:	e2a6      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d098:	2380      	movs	r3, #128	@ 0x80
 800d09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d09e:	e2a2      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	4a35      	ldr	r2, [pc, #212]	@ (800d17c <UART_SetConfig+0x344>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d130      	bne.n	800d10c <UART_SetConfig+0x2d4>
 800d0aa:	4b31      	ldr	r3, [pc, #196]	@ (800d170 <UART_SetConfig+0x338>)
 800d0ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0ae:	f003 0307 	and.w	r3, r3, #7
 800d0b2:	2b05      	cmp	r3, #5
 800d0b4:	d826      	bhi.n	800d104 <UART_SetConfig+0x2cc>
 800d0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800d0bc <UART_SetConfig+0x284>)
 800d0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0bc:	0800d0d5 	.word	0x0800d0d5
 800d0c0:	0800d0dd 	.word	0x0800d0dd
 800d0c4:	0800d0e5 	.word	0x0800d0e5
 800d0c8:	0800d0ed 	.word	0x0800d0ed
 800d0cc:	0800d0f5 	.word	0x0800d0f5
 800d0d0:	0800d0fd 	.word	0x0800d0fd
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0da:	e284      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0dc:	2304      	movs	r3, #4
 800d0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0e2:	e280      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0e4:	2308      	movs	r3, #8
 800d0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0ea:	e27c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0ec:	2310      	movs	r3, #16
 800d0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0f2:	e278      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0f4:	2320      	movs	r3, #32
 800d0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0fa:	e274      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d0fc:	2340      	movs	r3, #64	@ 0x40
 800d0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d102:	e270      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d104:	2380      	movs	r3, #128	@ 0x80
 800d106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d10a:	e26c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a1b      	ldr	r2, [pc, #108]	@ (800d180 <UART_SetConfig+0x348>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d142      	bne.n	800d19c <UART_SetConfig+0x364>
 800d116:	4b16      	ldr	r3, [pc, #88]	@ (800d170 <UART_SetConfig+0x338>)
 800d118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d11a:	f003 0307 	and.w	r3, r3, #7
 800d11e:	2b05      	cmp	r3, #5
 800d120:	d838      	bhi.n	800d194 <UART_SetConfig+0x35c>
 800d122:	a201      	add	r2, pc, #4	@ (adr r2, 800d128 <UART_SetConfig+0x2f0>)
 800d124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d128:	0800d141 	.word	0x0800d141
 800d12c:	0800d149 	.word	0x0800d149
 800d130:	0800d151 	.word	0x0800d151
 800d134:	0800d159 	.word	0x0800d159
 800d138:	0800d185 	.word	0x0800d185
 800d13c:	0800d18d 	.word	0x0800d18d
 800d140:	2300      	movs	r3, #0
 800d142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d146:	e24e      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d148:	2304      	movs	r3, #4
 800d14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d14e:	e24a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d150:	2308      	movs	r3, #8
 800d152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d156:	e246      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d158:	2310      	movs	r3, #16
 800d15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d15e:	e242      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d160:	cfff69f3 	.word	0xcfff69f3
 800d164:	58000c00 	.word	0x58000c00
 800d168:	11fff4ff 	.word	0x11fff4ff
 800d16c:	40011000 	.word	0x40011000
 800d170:	58024400 	.word	0x58024400
 800d174:	40004400 	.word	0x40004400
 800d178:	40004800 	.word	0x40004800
 800d17c:	40004c00 	.word	0x40004c00
 800d180:	40005000 	.word	0x40005000
 800d184:	2320      	movs	r3, #32
 800d186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d18a:	e22c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d18c:	2340      	movs	r3, #64	@ 0x40
 800d18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d192:	e228      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d194:	2380      	movs	r3, #128	@ 0x80
 800d196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d19a:	e224      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	4ab1      	ldr	r2, [pc, #708]	@ (800d468 <UART_SetConfig+0x630>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d176      	bne.n	800d294 <UART_SetConfig+0x45c>
 800d1a6:	4bb1      	ldr	r3, [pc, #708]	@ (800d46c <UART_SetConfig+0x634>)
 800d1a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d1ae:	2b28      	cmp	r3, #40	@ 0x28
 800d1b0:	d86c      	bhi.n	800d28c <UART_SetConfig+0x454>
 800d1b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1b8 <UART_SetConfig+0x380>)
 800d1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1b8:	0800d25d 	.word	0x0800d25d
 800d1bc:	0800d28d 	.word	0x0800d28d
 800d1c0:	0800d28d 	.word	0x0800d28d
 800d1c4:	0800d28d 	.word	0x0800d28d
 800d1c8:	0800d28d 	.word	0x0800d28d
 800d1cc:	0800d28d 	.word	0x0800d28d
 800d1d0:	0800d28d 	.word	0x0800d28d
 800d1d4:	0800d28d 	.word	0x0800d28d
 800d1d8:	0800d265 	.word	0x0800d265
 800d1dc:	0800d28d 	.word	0x0800d28d
 800d1e0:	0800d28d 	.word	0x0800d28d
 800d1e4:	0800d28d 	.word	0x0800d28d
 800d1e8:	0800d28d 	.word	0x0800d28d
 800d1ec:	0800d28d 	.word	0x0800d28d
 800d1f0:	0800d28d 	.word	0x0800d28d
 800d1f4:	0800d28d 	.word	0x0800d28d
 800d1f8:	0800d26d 	.word	0x0800d26d
 800d1fc:	0800d28d 	.word	0x0800d28d
 800d200:	0800d28d 	.word	0x0800d28d
 800d204:	0800d28d 	.word	0x0800d28d
 800d208:	0800d28d 	.word	0x0800d28d
 800d20c:	0800d28d 	.word	0x0800d28d
 800d210:	0800d28d 	.word	0x0800d28d
 800d214:	0800d28d 	.word	0x0800d28d
 800d218:	0800d275 	.word	0x0800d275
 800d21c:	0800d28d 	.word	0x0800d28d
 800d220:	0800d28d 	.word	0x0800d28d
 800d224:	0800d28d 	.word	0x0800d28d
 800d228:	0800d28d 	.word	0x0800d28d
 800d22c:	0800d28d 	.word	0x0800d28d
 800d230:	0800d28d 	.word	0x0800d28d
 800d234:	0800d28d 	.word	0x0800d28d
 800d238:	0800d27d 	.word	0x0800d27d
 800d23c:	0800d28d 	.word	0x0800d28d
 800d240:	0800d28d 	.word	0x0800d28d
 800d244:	0800d28d 	.word	0x0800d28d
 800d248:	0800d28d 	.word	0x0800d28d
 800d24c:	0800d28d 	.word	0x0800d28d
 800d250:	0800d28d 	.word	0x0800d28d
 800d254:	0800d28d 	.word	0x0800d28d
 800d258:	0800d285 	.word	0x0800d285
 800d25c:	2301      	movs	r3, #1
 800d25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d262:	e1c0      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d264:	2304      	movs	r3, #4
 800d266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d26a:	e1bc      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d26c:	2308      	movs	r3, #8
 800d26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d272:	e1b8      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d274:	2310      	movs	r3, #16
 800d276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d27a:	e1b4      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d27c:	2320      	movs	r3, #32
 800d27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d282:	e1b0      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d284:	2340      	movs	r3, #64	@ 0x40
 800d286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d28a:	e1ac      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d28c:	2380      	movs	r3, #128	@ 0x80
 800d28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d292:	e1a8      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	4a75      	ldr	r2, [pc, #468]	@ (800d470 <UART_SetConfig+0x638>)
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d130      	bne.n	800d300 <UART_SetConfig+0x4c8>
 800d29e:	4b73      	ldr	r3, [pc, #460]	@ (800d46c <UART_SetConfig+0x634>)
 800d2a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2a2:	f003 0307 	and.w	r3, r3, #7
 800d2a6:	2b05      	cmp	r3, #5
 800d2a8:	d826      	bhi.n	800d2f8 <UART_SetConfig+0x4c0>
 800d2aa:	a201      	add	r2, pc, #4	@ (adr r2, 800d2b0 <UART_SetConfig+0x478>)
 800d2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2b0:	0800d2c9 	.word	0x0800d2c9
 800d2b4:	0800d2d1 	.word	0x0800d2d1
 800d2b8:	0800d2d9 	.word	0x0800d2d9
 800d2bc:	0800d2e1 	.word	0x0800d2e1
 800d2c0:	0800d2e9 	.word	0x0800d2e9
 800d2c4:	0800d2f1 	.word	0x0800d2f1
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ce:	e18a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2d0:	2304      	movs	r3, #4
 800d2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2d6:	e186      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2d8:	2308      	movs	r3, #8
 800d2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2de:	e182      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2e0:	2310      	movs	r3, #16
 800d2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2e6:	e17e      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2e8:	2320      	movs	r3, #32
 800d2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ee:	e17a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2f0:	2340      	movs	r3, #64	@ 0x40
 800d2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2f6:	e176      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d2f8:	2380      	movs	r3, #128	@ 0x80
 800d2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2fe:	e172      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d300:	697b      	ldr	r3, [r7, #20]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	4a5b      	ldr	r2, [pc, #364]	@ (800d474 <UART_SetConfig+0x63c>)
 800d306:	4293      	cmp	r3, r2
 800d308:	d130      	bne.n	800d36c <UART_SetConfig+0x534>
 800d30a:	4b58      	ldr	r3, [pc, #352]	@ (800d46c <UART_SetConfig+0x634>)
 800d30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d30e:	f003 0307 	and.w	r3, r3, #7
 800d312:	2b05      	cmp	r3, #5
 800d314:	d826      	bhi.n	800d364 <UART_SetConfig+0x52c>
 800d316:	a201      	add	r2, pc, #4	@ (adr r2, 800d31c <UART_SetConfig+0x4e4>)
 800d318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d31c:	0800d335 	.word	0x0800d335
 800d320:	0800d33d 	.word	0x0800d33d
 800d324:	0800d345 	.word	0x0800d345
 800d328:	0800d34d 	.word	0x0800d34d
 800d32c:	0800d355 	.word	0x0800d355
 800d330:	0800d35d 	.word	0x0800d35d
 800d334:	2300      	movs	r3, #0
 800d336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d33a:	e154      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d33c:	2304      	movs	r3, #4
 800d33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d342:	e150      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d344:	2308      	movs	r3, #8
 800d346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d34a:	e14c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d34c:	2310      	movs	r3, #16
 800d34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d352:	e148      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d354:	2320      	movs	r3, #32
 800d356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d35a:	e144      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d35c:	2340      	movs	r3, #64	@ 0x40
 800d35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d362:	e140      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d364:	2380      	movs	r3, #128	@ 0x80
 800d366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d36a:	e13c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d36c:	697b      	ldr	r3, [r7, #20]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	4a41      	ldr	r2, [pc, #260]	@ (800d478 <UART_SetConfig+0x640>)
 800d372:	4293      	cmp	r3, r2
 800d374:	f040 8082 	bne.w	800d47c <UART_SetConfig+0x644>
 800d378:	4b3c      	ldr	r3, [pc, #240]	@ (800d46c <UART_SetConfig+0x634>)
 800d37a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d37c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d380:	2b28      	cmp	r3, #40	@ 0x28
 800d382:	d86d      	bhi.n	800d460 <UART_SetConfig+0x628>
 800d384:	a201      	add	r2, pc, #4	@ (adr r2, 800d38c <UART_SetConfig+0x554>)
 800d386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d38a:	bf00      	nop
 800d38c:	0800d431 	.word	0x0800d431
 800d390:	0800d461 	.word	0x0800d461
 800d394:	0800d461 	.word	0x0800d461
 800d398:	0800d461 	.word	0x0800d461
 800d39c:	0800d461 	.word	0x0800d461
 800d3a0:	0800d461 	.word	0x0800d461
 800d3a4:	0800d461 	.word	0x0800d461
 800d3a8:	0800d461 	.word	0x0800d461
 800d3ac:	0800d439 	.word	0x0800d439
 800d3b0:	0800d461 	.word	0x0800d461
 800d3b4:	0800d461 	.word	0x0800d461
 800d3b8:	0800d461 	.word	0x0800d461
 800d3bc:	0800d461 	.word	0x0800d461
 800d3c0:	0800d461 	.word	0x0800d461
 800d3c4:	0800d461 	.word	0x0800d461
 800d3c8:	0800d461 	.word	0x0800d461
 800d3cc:	0800d441 	.word	0x0800d441
 800d3d0:	0800d461 	.word	0x0800d461
 800d3d4:	0800d461 	.word	0x0800d461
 800d3d8:	0800d461 	.word	0x0800d461
 800d3dc:	0800d461 	.word	0x0800d461
 800d3e0:	0800d461 	.word	0x0800d461
 800d3e4:	0800d461 	.word	0x0800d461
 800d3e8:	0800d461 	.word	0x0800d461
 800d3ec:	0800d449 	.word	0x0800d449
 800d3f0:	0800d461 	.word	0x0800d461
 800d3f4:	0800d461 	.word	0x0800d461
 800d3f8:	0800d461 	.word	0x0800d461
 800d3fc:	0800d461 	.word	0x0800d461
 800d400:	0800d461 	.word	0x0800d461
 800d404:	0800d461 	.word	0x0800d461
 800d408:	0800d461 	.word	0x0800d461
 800d40c:	0800d451 	.word	0x0800d451
 800d410:	0800d461 	.word	0x0800d461
 800d414:	0800d461 	.word	0x0800d461
 800d418:	0800d461 	.word	0x0800d461
 800d41c:	0800d461 	.word	0x0800d461
 800d420:	0800d461 	.word	0x0800d461
 800d424:	0800d461 	.word	0x0800d461
 800d428:	0800d461 	.word	0x0800d461
 800d42c:	0800d459 	.word	0x0800d459
 800d430:	2301      	movs	r3, #1
 800d432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d436:	e0d6      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d438:	2304      	movs	r3, #4
 800d43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d43e:	e0d2      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d440:	2308      	movs	r3, #8
 800d442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d446:	e0ce      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d448:	2310      	movs	r3, #16
 800d44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d44e:	e0ca      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d450:	2320      	movs	r3, #32
 800d452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d456:	e0c6      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d458:	2340      	movs	r3, #64	@ 0x40
 800d45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d45e:	e0c2      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d460:	2380      	movs	r3, #128	@ 0x80
 800d462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d466:	e0be      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d468:	40011400 	.word	0x40011400
 800d46c:	58024400 	.word	0x58024400
 800d470:	40007800 	.word	0x40007800
 800d474:	40007c00 	.word	0x40007c00
 800d478:	40011800 	.word	0x40011800
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4aad      	ldr	r2, [pc, #692]	@ (800d738 <UART_SetConfig+0x900>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d176      	bne.n	800d574 <UART_SetConfig+0x73c>
 800d486:	4bad      	ldr	r3, [pc, #692]	@ (800d73c <UART_SetConfig+0x904>)
 800d488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d48a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d48e:	2b28      	cmp	r3, #40	@ 0x28
 800d490:	d86c      	bhi.n	800d56c <UART_SetConfig+0x734>
 800d492:	a201      	add	r2, pc, #4	@ (adr r2, 800d498 <UART_SetConfig+0x660>)
 800d494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d498:	0800d53d 	.word	0x0800d53d
 800d49c:	0800d56d 	.word	0x0800d56d
 800d4a0:	0800d56d 	.word	0x0800d56d
 800d4a4:	0800d56d 	.word	0x0800d56d
 800d4a8:	0800d56d 	.word	0x0800d56d
 800d4ac:	0800d56d 	.word	0x0800d56d
 800d4b0:	0800d56d 	.word	0x0800d56d
 800d4b4:	0800d56d 	.word	0x0800d56d
 800d4b8:	0800d545 	.word	0x0800d545
 800d4bc:	0800d56d 	.word	0x0800d56d
 800d4c0:	0800d56d 	.word	0x0800d56d
 800d4c4:	0800d56d 	.word	0x0800d56d
 800d4c8:	0800d56d 	.word	0x0800d56d
 800d4cc:	0800d56d 	.word	0x0800d56d
 800d4d0:	0800d56d 	.word	0x0800d56d
 800d4d4:	0800d56d 	.word	0x0800d56d
 800d4d8:	0800d54d 	.word	0x0800d54d
 800d4dc:	0800d56d 	.word	0x0800d56d
 800d4e0:	0800d56d 	.word	0x0800d56d
 800d4e4:	0800d56d 	.word	0x0800d56d
 800d4e8:	0800d56d 	.word	0x0800d56d
 800d4ec:	0800d56d 	.word	0x0800d56d
 800d4f0:	0800d56d 	.word	0x0800d56d
 800d4f4:	0800d56d 	.word	0x0800d56d
 800d4f8:	0800d555 	.word	0x0800d555
 800d4fc:	0800d56d 	.word	0x0800d56d
 800d500:	0800d56d 	.word	0x0800d56d
 800d504:	0800d56d 	.word	0x0800d56d
 800d508:	0800d56d 	.word	0x0800d56d
 800d50c:	0800d56d 	.word	0x0800d56d
 800d510:	0800d56d 	.word	0x0800d56d
 800d514:	0800d56d 	.word	0x0800d56d
 800d518:	0800d55d 	.word	0x0800d55d
 800d51c:	0800d56d 	.word	0x0800d56d
 800d520:	0800d56d 	.word	0x0800d56d
 800d524:	0800d56d 	.word	0x0800d56d
 800d528:	0800d56d 	.word	0x0800d56d
 800d52c:	0800d56d 	.word	0x0800d56d
 800d530:	0800d56d 	.word	0x0800d56d
 800d534:	0800d56d 	.word	0x0800d56d
 800d538:	0800d565 	.word	0x0800d565
 800d53c:	2301      	movs	r3, #1
 800d53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d542:	e050      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d544:	2304      	movs	r3, #4
 800d546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d54a:	e04c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d54c:	2308      	movs	r3, #8
 800d54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d552:	e048      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d554:	2310      	movs	r3, #16
 800d556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55a:	e044      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d55c:	2320      	movs	r3, #32
 800d55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d562:	e040      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d564:	2340      	movs	r3, #64	@ 0x40
 800d566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d56a:	e03c      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d56c:	2380      	movs	r3, #128	@ 0x80
 800d56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d572:	e038      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4a71      	ldr	r2, [pc, #452]	@ (800d740 <UART_SetConfig+0x908>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d130      	bne.n	800d5e0 <UART_SetConfig+0x7a8>
 800d57e:	4b6f      	ldr	r3, [pc, #444]	@ (800d73c <UART_SetConfig+0x904>)
 800d580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d582:	f003 0307 	and.w	r3, r3, #7
 800d586:	2b05      	cmp	r3, #5
 800d588:	d826      	bhi.n	800d5d8 <UART_SetConfig+0x7a0>
 800d58a:	a201      	add	r2, pc, #4	@ (adr r2, 800d590 <UART_SetConfig+0x758>)
 800d58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d590:	0800d5a9 	.word	0x0800d5a9
 800d594:	0800d5b1 	.word	0x0800d5b1
 800d598:	0800d5b9 	.word	0x0800d5b9
 800d59c:	0800d5c1 	.word	0x0800d5c1
 800d5a0:	0800d5c9 	.word	0x0800d5c9
 800d5a4:	0800d5d1 	.word	0x0800d5d1
 800d5a8:	2302      	movs	r3, #2
 800d5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ae:	e01a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5b0:	2304      	movs	r3, #4
 800d5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5b6:	e016      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5b8:	2308      	movs	r3, #8
 800d5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5be:	e012      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5c0:	2310      	movs	r3, #16
 800d5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5c6:	e00e      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5c8:	2320      	movs	r3, #32
 800d5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ce:	e00a      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5d0:	2340      	movs	r3, #64	@ 0x40
 800d5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5d6:	e006      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5d8:	2380      	movs	r3, #128	@ 0x80
 800d5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5de:	e002      	b.n	800d5e6 <UART_SetConfig+0x7ae>
 800d5e0:	2380      	movs	r3, #128	@ 0x80
 800d5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a55      	ldr	r2, [pc, #340]	@ (800d740 <UART_SetConfig+0x908>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	f040 80f8 	bne.w	800d7e2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d5f2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d5f6:	2b20      	cmp	r3, #32
 800d5f8:	dc46      	bgt.n	800d688 <UART_SetConfig+0x850>
 800d5fa:	2b02      	cmp	r3, #2
 800d5fc:	db75      	blt.n	800d6ea <UART_SetConfig+0x8b2>
 800d5fe:	3b02      	subs	r3, #2
 800d600:	2b1e      	cmp	r3, #30
 800d602:	d872      	bhi.n	800d6ea <UART_SetConfig+0x8b2>
 800d604:	a201      	add	r2, pc, #4	@ (adr r2, 800d60c <UART_SetConfig+0x7d4>)
 800d606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d60a:	bf00      	nop
 800d60c:	0800d68f 	.word	0x0800d68f
 800d610:	0800d6eb 	.word	0x0800d6eb
 800d614:	0800d697 	.word	0x0800d697
 800d618:	0800d6eb 	.word	0x0800d6eb
 800d61c:	0800d6eb 	.word	0x0800d6eb
 800d620:	0800d6eb 	.word	0x0800d6eb
 800d624:	0800d6a7 	.word	0x0800d6a7
 800d628:	0800d6eb 	.word	0x0800d6eb
 800d62c:	0800d6eb 	.word	0x0800d6eb
 800d630:	0800d6eb 	.word	0x0800d6eb
 800d634:	0800d6eb 	.word	0x0800d6eb
 800d638:	0800d6eb 	.word	0x0800d6eb
 800d63c:	0800d6eb 	.word	0x0800d6eb
 800d640:	0800d6eb 	.word	0x0800d6eb
 800d644:	0800d6b7 	.word	0x0800d6b7
 800d648:	0800d6eb 	.word	0x0800d6eb
 800d64c:	0800d6eb 	.word	0x0800d6eb
 800d650:	0800d6eb 	.word	0x0800d6eb
 800d654:	0800d6eb 	.word	0x0800d6eb
 800d658:	0800d6eb 	.word	0x0800d6eb
 800d65c:	0800d6eb 	.word	0x0800d6eb
 800d660:	0800d6eb 	.word	0x0800d6eb
 800d664:	0800d6eb 	.word	0x0800d6eb
 800d668:	0800d6eb 	.word	0x0800d6eb
 800d66c:	0800d6eb 	.word	0x0800d6eb
 800d670:	0800d6eb 	.word	0x0800d6eb
 800d674:	0800d6eb 	.word	0x0800d6eb
 800d678:	0800d6eb 	.word	0x0800d6eb
 800d67c:	0800d6eb 	.word	0x0800d6eb
 800d680:	0800d6eb 	.word	0x0800d6eb
 800d684:	0800d6dd 	.word	0x0800d6dd
 800d688:	2b40      	cmp	r3, #64	@ 0x40
 800d68a:	d02a      	beq.n	800d6e2 <UART_SetConfig+0x8aa>
 800d68c:	e02d      	b.n	800d6ea <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d68e:	f7fc fa55 	bl	8009b3c <HAL_RCCEx_GetD3PCLK1Freq>
 800d692:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d694:	e02f      	b.n	800d6f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d69a:	4618      	mov	r0, r3
 800d69c:	f7fc fa64 	bl	8009b68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6a4:	e027      	b.n	800d6f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d6a6:	f107 0318 	add.w	r3, r7, #24
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fc fbb0 	bl	8009e10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d6b0:	69fb      	ldr	r3, [r7, #28]
 800d6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6b4:	e01f      	b.n	800d6f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d6b6:	4b21      	ldr	r3, [pc, #132]	@ (800d73c <UART_SetConfig+0x904>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f003 0320 	and.w	r3, r3, #32
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d009      	beq.n	800d6d6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d6c2:	4b1e      	ldr	r3, [pc, #120]	@ (800d73c <UART_SetConfig+0x904>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	08db      	lsrs	r3, r3, #3
 800d6c8:	f003 0303 	and.w	r3, r3, #3
 800d6cc:	4a1d      	ldr	r2, [pc, #116]	@ (800d744 <UART_SetConfig+0x90c>)
 800d6ce:	fa22 f303 	lsr.w	r3, r2, r3
 800d6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d6d4:	e00f      	b.n	800d6f6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d6d6:	4b1b      	ldr	r3, [pc, #108]	@ (800d744 <UART_SetConfig+0x90c>)
 800d6d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6da:	e00c      	b.n	800d6f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d6dc:	4b1a      	ldr	r3, [pc, #104]	@ (800d748 <UART_SetConfig+0x910>)
 800d6de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6e0:	e009      	b.n	800d6f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6e8:	e005      	b.n	800d6f6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d6f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d6f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	f000 81ee 	beq.w	800dada <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d702:	4a12      	ldr	r2, [pc, #72]	@ (800d74c <UART_SetConfig+0x914>)
 800d704:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d708:	461a      	mov	r2, r3
 800d70a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d70c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d710:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	685a      	ldr	r2, [r3, #4]
 800d716:	4613      	mov	r3, r2
 800d718:	005b      	lsls	r3, r3, #1
 800d71a:	4413      	add	r3, r2
 800d71c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d71e:	429a      	cmp	r2, r3
 800d720:	d305      	bcc.n	800d72e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d722:	697b      	ldr	r3, [r7, #20]
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d72a:	429a      	cmp	r2, r3
 800d72c:	d910      	bls.n	800d750 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800d72e:	2301      	movs	r3, #1
 800d730:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d734:	e1d1      	b.n	800dada <UART_SetConfig+0xca2>
 800d736:	bf00      	nop
 800d738:	40011c00 	.word	0x40011c00
 800d73c:	58024400 	.word	0x58024400
 800d740:	58000c00 	.word	0x58000c00
 800d744:	03d09000 	.word	0x03d09000
 800d748:	003d0900 	.word	0x003d0900
 800d74c:	080143bc 	.word	0x080143bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d752:	2200      	movs	r2, #0
 800d754:	60bb      	str	r3, [r7, #8]
 800d756:	60fa      	str	r2, [r7, #12]
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d75c:	4ac0      	ldr	r2, [pc, #768]	@ (800da60 <UART_SetConfig+0xc28>)
 800d75e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d762:	b29b      	uxth	r3, r3
 800d764:	2200      	movs	r2, #0
 800d766:	603b      	str	r3, [r7, #0]
 800d768:	607a      	str	r2, [r7, #4]
 800d76a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d76e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d772:	f7f2 ff89 	bl	8000688 <__aeabi_uldivmod>
 800d776:	4602      	mov	r2, r0
 800d778:	460b      	mov	r3, r1
 800d77a:	4610      	mov	r0, r2
 800d77c:	4619      	mov	r1, r3
 800d77e:	f04f 0200 	mov.w	r2, #0
 800d782:	f04f 0300 	mov.w	r3, #0
 800d786:	020b      	lsls	r3, r1, #8
 800d788:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d78c:	0202      	lsls	r2, r0, #8
 800d78e:	6979      	ldr	r1, [r7, #20]
 800d790:	6849      	ldr	r1, [r1, #4]
 800d792:	0849      	lsrs	r1, r1, #1
 800d794:	2000      	movs	r0, #0
 800d796:	460c      	mov	r4, r1
 800d798:	4605      	mov	r5, r0
 800d79a:	eb12 0804 	adds.w	r8, r2, r4
 800d79e:	eb43 0905 	adc.w	r9, r3, r5
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	685b      	ldr	r3, [r3, #4]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	469a      	mov	sl, r3
 800d7aa:	4693      	mov	fp, r2
 800d7ac:	4652      	mov	r2, sl
 800d7ae:	465b      	mov	r3, fp
 800d7b0:	4640      	mov	r0, r8
 800d7b2:	4649      	mov	r1, r9
 800d7b4:	f7f2 ff68 	bl	8000688 <__aeabi_uldivmod>
 800d7b8:	4602      	mov	r2, r0
 800d7ba:	460b      	mov	r3, r1
 800d7bc:	4613      	mov	r3, r2
 800d7be:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d7c6:	d308      	bcc.n	800d7da <UART_SetConfig+0x9a2>
 800d7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7ce:	d204      	bcs.n	800d7da <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d7d6:	60da      	str	r2, [r3, #12]
 800d7d8:	e17f      	b.n	800dada <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d7e0:	e17b      	b.n	800dada <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	69db      	ldr	r3, [r3, #28]
 800d7e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d7ea:	f040 80bd 	bne.w	800d968 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800d7ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d7f2:	2b20      	cmp	r3, #32
 800d7f4:	dc48      	bgt.n	800d888 <UART_SetConfig+0xa50>
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	db7b      	blt.n	800d8f2 <UART_SetConfig+0xaba>
 800d7fa:	2b20      	cmp	r3, #32
 800d7fc:	d879      	bhi.n	800d8f2 <UART_SetConfig+0xaba>
 800d7fe:	a201      	add	r2, pc, #4	@ (adr r2, 800d804 <UART_SetConfig+0x9cc>)
 800d800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d804:	0800d88f 	.word	0x0800d88f
 800d808:	0800d897 	.word	0x0800d897
 800d80c:	0800d8f3 	.word	0x0800d8f3
 800d810:	0800d8f3 	.word	0x0800d8f3
 800d814:	0800d89f 	.word	0x0800d89f
 800d818:	0800d8f3 	.word	0x0800d8f3
 800d81c:	0800d8f3 	.word	0x0800d8f3
 800d820:	0800d8f3 	.word	0x0800d8f3
 800d824:	0800d8af 	.word	0x0800d8af
 800d828:	0800d8f3 	.word	0x0800d8f3
 800d82c:	0800d8f3 	.word	0x0800d8f3
 800d830:	0800d8f3 	.word	0x0800d8f3
 800d834:	0800d8f3 	.word	0x0800d8f3
 800d838:	0800d8f3 	.word	0x0800d8f3
 800d83c:	0800d8f3 	.word	0x0800d8f3
 800d840:	0800d8f3 	.word	0x0800d8f3
 800d844:	0800d8bf 	.word	0x0800d8bf
 800d848:	0800d8f3 	.word	0x0800d8f3
 800d84c:	0800d8f3 	.word	0x0800d8f3
 800d850:	0800d8f3 	.word	0x0800d8f3
 800d854:	0800d8f3 	.word	0x0800d8f3
 800d858:	0800d8f3 	.word	0x0800d8f3
 800d85c:	0800d8f3 	.word	0x0800d8f3
 800d860:	0800d8f3 	.word	0x0800d8f3
 800d864:	0800d8f3 	.word	0x0800d8f3
 800d868:	0800d8f3 	.word	0x0800d8f3
 800d86c:	0800d8f3 	.word	0x0800d8f3
 800d870:	0800d8f3 	.word	0x0800d8f3
 800d874:	0800d8f3 	.word	0x0800d8f3
 800d878:	0800d8f3 	.word	0x0800d8f3
 800d87c:	0800d8f3 	.word	0x0800d8f3
 800d880:	0800d8f3 	.word	0x0800d8f3
 800d884:	0800d8e5 	.word	0x0800d8e5
 800d888:	2b40      	cmp	r3, #64	@ 0x40
 800d88a:	d02e      	beq.n	800d8ea <UART_SetConfig+0xab2>
 800d88c:	e031      	b.n	800d8f2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d88e:	f7fa ff47 	bl	8008720 <HAL_RCC_GetPCLK1Freq>
 800d892:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d894:	e033      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d896:	f7fa ff59 	bl	800874c <HAL_RCC_GetPCLK2Freq>
 800d89a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d89c:	e02f      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d89e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fc f960 	bl	8009b68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8ac:	e027      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8ae:	f107 0318 	add.w	r3, r7, #24
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7fc faac 	bl	8009e10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d8b8:	69fb      	ldr	r3, [r7, #28]
 800d8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8bc:	e01f      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8be:	4b69      	ldr	r3, [pc, #420]	@ (800da64 <UART_SetConfig+0xc2c>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f003 0320 	and.w	r3, r3, #32
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d009      	beq.n	800d8de <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d8ca:	4b66      	ldr	r3, [pc, #408]	@ (800da64 <UART_SetConfig+0xc2c>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	08db      	lsrs	r3, r3, #3
 800d8d0:	f003 0303 	and.w	r3, r3, #3
 800d8d4:	4a64      	ldr	r2, [pc, #400]	@ (800da68 <UART_SetConfig+0xc30>)
 800d8d6:	fa22 f303 	lsr.w	r3, r2, r3
 800d8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d8dc:	e00f      	b.n	800d8fe <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800d8de:	4b62      	ldr	r3, [pc, #392]	@ (800da68 <UART_SetConfig+0xc30>)
 800d8e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8e2:	e00c      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d8e4:	4b61      	ldr	r3, [pc, #388]	@ (800da6c <UART_SetConfig+0xc34>)
 800d8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8e8:	e009      	b.n	800d8fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d8ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f0:	e005      	b.n	800d8fe <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d8fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d900:	2b00      	cmp	r3, #0
 800d902:	f000 80ea 	beq.w	800dada <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d90a:	4a55      	ldr	r2, [pc, #340]	@ (800da60 <UART_SetConfig+0xc28>)
 800d90c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d910:	461a      	mov	r2, r3
 800d912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d914:	fbb3 f3f2 	udiv	r3, r3, r2
 800d918:	005a      	lsls	r2, r3, #1
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	085b      	lsrs	r3, r3, #1
 800d920:	441a      	add	r2, r3
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	685b      	ldr	r3, [r3, #4]
 800d926:	fbb2 f3f3 	udiv	r3, r2, r3
 800d92a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d92c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d92e:	2b0f      	cmp	r3, #15
 800d930:	d916      	bls.n	800d960 <UART_SetConfig+0xb28>
 800d932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d938:	d212      	bcs.n	800d960 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d93c:	b29b      	uxth	r3, r3
 800d93e:	f023 030f 	bic.w	r3, r3, #15
 800d942:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d946:	085b      	lsrs	r3, r3, #1
 800d948:	b29b      	uxth	r3, r3
 800d94a:	f003 0307 	and.w	r3, r3, #7
 800d94e:	b29a      	uxth	r2, r3
 800d950:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d952:	4313      	orrs	r3, r2
 800d954:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d95c:	60da      	str	r2, [r3, #12]
 800d95e:	e0bc      	b.n	800dada <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d960:	2301      	movs	r3, #1
 800d962:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d966:	e0b8      	b.n	800dada <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d968:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d96c:	2b20      	cmp	r3, #32
 800d96e:	dc4b      	bgt.n	800da08 <UART_SetConfig+0xbd0>
 800d970:	2b00      	cmp	r3, #0
 800d972:	f2c0 8087 	blt.w	800da84 <UART_SetConfig+0xc4c>
 800d976:	2b20      	cmp	r3, #32
 800d978:	f200 8084 	bhi.w	800da84 <UART_SetConfig+0xc4c>
 800d97c:	a201      	add	r2, pc, #4	@ (adr r2, 800d984 <UART_SetConfig+0xb4c>)
 800d97e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d982:	bf00      	nop
 800d984:	0800da0f 	.word	0x0800da0f
 800d988:	0800da17 	.word	0x0800da17
 800d98c:	0800da85 	.word	0x0800da85
 800d990:	0800da85 	.word	0x0800da85
 800d994:	0800da1f 	.word	0x0800da1f
 800d998:	0800da85 	.word	0x0800da85
 800d99c:	0800da85 	.word	0x0800da85
 800d9a0:	0800da85 	.word	0x0800da85
 800d9a4:	0800da2f 	.word	0x0800da2f
 800d9a8:	0800da85 	.word	0x0800da85
 800d9ac:	0800da85 	.word	0x0800da85
 800d9b0:	0800da85 	.word	0x0800da85
 800d9b4:	0800da85 	.word	0x0800da85
 800d9b8:	0800da85 	.word	0x0800da85
 800d9bc:	0800da85 	.word	0x0800da85
 800d9c0:	0800da85 	.word	0x0800da85
 800d9c4:	0800da3f 	.word	0x0800da3f
 800d9c8:	0800da85 	.word	0x0800da85
 800d9cc:	0800da85 	.word	0x0800da85
 800d9d0:	0800da85 	.word	0x0800da85
 800d9d4:	0800da85 	.word	0x0800da85
 800d9d8:	0800da85 	.word	0x0800da85
 800d9dc:	0800da85 	.word	0x0800da85
 800d9e0:	0800da85 	.word	0x0800da85
 800d9e4:	0800da85 	.word	0x0800da85
 800d9e8:	0800da85 	.word	0x0800da85
 800d9ec:	0800da85 	.word	0x0800da85
 800d9f0:	0800da85 	.word	0x0800da85
 800d9f4:	0800da85 	.word	0x0800da85
 800d9f8:	0800da85 	.word	0x0800da85
 800d9fc:	0800da85 	.word	0x0800da85
 800da00:	0800da85 	.word	0x0800da85
 800da04:	0800da77 	.word	0x0800da77
 800da08:	2b40      	cmp	r3, #64	@ 0x40
 800da0a:	d037      	beq.n	800da7c <UART_SetConfig+0xc44>
 800da0c:	e03a      	b.n	800da84 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da0e:	f7fa fe87 	bl	8008720 <HAL_RCC_GetPCLK1Freq>
 800da12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da14:	e03c      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800da16:	f7fa fe99 	bl	800874c <HAL_RCC_GetPCLK2Freq>
 800da1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da1c:	e038      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800da22:	4618      	mov	r0, r3
 800da24:	f7fc f8a0 	bl	8009b68 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800da28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da2c:	e030      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da2e:	f107 0318 	add.w	r3, r7, #24
 800da32:	4618      	mov	r0, r3
 800da34:	f7fc f9ec 	bl	8009e10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800da38:	69fb      	ldr	r3, [r7, #28]
 800da3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da3c:	e028      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da3e:	4b09      	ldr	r3, [pc, #36]	@ (800da64 <UART_SetConfig+0xc2c>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f003 0320 	and.w	r3, r3, #32
 800da46:	2b00      	cmp	r3, #0
 800da48:	d012      	beq.n	800da70 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800da4a:	4b06      	ldr	r3, [pc, #24]	@ (800da64 <UART_SetConfig+0xc2c>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	08db      	lsrs	r3, r3, #3
 800da50:	f003 0303 	and.w	r3, r3, #3
 800da54:	4a04      	ldr	r2, [pc, #16]	@ (800da68 <UART_SetConfig+0xc30>)
 800da56:	fa22 f303 	lsr.w	r3, r2, r3
 800da5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800da5c:	e018      	b.n	800da90 <UART_SetConfig+0xc58>
 800da5e:	bf00      	nop
 800da60:	080143bc 	.word	0x080143bc
 800da64:	58024400 	.word	0x58024400
 800da68:	03d09000 	.word	0x03d09000
 800da6c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800da70:	4b24      	ldr	r3, [pc, #144]	@ (800db04 <UART_SetConfig+0xccc>)
 800da72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da74:	e00c      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800da76:	4b24      	ldr	r3, [pc, #144]	@ (800db08 <UART_SetConfig+0xcd0>)
 800da78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da7a:	e009      	b.n	800da90 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800da7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800da80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da82:	e005      	b.n	800da90 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800da84:	2300      	movs	r3, #0
 800da86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800da88:	2301      	movs	r3, #1
 800da8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800da8e:	bf00      	nop
    }

    if (pclk != 0U)
 800da90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da92:	2b00      	cmp	r3, #0
 800da94:	d021      	beq.n	800dada <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da9a:	4a1c      	ldr	r2, [pc, #112]	@ (800db0c <UART_SetConfig+0xcd4>)
 800da9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800daa0:	461a      	mov	r2, r3
 800daa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daa4:	fbb3 f2f2 	udiv	r2, r3, r2
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	685b      	ldr	r3, [r3, #4]
 800daac:	085b      	lsrs	r3, r3, #1
 800daae:	441a      	add	r2, r3
 800dab0:	697b      	ldr	r3, [r7, #20]
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dab8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800daba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dabc:	2b0f      	cmp	r3, #15
 800dabe:	d909      	bls.n	800dad4 <UART_SetConfig+0xc9c>
 800dac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dac6:	d205      	bcs.n	800dad4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daca:	b29a      	uxth	r2, r3
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	60da      	str	r2, [r3, #12]
 800dad2:	e002      	b.n	800dada <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800dad4:	2301      	movs	r3, #1
 800dad6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	2201      	movs	r2, #1
 800dade:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	2201      	movs	r2, #1
 800dae6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	2200      	movs	r2, #0
 800daee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800daf0:	697b      	ldr	r3, [r7, #20]
 800daf2:	2200      	movs	r2, #0
 800daf4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800daf6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3748      	adds	r7, #72	@ 0x48
 800dafe:	46bd      	mov	sp, r7
 800db00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db04:	03d09000 	.word	0x03d09000
 800db08:	003d0900 	.word	0x003d0900
 800db0c:	080143bc 	.word	0x080143bc

0800db10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800db10:	b480      	push	{r7}
 800db12:	b083      	sub	sp, #12
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db1c:	f003 0308 	and.w	r3, r3, #8
 800db20:	2b00      	cmp	r3, #0
 800db22:	d00a      	beq.n	800db3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	685b      	ldr	r3, [r3, #4]
 800db2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	430a      	orrs	r2, r1
 800db38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db3e:	f003 0301 	and.w	r3, r3, #1
 800db42:	2b00      	cmp	r3, #0
 800db44:	d00a      	beq.n	800db5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	685b      	ldr	r3, [r3, #4]
 800db4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	430a      	orrs	r2, r1
 800db5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db60:	f003 0302 	and.w	r3, r3, #2
 800db64:	2b00      	cmp	r3, #0
 800db66:	d00a      	beq.n	800db7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	685b      	ldr	r3, [r3, #4]
 800db6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	430a      	orrs	r2, r1
 800db7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db82:	f003 0304 	and.w	r3, r3, #4
 800db86:	2b00      	cmp	r3, #0
 800db88:	d00a      	beq.n	800dba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	685b      	ldr	r3, [r3, #4]
 800db90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	430a      	orrs	r2, r1
 800db9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dba4:	f003 0310 	and.w	r3, r3, #16
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d00a      	beq.n	800dbc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	689b      	ldr	r3, [r3, #8]
 800dbb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	430a      	orrs	r2, r1
 800dbc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbc6:	f003 0320 	and.w	r3, r3, #32
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d00a      	beq.n	800dbe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	689b      	ldr	r3, [r3, #8]
 800dbd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	430a      	orrs	r2, r1
 800dbe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d01a      	beq.n	800dc26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	685b      	ldr	r3, [r3, #4]
 800dbf6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	430a      	orrs	r2, r1
 800dc04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc0e:	d10a      	bne.n	800dc26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	685b      	ldr	r3, [r3, #4]
 800dc16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	430a      	orrs	r2, r1
 800dc24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d00a      	beq.n	800dc48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	685b      	ldr	r3, [r3, #4]
 800dc38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	430a      	orrs	r2, r1
 800dc46:	605a      	str	r2, [r3, #4]
  }
}
 800dc48:	bf00      	nop
 800dc4a:	370c      	adds	r7, #12
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc52:	4770      	bx	lr

0800dc54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b098      	sub	sp, #96	@ 0x60
 800dc58:	af02      	add	r7, sp, #8
 800dc5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2200      	movs	r2, #0
 800dc60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dc64:	f7f5 fed0 	bl	8003a08 <HAL_GetTick>
 800dc68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f003 0308 	and.w	r3, r3, #8
 800dc74:	2b08      	cmp	r3, #8
 800dc76:	d12f      	bne.n	800dcd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dc78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dc7c:	9300      	str	r3, [sp, #0]
 800dc7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc80:	2200      	movs	r2, #0
 800dc82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f000 f88e 	bl	800dda8 <UART_WaitOnFlagUntilTimeout>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d022      	beq.n	800dcd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc9a:	e853 3f00 	ldrex	r3, [r3]
 800dc9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dca6:	653b      	str	r3, [r7, #80]	@ 0x50
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	461a      	mov	r2, r3
 800dcae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcb0:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dcb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcb8:	e841 2300 	strex	r3, r2, [r1]
 800dcbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dcbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d1e6      	bne.n	800dc92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2220      	movs	r2, #32
 800dcc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2200      	movs	r2, #0
 800dcd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dcd4:	2303      	movs	r3, #3
 800dcd6:	e063      	b.n	800dda0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f003 0304 	and.w	r3, r3, #4
 800dce2:	2b04      	cmp	r3, #4
 800dce4:	d149      	bne.n	800dd7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dce6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dcea:	9300      	str	r3, [sp, #0]
 800dcec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcee:	2200      	movs	r2, #0
 800dcf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 f857 	bl	800dda8 <UART_WaitOnFlagUntilTimeout>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d03c      	beq.n	800dd7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd08:	e853 3f00 	ldrex	r3, [r3]
 800dd0c:	623b      	str	r3, [r7, #32]
   return(result);
 800dd0e:	6a3b      	ldr	r3, [r7, #32]
 800dd10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dd14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd26:	e841 2300 	strex	r3, r2, [r1]
 800dd2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d1e6      	bne.n	800dd00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	3308      	adds	r3, #8
 800dd38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd3a:	693b      	ldr	r3, [r7, #16]
 800dd3c:	e853 3f00 	ldrex	r3, [r3]
 800dd40:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	f023 0301 	bic.w	r3, r3, #1
 800dd48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	3308      	adds	r3, #8
 800dd50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd52:	61fa      	str	r2, [r7, #28]
 800dd54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd56:	69b9      	ldr	r1, [r7, #24]
 800dd58:	69fa      	ldr	r2, [r7, #28]
 800dd5a:	e841 2300 	strex	r3, r2, [r1]
 800dd5e:	617b      	str	r3, [r7, #20]
   return(result);
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d1e5      	bne.n	800dd32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	2220      	movs	r2, #32
 800dd6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2200      	movs	r2, #0
 800dd72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dd76:	2303      	movs	r3, #3
 800dd78:	e012      	b.n	800dda0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2220      	movs	r2, #32
 800dd7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2220      	movs	r2, #32
 800dd86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2200      	movs	r2, #0
 800dd94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd9e:	2300      	movs	r3, #0
}
 800dda0:	4618      	mov	r0, r3
 800dda2:	3758      	adds	r7, #88	@ 0x58
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bd80      	pop	{r7, pc}

0800dda8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b084      	sub	sp, #16
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	60f8      	str	r0, [r7, #12]
 800ddb0:	60b9      	str	r1, [r7, #8]
 800ddb2:	603b      	str	r3, [r7, #0]
 800ddb4:	4613      	mov	r3, r2
 800ddb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddb8:	e04f      	b.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ddba:	69bb      	ldr	r3, [r7, #24]
 800ddbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddc0:	d04b      	beq.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ddc2:	f7f5 fe21 	bl	8003a08 <HAL_GetTick>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	1ad3      	subs	r3, r2, r3
 800ddcc:	69ba      	ldr	r2, [r7, #24]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d302      	bcc.n	800ddd8 <UART_WaitOnFlagUntilTimeout+0x30>
 800ddd2:	69bb      	ldr	r3, [r7, #24]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d101      	bne.n	800dddc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ddd8:	2303      	movs	r3, #3
 800ddda:	e04e      	b.n	800de7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	f003 0304 	and.w	r3, r3, #4
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d037      	beq.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	2b80      	cmp	r3, #128	@ 0x80
 800ddee:	d034      	beq.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	2b40      	cmp	r3, #64	@ 0x40
 800ddf4:	d031      	beq.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	69db      	ldr	r3, [r3, #28]
 800ddfc:	f003 0308 	and.w	r3, r3, #8
 800de00:	2b08      	cmp	r3, #8
 800de02:	d110      	bne.n	800de26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	2208      	movs	r2, #8
 800de0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de0c:	68f8      	ldr	r0, [r7, #12]
 800de0e:	f000 f95b 	bl	800e0c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2208      	movs	r2, #8
 800de16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	2200      	movs	r2, #0
 800de1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	e029      	b.n	800de7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	69db      	ldr	r3, [r3, #28]
 800de2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de34:	d111      	bne.n	800de5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800de3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de40:	68f8      	ldr	r0, [r7, #12]
 800de42:	f000 f941 	bl	800e0c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2220      	movs	r2, #32
 800de4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	2200      	movs	r2, #0
 800de52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800de56:	2303      	movs	r3, #3
 800de58:	e00f      	b.n	800de7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	69da      	ldr	r2, [r3, #28]
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	4013      	ands	r3, r2
 800de64:	68ba      	ldr	r2, [r7, #8]
 800de66:	429a      	cmp	r2, r3
 800de68:	bf0c      	ite	eq
 800de6a:	2301      	moveq	r3, #1
 800de6c:	2300      	movne	r3, #0
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	461a      	mov	r2, r3
 800de72:	79fb      	ldrb	r3, [r7, #7]
 800de74:	429a      	cmp	r2, r3
 800de76:	d0a0      	beq.n	800ddba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800de78:	2300      	movs	r3, #0
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3710      	adds	r7, #16
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
	...

0800de84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de84:	b480      	push	{r7}
 800de86:	b0a3      	sub	sp, #140	@ 0x8c
 800de88:	af00      	add	r7, sp, #0
 800de8a:	60f8      	str	r0, [r7, #12]
 800de8c:	60b9      	str	r1, [r7, #8]
 800de8e:	4613      	mov	r3, r2
 800de90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	68ba      	ldr	r2, [r7, #8]
 800de96:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	88fa      	ldrh	r2, [r7, #6]
 800de9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	88fa      	ldrh	r2, [r7, #6]
 800dea4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2200      	movs	r2, #0
 800deac:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800deb6:	d10e      	bne.n	800ded6 <UART_Start_Receive_IT+0x52>
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	691b      	ldr	r3, [r3, #16]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d105      	bne.n	800decc <UART_Start_Receive_IT+0x48>
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800dec6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800deca:	e02d      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	22ff      	movs	r2, #255	@ 0xff
 800ded0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ded4:	e028      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	689b      	ldr	r3, [r3, #8]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d10d      	bne.n	800defa <UART_Start_Receive_IT+0x76>
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	691b      	ldr	r3, [r3, #16]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d104      	bne.n	800def0 <UART_Start_Receive_IT+0x6c>
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	22ff      	movs	r2, #255	@ 0xff
 800deea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800deee:	e01b      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	227f      	movs	r2, #127	@ 0x7f
 800def4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800def8:	e016      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	689b      	ldr	r3, [r3, #8]
 800defe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df02:	d10d      	bne.n	800df20 <UART_Start_Receive_IT+0x9c>
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	691b      	ldr	r3, [r3, #16]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d104      	bne.n	800df16 <UART_Start_Receive_IT+0x92>
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	227f      	movs	r2, #127	@ 0x7f
 800df10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df14:	e008      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	223f      	movs	r2, #63	@ 0x3f
 800df1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df1e:	e003      	b.n	800df28 <UART_Start_Receive_IT+0xa4>
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2200      	movs	r2, #0
 800df24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2200      	movs	r2, #0
 800df2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2222      	movs	r2, #34	@ 0x22
 800df34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	3308      	adds	r3, #8
 800df3e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df42:	e853 3f00 	ldrex	r3, [r3]
 800df46:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800df48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df4a:	f043 0301 	orr.w	r3, r3, #1
 800df4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	3308      	adds	r3, #8
 800df58:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800df5c:	673a      	str	r2, [r7, #112]	@ 0x70
 800df5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df60:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800df62:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800df64:	e841 2300 	strex	r3, r2, [r1]
 800df68:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800df6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1e3      	bne.n	800df38 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df78:	d14f      	bne.n	800e01a <UART_Start_Receive_IT+0x196>
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800df80:	88fa      	ldrh	r2, [r7, #6]
 800df82:	429a      	cmp	r2, r3
 800df84:	d349      	bcc.n	800e01a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	689b      	ldr	r3, [r3, #8]
 800df8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df8e:	d107      	bne.n	800dfa0 <UART_Start_Receive_IT+0x11c>
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	691b      	ldr	r3, [r3, #16]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d103      	bne.n	800dfa0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	4a47      	ldr	r2, [pc, #284]	@ (800e0b8 <UART_Start_Receive_IT+0x234>)
 800df9c:	675a      	str	r2, [r3, #116]	@ 0x74
 800df9e:	e002      	b.n	800dfa6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	4a46      	ldr	r2, [pc, #280]	@ (800e0bc <UART_Start_Receive_IT+0x238>)
 800dfa4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	691b      	ldr	r3, [r3, #16]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d01a      	beq.n	800dfe4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dfb6:	e853 3f00 	ldrex	r3, [r3]
 800dfba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dfbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	461a      	mov	r2, r3
 800dfcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dfd2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfd4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dfd6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dfd8:	e841 2300 	strex	r3, r2, [r1]
 800dfdc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800dfde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d1e4      	bne.n	800dfae <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	3308      	adds	r3, #8
 800dfea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfee:	e853 3f00 	ldrex	r3, [r3]
 800dff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dff6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	3308      	adds	r3, #8
 800e002:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e004:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e006:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e008:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e00a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e00c:	e841 2300 	strex	r3, r2, [r1]
 800e010:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e014:	2b00      	cmp	r3, #0
 800e016:	d1e5      	bne.n	800dfe4 <UART_Start_Receive_IT+0x160>
 800e018:	e046      	b.n	800e0a8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	689b      	ldr	r3, [r3, #8]
 800e01e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e022:	d107      	bne.n	800e034 <UART_Start_Receive_IT+0x1b0>
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	691b      	ldr	r3, [r3, #16]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d103      	bne.n	800e034 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	4a24      	ldr	r2, [pc, #144]	@ (800e0c0 <UART_Start_Receive_IT+0x23c>)
 800e030:	675a      	str	r2, [r3, #116]	@ 0x74
 800e032:	e002      	b.n	800e03a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	4a23      	ldr	r2, [pc, #140]	@ (800e0c4 <UART_Start_Receive_IT+0x240>)
 800e038:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	691b      	ldr	r3, [r3, #16]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d019      	beq.n	800e076 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e04a:	e853 3f00 	ldrex	r3, [r3]
 800e04e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e052:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e056:	677b      	str	r3, [r7, #116]	@ 0x74
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	461a      	mov	r2, r3
 800e05e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e060:	637b      	str	r3, [r7, #52]	@ 0x34
 800e062:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e064:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e066:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e068:	e841 2300 	strex	r3, r2, [r1]
 800e06c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e070:	2b00      	cmp	r3, #0
 800e072:	d1e6      	bne.n	800e042 <UART_Start_Receive_IT+0x1be>
 800e074:	e018      	b.n	800e0a8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e07c:	697b      	ldr	r3, [r7, #20]
 800e07e:	e853 3f00 	ldrex	r3, [r3]
 800e082:	613b      	str	r3, [r7, #16]
   return(result);
 800e084:	693b      	ldr	r3, [r7, #16]
 800e086:	f043 0320 	orr.w	r3, r3, #32
 800e08a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	461a      	mov	r2, r3
 800e092:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e094:	623b      	str	r3, [r7, #32]
 800e096:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e098:	69f9      	ldr	r1, [r7, #28]
 800e09a:	6a3a      	ldr	r2, [r7, #32]
 800e09c:	e841 2300 	strex	r3, r2, [r1]
 800e0a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800e0a2:	69bb      	ldr	r3, [r7, #24]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d1e6      	bne.n	800e076 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e0a8:	2300      	movs	r3, #0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	378c      	adds	r7, #140	@ 0x8c
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b4:	4770      	bx	lr
 800e0b6:	bf00      	nop
 800e0b8:	0800ec2d 	.word	0x0800ec2d
 800e0bc:	0800e8cd 	.word	0x0800e8cd
 800e0c0:	0800e715 	.word	0x0800e715
 800e0c4:	0800e55d 	.word	0x0800e55d

0800e0c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e0c8:	b480      	push	{r7}
 800e0ca:	b095      	sub	sp, #84	@ 0x54
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0d8:	e853 3f00 	ldrex	r3, [r3]
 800e0dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	461a      	mov	r2, r3
 800e0ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e0f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e0f6:	e841 2300 	strex	r3, r2, [r1]
 800e0fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e0fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d1e6      	bne.n	800e0d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	3308      	adds	r3, #8
 800e108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e10a:	6a3b      	ldr	r3, [r7, #32]
 800e10c:	e853 3f00 	ldrex	r3, [r3]
 800e110:	61fb      	str	r3, [r7, #28]
   return(result);
 800e112:	69fa      	ldr	r2, [r7, #28]
 800e114:	4b1e      	ldr	r3, [pc, #120]	@ (800e190 <UART_EndRxTransfer+0xc8>)
 800e116:	4013      	ands	r3, r2
 800e118:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	3308      	adds	r3, #8
 800e120:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e122:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e124:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e126:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e12a:	e841 2300 	strex	r3, r2, [r1]
 800e12e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e132:	2b00      	cmp	r3, #0
 800e134:	d1e5      	bne.n	800e102 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d118      	bne.n	800e170 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	e853 3f00 	ldrex	r3, [r3]
 800e14a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	f023 0310 	bic.w	r3, r3, #16
 800e152:	647b      	str	r3, [r7, #68]	@ 0x44
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	461a      	mov	r2, r3
 800e15a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e15c:	61bb      	str	r3, [r7, #24]
 800e15e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e160:	6979      	ldr	r1, [r7, #20]
 800e162:	69ba      	ldr	r2, [r7, #24]
 800e164:	e841 2300 	strex	r3, r2, [r1]
 800e168:	613b      	str	r3, [r7, #16]
   return(result);
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d1e6      	bne.n	800e13e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2220      	movs	r2, #32
 800e174:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2200      	movs	r2, #0
 800e182:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e184:	bf00      	nop
 800e186:	3754      	adds	r7, #84	@ 0x54
 800e188:	46bd      	mov	sp, r7
 800e18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18e:	4770      	bx	lr
 800e190:	effffffe 	.word	0xeffffffe

0800e194 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b084      	sub	sp, #16
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e1b2:	68f8      	ldr	r0, [r7, #12]
 800e1b4:	f7f4 f8ec 	bl	8002390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e1b8:	bf00      	nop
 800e1ba:	3710      	adds	r7, #16
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b08f      	sub	sp, #60	@ 0x3c
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1ce:	2b21      	cmp	r3, #33	@ 0x21
 800e1d0:	d14c      	bne.n	800e26c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d132      	bne.n	800e244 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1e4:	6a3b      	ldr	r3, [r7, #32]
 800e1e6:	e853 3f00 	ldrex	r3, [r3]
 800e1ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800e1ec:	69fb      	ldr	r3, [r7, #28]
 800e1ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e1f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1fe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e200:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e204:	e841 2300 	strex	r3, r2, [r1]
 800e208:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d1e6      	bne.n	800e1de <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	e853 3f00 	ldrex	r3, [r3]
 800e21c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e224:	633b      	str	r3, [r7, #48]	@ 0x30
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	461a      	mov	r2, r3
 800e22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e22e:	61bb      	str	r3, [r7, #24]
 800e230:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e232:	6979      	ldr	r1, [r7, #20]
 800e234:	69ba      	ldr	r2, [r7, #24]
 800e236:	e841 2300 	strex	r3, r2, [r1]
 800e23a:	613b      	str	r3, [r7, #16]
   return(result);
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d1e6      	bne.n	800e210 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800e242:	e013      	b.n	800e26c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e248:	781a      	ldrb	r2, [r3, #0]
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e254:	1c5a      	adds	r2, r3, #1
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e260:	b29b      	uxth	r3, r3
 800e262:	3b01      	subs	r3, #1
 800e264:	b29a      	uxth	r2, r3
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e26c:	bf00      	nop
 800e26e:	373c      	adds	r7, #60	@ 0x3c
 800e270:	46bd      	mov	sp, r7
 800e272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e276:	4770      	bx	lr

0800e278 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e278:	b480      	push	{r7}
 800e27a:	b091      	sub	sp, #68	@ 0x44
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e286:	2b21      	cmp	r3, #33	@ 0x21
 800e288:	d151      	bne.n	800e32e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e290:	b29b      	uxth	r3, r3
 800e292:	2b00      	cmp	r3, #0
 800e294:	d132      	bne.n	800e2fc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e29e:	e853 3f00 	ldrex	r3, [r3]
 800e2a2:	623b      	str	r3, [r7, #32]
   return(result);
 800e2a4:	6a3b      	ldr	r3, [r7, #32]
 800e2a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e2aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	461a      	mov	r2, r3
 800e2b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800e2b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2bc:	e841 2300 	strex	r3, r2, [r1]
 800e2c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d1e6      	bne.n	800e296 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ce:	693b      	ldr	r3, [r7, #16]
 800e2d0:	e853 3f00 	ldrex	r3, [r3]
 800e2d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	461a      	mov	r2, r3
 800e2e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2e6:	61fb      	str	r3, [r7, #28]
 800e2e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ea:	69b9      	ldr	r1, [r7, #24]
 800e2ec:	69fa      	ldr	r2, [r7, #28]
 800e2ee:	e841 2300 	strex	r3, r2, [r1]
 800e2f2:	617b      	str	r3, [r7, #20]
   return(result);
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d1e6      	bne.n	800e2c8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800e2fa:	e018      	b.n	800e32e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e300:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e304:	881b      	ldrh	r3, [r3, #0]
 800e306:	461a      	mov	r2, r3
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e310:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e316:	1c9a      	adds	r2, r3, #2
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e322:	b29b      	uxth	r3, r3
 800e324:	3b01      	subs	r3, #1
 800e326:	b29a      	uxth	r2, r3
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e32e:	bf00      	nop
 800e330:	3744      	adds	r7, #68	@ 0x44
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	4770      	bx	lr

0800e33a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e33a:	b480      	push	{r7}
 800e33c:	b091      	sub	sp, #68	@ 0x44
 800e33e:	af00      	add	r7, sp, #0
 800e340:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e348:	2b21      	cmp	r3, #33	@ 0x21
 800e34a:	d160      	bne.n	800e40e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e352:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e354:	e057      	b.n	800e406 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d133      	bne.n	800e3ca <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3308      	adds	r3, #8
 800e368:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e36c:	e853 3f00 	ldrex	r3, [r3]
 800e370:	623b      	str	r3, [r7, #32]
   return(result);
 800e372:	6a3b      	ldr	r3, [r7, #32]
 800e374:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e378:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	3308      	adds	r3, #8
 800e380:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e382:	633a      	str	r2, [r7, #48]	@ 0x30
 800e384:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e386:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e38a:	e841 2300 	strex	r3, r2, [r1]
 800e38e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e392:	2b00      	cmp	r3, #0
 800e394:	d1e5      	bne.n	800e362 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e39c:	693b      	ldr	r3, [r7, #16]
 800e39e:	e853 3f00 	ldrex	r3, [r3]
 800e3a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3b4:	61fb      	str	r3, [r7, #28]
 800e3b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3b8:	69b9      	ldr	r1, [r7, #24]
 800e3ba:	69fa      	ldr	r2, [r7, #28]
 800e3bc:	e841 2300 	strex	r3, r2, [r1]
 800e3c0:	617b      	str	r3, [r7, #20]
   return(result);
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d1e6      	bne.n	800e396 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e3c8:	e021      	b.n	800e40e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	69db      	ldr	r3, [r3, #28]
 800e3d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d013      	beq.n	800e400 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3dc:	781a      	ldrb	r2, [r3, #0]
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3e8:	1c5a      	adds	r2, r3, #1
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e3f4:	b29b      	uxth	r3, r3
 800e3f6:	3b01      	subs	r3, #1
 800e3f8:	b29a      	uxth	r2, r3
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e400:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e402:	3b01      	subs	r3, #1
 800e404:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e406:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d1a4      	bne.n	800e356 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e40c:	e7ff      	b.n	800e40e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800e40e:	bf00      	nop
 800e410:	3744      	adds	r7, #68	@ 0x44
 800e412:	46bd      	mov	sp, r7
 800e414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e418:	4770      	bx	lr

0800e41a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e41a:	b480      	push	{r7}
 800e41c:	b091      	sub	sp, #68	@ 0x44
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e428:	2b21      	cmp	r3, #33	@ 0x21
 800e42a:	d165      	bne.n	800e4f8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e432:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e434:	e05c      	b.n	800e4f0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d133      	bne.n	800e4aa <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	3308      	adds	r3, #8
 800e448:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e44a:	6a3b      	ldr	r3, [r7, #32]
 800e44c:	e853 3f00 	ldrex	r3, [r3]
 800e450:	61fb      	str	r3, [r7, #28]
   return(result);
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e458:	637b      	str	r3, [r7, #52]	@ 0x34
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	3308      	adds	r3, #8
 800e460:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e464:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e46a:	e841 2300 	strex	r3, r2, [r1]
 800e46e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e472:	2b00      	cmp	r3, #0
 800e474:	d1e5      	bne.n	800e442 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	e853 3f00 	ldrex	r3, [r3]
 800e482:	60bb      	str	r3, [r7, #8]
   return(result);
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e48a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	461a      	mov	r2, r3
 800e492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e494:	61bb      	str	r3, [r7, #24]
 800e496:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e498:	6979      	ldr	r1, [r7, #20]
 800e49a:	69ba      	ldr	r2, [r7, #24]
 800e49c:	e841 2300 	strex	r3, r2, [r1]
 800e4a0:	613b      	str	r3, [r7, #16]
   return(result);
 800e4a2:	693b      	ldr	r3, [r7, #16]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d1e6      	bne.n	800e476 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e4a8:	e026      	b.n	800e4f8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	69db      	ldr	r3, [r3, #28]
 800e4b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d018      	beq.n	800e4ea <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4bc:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c0:	881b      	ldrh	r3, [r3, #0]
 800e4c2:	461a      	mov	r2, r3
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e4cc:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4d2:	1c9a      	adds	r2, r3, #2
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e4de:	b29b      	uxth	r3, r3
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	b29a      	uxth	r2, r3
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e4ea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e4ec:	3b01      	subs	r3, #1
 800e4ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e4f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d19f      	bne.n	800e436 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e4f6:	e7ff      	b.n	800e4f8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800e4f8:	bf00      	nop
 800e4fa:	3744      	adds	r7, #68	@ 0x44
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr

0800e504 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b088      	sub	sp, #32
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	e853 3f00 	ldrex	r3, [r3]
 800e518:	60bb      	str	r3, [r7, #8]
   return(result);
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e520:	61fb      	str	r3, [r7, #28]
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	461a      	mov	r2, r3
 800e528:	69fb      	ldr	r3, [r7, #28]
 800e52a:	61bb      	str	r3, [r7, #24]
 800e52c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e52e:	6979      	ldr	r1, [r7, #20]
 800e530:	69ba      	ldr	r2, [r7, #24]
 800e532:	e841 2300 	strex	r3, r2, [r1]
 800e536:	613b      	str	r3, [r7, #16]
   return(result);
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d1e6      	bne.n	800e50c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2220      	movs	r2, #32
 800e542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2200      	movs	r2, #0
 800e54a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f7fe fc69 	bl	800ce24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e552:	bf00      	nop
 800e554:	3720      	adds	r7, #32
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
	...

0800e55c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b09c      	sub	sp, #112	@ 0x70
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e56a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e574:	2b22      	cmp	r3, #34	@ 0x22
 800e576:	f040 80be 	bne.w	800e6f6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e580:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e584:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e588:	b2d9      	uxtb	r1, r3
 800e58a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e58e:	b2da      	uxtb	r2, r3
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e594:	400a      	ands	r2, r1
 800e596:	b2d2      	uxtb	r2, r2
 800e598:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e59e:	1c5a      	adds	r2, r3, #1
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	3b01      	subs	r3, #1
 800e5ae:	b29a      	uxth	r2, r3
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5bc:	b29b      	uxth	r3, r3
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	f040 80a1 	bne.w	800e706 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5cc:	e853 3f00 	ldrex	r3, [r3]
 800e5d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e5d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e5d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	461a      	mov	r2, r3
 800e5e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e5e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e5e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e5e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e5ea:	e841 2300 	strex	r3, r2, [r1]
 800e5ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e5f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d1e6      	bne.n	800e5c4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	3308      	adds	r3, #8
 800e5fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e600:	e853 3f00 	ldrex	r3, [r3]
 800e604:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e608:	f023 0301 	bic.w	r3, r3, #1
 800e60c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	3308      	adds	r3, #8
 800e614:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e616:	647a      	str	r2, [r7, #68]	@ 0x44
 800e618:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e61a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e61c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e61e:	e841 2300 	strex	r3, r2, [r1]
 800e622:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e626:	2b00      	cmp	r3, #0
 800e628:	d1e5      	bne.n	800e5f6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2220      	movs	r2, #32
 800e62e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2200      	movs	r2, #0
 800e636:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	2200      	movs	r2, #0
 800e63c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a33      	ldr	r2, [pc, #204]	@ (800e710 <UART_RxISR_8BIT+0x1b4>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d01f      	beq.n	800e688 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	685b      	ldr	r3, [r3, #4]
 800e64e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e652:	2b00      	cmp	r3, #0
 800e654:	d018      	beq.n	800e688 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e65e:	e853 3f00 	ldrex	r3, [r3]
 800e662:	623b      	str	r3, [r7, #32]
   return(result);
 800e664:	6a3b      	ldr	r3, [r7, #32]
 800e666:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e66a:	663b      	str	r3, [r7, #96]	@ 0x60
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	461a      	mov	r2, r3
 800e672:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e674:	633b      	str	r3, [r7, #48]	@ 0x30
 800e676:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e678:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e67a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e67c:	e841 2300 	strex	r3, r2, [r1]
 800e680:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e684:	2b00      	cmp	r3, #0
 800e686:	d1e6      	bne.n	800e656 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e68c:	2b01      	cmp	r3, #1
 800e68e:	d12e      	bne.n	800e6ee <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2200      	movs	r2, #0
 800e694:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	e853 3f00 	ldrex	r3, [r3]
 800e6a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	f023 0310 	bic.w	r3, r3, #16
 800e6aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	461a      	mov	r2, r3
 800e6b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6b4:	61fb      	str	r3, [r7, #28]
 800e6b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6b8:	69b9      	ldr	r1, [r7, #24]
 800e6ba:	69fa      	ldr	r2, [r7, #28]
 800e6bc:	e841 2300 	strex	r3, r2, [r1]
 800e6c0:	617b      	str	r3, [r7, #20]
   return(result);
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d1e6      	bne.n	800e696 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	69db      	ldr	r3, [r3, #28]
 800e6ce:	f003 0310 	and.w	r3, r3, #16
 800e6d2:	2b10      	cmp	r3, #16
 800e6d4:	d103      	bne.n	800e6de <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	2210      	movs	r2, #16
 800e6dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e6e4:	4619      	mov	r1, r3
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f7f3 fe30 	bl	800234c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e6ec:	e00b      	b.n	800e706 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f7f3 fe7a 	bl	80023e8 <HAL_UART_RxCpltCallback>
}
 800e6f4:	e007      	b.n	800e706 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	699a      	ldr	r2, [r3, #24]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	f042 0208 	orr.w	r2, r2, #8
 800e704:	619a      	str	r2, [r3, #24]
}
 800e706:	bf00      	nop
 800e708:	3770      	adds	r7, #112	@ 0x70
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}
 800e70e:	bf00      	nop
 800e710:	58000c00 	.word	0x58000c00

0800e714 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b09c      	sub	sp, #112	@ 0x70
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e722:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e72c:	2b22      	cmp	r3, #34	@ 0x22
 800e72e:	f040 80be 	bne.w	800e8ae <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e738:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e740:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e742:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e746:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e74a:	4013      	ands	r3, r2
 800e74c:	b29a      	uxth	r2, r3
 800e74e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e750:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e756:	1c9a      	adds	r2, r3, #2
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e762:	b29b      	uxth	r3, r3
 800e764:	3b01      	subs	r3, #1
 800e766:	b29a      	uxth	r2, r3
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e774:	b29b      	uxth	r3, r3
 800e776:	2b00      	cmp	r3, #0
 800e778:	f040 80a1 	bne.w	800e8be <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e782:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e784:	e853 3f00 	ldrex	r3, [r3]
 800e788:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e78a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e78c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e790:	667b      	str	r3, [r7, #100]	@ 0x64
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	461a      	mov	r2, r3
 800e798:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e79a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e79c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e79e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e7a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e7a2:	e841 2300 	strex	r3, r2, [r1]
 800e7a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e7a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d1e6      	bne.n	800e77c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	3308      	adds	r3, #8
 800e7b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7b8:	e853 3f00 	ldrex	r3, [r3]
 800e7bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7c0:	f023 0301 	bic.w	r3, r3, #1
 800e7c4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	3308      	adds	r3, #8
 800e7cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e7ce:	643a      	str	r2, [r7, #64]	@ 0x40
 800e7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e7d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e7d6:	e841 2300 	strex	r3, r2, [r1]
 800e7da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d1e5      	bne.n	800e7ae <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	2220      	movs	r2, #32
 800e7e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	4a33      	ldr	r2, [pc, #204]	@ (800e8c8 <UART_RxISR_16BIT+0x1b4>)
 800e7fc:	4293      	cmp	r3, r2
 800e7fe:	d01f      	beq.n	800e840 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	685b      	ldr	r3, [r3, #4]
 800e806:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d018      	beq.n	800e840 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e814:	6a3b      	ldr	r3, [r7, #32]
 800e816:	e853 3f00 	ldrex	r3, [r3]
 800e81a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e81c:	69fb      	ldr	r3, [r7, #28]
 800e81e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e822:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	461a      	mov	r2, r3
 800e82a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e82c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e82e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e830:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e834:	e841 2300 	strex	r3, r2, [r1]
 800e838:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d1e6      	bne.n	800e80e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e844:	2b01      	cmp	r3, #1
 800e846:	d12e      	bne.n	800e8a6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2200      	movs	r2, #0
 800e84c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	e853 3f00 	ldrex	r3, [r3]
 800e85a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	f023 0310 	bic.w	r3, r3, #16
 800e862:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	461a      	mov	r2, r3
 800e86a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e86c:	61bb      	str	r3, [r7, #24]
 800e86e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e870:	6979      	ldr	r1, [r7, #20]
 800e872:	69ba      	ldr	r2, [r7, #24]
 800e874:	e841 2300 	strex	r3, r2, [r1]
 800e878:	613b      	str	r3, [r7, #16]
   return(result);
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d1e6      	bne.n	800e84e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	69db      	ldr	r3, [r3, #28]
 800e886:	f003 0310 	and.w	r3, r3, #16
 800e88a:	2b10      	cmp	r3, #16
 800e88c:	d103      	bne.n	800e896 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	2210      	movs	r2, #16
 800e894:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e89c:	4619      	mov	r1, r3
 800e89e:	6878      	ldr	r0, [r7, #4]
 800e8a0:	f7f3 fd54 	bl	800234c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e8a4:	e00b      	b.n	800e8be <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e8a6:	6878      	ldr	r0, [r7, #4]
 800e8a8:	f7f3 fd9e 	bl	80023e8 <HAL_UART_RxCpltCallback>
}
 800e8ac:	e007      	b.n	800e8be <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	699a      	ldr	r2, [r3, #24]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	f042 0208 	orr.w	r2, r2, #8
 800e8bc:	619a      	str	r2, [r3, #24]
}
 800e8be:	bf00      	nop
 800e8c0:	3770      	adds	r7, #112	@ 0x70
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
 800e8c6:	bf00      	nop
 800e8c8:	58000c00 	.word	0x58000c00

0800e8cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b0ac      	sub	sp, #176	@ 0xb0
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e8da:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	69db      	ldr	r3, [r3, #28]
 800e8e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	689b      	ldr	r3, [r3, #8]
 800e8f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e902:	2b22      	cmp	r3, #34	@ 0x22
 800e904:	f040 8180 	bne.w	800ec08 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e90e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e912:	e123      	b.n	800eb5c <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e91a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e91e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e922:	b2d9      	uxtb	r1, r3
 800e924:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e928:	b2da      	uxtb	r2, r3
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e92e:	400a      	ands	r2, r1
 800e930:	b2d2      	uxtb	r2, r2
 800e932:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e938:	1c5a      	adds	r2, r3, #1
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e944:	b29b      	uxth	r3, r3
 800e946:	3b01      	subs	r3, #1
 800e948:	b29a      	uxth	r2, r3
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	69db      	ldr	r3, [r3, #28]
 800e956:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e95a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e95e:	f003 0307 	and.w	r3, r3, #7
 800e962:	2b00      	cmp	r3, #0
 800e964:	d053      	beq.n	800ea0e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e966:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e96a:	f003 0301 	and.w	r3, r3, #1
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d011      	beq.n	800e996 <UART_RxISR_8BIT_FIFOEN+0xca>
 800e972:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d00b      	beq.n	800e996 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	2201      	movs	r2, #1
 800e984:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e98c:	f043 0201 	orr.w	r2, r3, #1
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e99a:	f003 0302 	and.w	r3, r3, #2
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d011      	beq.n	800e9c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e9a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e9a6:	f003 0301 	and.w	r3, r3, #1
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d00b      	beq.n	800e9c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	2202      	movs	r2, #2
 800e9b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9bc:	f043 0204 	orr.w	r2, r3, #4
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9ca:	f003 0304 	and.w	r3, r3, #4
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d011      	beq.n	800e9f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e9d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e9d6:	f003 0301 	and.w	r3, r3, #1
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d00b      	beq.n	800e9f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	2204      	movs	r2, #4
 800e9e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9ec:	f043 0202 	orr.w	r2, r3, #2
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d006      	beq.n	800ea0e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ea00:	6878      	ldr	r0, [r7, #4]
 800ea02:	f7f3 fcc5 	bl	8002390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	f040 80a0 	bne.w	800eb5c <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea24:	e853 3f00 	ldrex	r3, [r3]
 800ea28:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ea2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ea2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ea30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	461a      	mov	r2, r3
 800ea3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ea3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ea40:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea42:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ea44:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ea46:	e841 2300 	strex	r3, r2, [r1]
 800ea4a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ea4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d1e4      	bne.n	800ea1c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	3308      	adds	r3, #8
 800ea58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea5c:	e853 3f00 	ldrex	r3, [r3]
 800ea60:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ea62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ea64:	4b6e      	ldr	r3, [pc, #440]	@ (800ec20 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800ea66:	4013      	ands	r3, r2
 800ea68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	3308      	adds	r3, #8
 800ea72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ea76:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ea78:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea7a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ea7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ea7e:	e841 2300 	strex	r3, r2, [r1]
 800ea82:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ea84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d1e3      	bne.n	800ea52 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2220      	movs	r2, #32
 800ea8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2200      	movs	r2, #0
 800ea96:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	4a60      	ldr	r2, [pc, #384]	@ (800ec24 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d021      	beq.n	800eaec <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	685b      	ldr	r3, [r3, #4]
 800eaae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d01a      	beq.n	800eaec <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eabc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eabe:	e853 3f00 	ldrex	r3, [r3]
 800eac2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800eac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eac6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800eaca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	461a      	mov	r2, r3
 800ead4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ead8:	657b      	str	r3, [r7, #84]	@ 0x54
 800eada:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eadc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800eade:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800eae0:	e841 2300 	strex	r3, r2, [r1]
 800eae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800eae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d1e4      	bne.n	800eab6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eaf0:	2b01      	cmp	r3, #1
 800eaf2:	d130      	bne.n	800eb56 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb02:	e853 3f00 	ldrex	r3, [r3]
 800eb06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eb08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb0a:	f023 0310 	bic.w	r3, r3, #16
 800eb0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	461a      	mov	r2, r3
 800eb18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eb1c:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eb22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eb24:	e841 2300 	strex	r3, r2, [r1]
 800eb28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eb2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d1e4      	bne.n	800eafa <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	69db      	ldr	r3, [r3, #28]
 800eb36:	f003 0310 	and.w	r3, r3, #16
 800eb3a:	2b10      	cmp	r3, #16
 800eb3c:	d103      	bne.n	800eb46 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	2210      	movs	r2, #16
 800eb44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eb4c:	4619      	mov	r1, r3
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f7f3 fbfc 	bl	800234c <HAL_UARTEx_RxEventCallback>
 800eb54:	e002      	b.n	800eb5c <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800eb56:	6878      	ldr	r0, [r7, #4]
 800eb58:	f7f3 fc46 	bl	80023e8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb5c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d006      	beq.n	800eb72 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800eb64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb68:	f003 0320 	and.w	r3, r3, #32
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	f47f aed1 	bne.w	800e914 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eb78:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800eb7c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d049      	beq.n	800ec18 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800eb8a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	d242      	bcs.n	800ec18 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	3308      	adds	r3, #8
 800eb98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb9a:	6a3b      	ldr	r3, [r7, #32]
 800eb9c:	e853 3f00 	ldrex	r3, [r3]
 800eba0:	61fb      	str	r3, [r7, #28]
   return(result);
 800eba2:	69fb      	ldr	r3, [r7, #28]
 800eba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eba8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	3308      	adds	r3, #8
 800ebb2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ebb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ebb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ebbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebbe:	e841 2300 	strex	r3, r2, [r1]
 800ebc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ebc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d1e3      	bne.n	800eb92 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	4a16      	ldr	r2, [pc, #88]	@ (800ec28 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ebce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	e853 3f00 	ldrex	r3, [r3]
 800ebdc:	60bb      	str	r3, [r7, #8]
   return(result);
 800ebde:	68bb      	ldr	r3, [r7, #8]
 800ebe0:	f043 0320 	orr.w	r3, r3, #32
 800ebe4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	461a      	mov	r2, r3
 800ebee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebf2:	61bb      	str	r3, [r7, #24]
 800ebf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebf6:	6979      	ldr	r1, [r7, #20]
 800ebf8:	69ba      	ldr	r2, [r7, #24]
 800ebfa:	e841 2300 	strex	r3, r2, [r1]
 800ebfe:	613b      	str	r3, [r7, #16]
   return(result);
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d1e4      	bne.n	800ebd0 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ec06:	e007      	b.n	800ec18 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	699a      	ldr	r2, [r3, #24]
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	f042 0208 	orr.w	r2, r2, #8
 800ec16:	619a      	str	r2, [r3, #24]
}
 800ec18:	bf00      	nop
 800ec1a:	37b0      	adds	r7, #176	@ 0xb0
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}
 800ec20:	effffffe 	.word	0xeffffffe
 800ec24:	58000c00 	.word	0x58000c00
 800ec28:	0800e55d 	.word	0x0800e55d

0800ec2c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b0ae      	sub	sp, #184	@ 0xb8
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ec3a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	69db      	ldr	r3, [r3, #28]
 800ec44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	689b      	ldr	r3, [r3, #8]
 800ec58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec62:	2b22      	cmp	r3, #34	@ 0x22
 800ec64:	f040 8184 	bne.w	800ef70 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ec6e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ec72:	e127      	b.n	800eec4 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec7a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ec86:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800ec8a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800ec8e:	4013      	ands	r3, r2
 800ec90:	b29a      	uxth	r2, r3
 800ec92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec9c:	1c9a      	adds	r2, r3, #2
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eca8:	b29b      	uxth	r3, r3
 800ecaa:	3b01      	subs	r3, #1
 800ecac:	b29a      	uxth	r2, r3
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	69db      	ldr	r3, [r3, #28]
 800ecba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ecbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ecc2:	f003 0307 	and.w	r3, r3, #7
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d053      	beq.n	800ed72 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ecca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ecce:	f003 0301 	and.w	r3, r3, #1
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d011      	beq.n	800ecfa <UART_RxISR_16BIT_FIFOEN+0xce>
 800ecd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d00b      	beq.n	800ecfa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	2201      	movs	r2, #1
 800ece8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ecf0:	f043 0201 	orr.w	r2, r3, #1
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ecfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ecfe:	f003 0302 	and.w	r3, r3, #2
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d011      	beq.n	800ed2a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ed06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed0a:	f003 0301 	and.w	r3, r3, #1
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d00b      	beq.n	800ed2a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	2202      	movs	r2, #2
 800ed18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed20:	f043 0204 	orr.w	r2, r3, #4
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed2e:	f003 0304 	and.w	r3, r3, #4
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d011      	beq.n	800ed5a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ed36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed3a:	f003 0301 	and.w	r3, r3, #1
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d00b      	beq.n	800ed5a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	2204      	movs	r2, #4
 800ed48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed50:	f043 0202 	orr.w	r2, r3, #2
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d006      	beq.n	800ed72 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ed64:	6878      	ldr	r0, [r7, #4]
 800ed66:	f7f3 fb13 	bl	8002390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ed78:	b29b      	uxth	r3, r3
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	f040 80a2 	bne.w	800eec4 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ed88:	e853 3f00 	ldrex	r3, [r3]
 800ed8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ed8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ed90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	461a      	mov	r2, r3
 800ed9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800eda2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eda6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800edaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800edae:	e841 2300 	strex	r3, r2, [r1]
 800edb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800edb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d1e2      	bne.n	800ed80 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	3308      	adds	r3, #8
 800edc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800edc4:	e853 3f00 	ldrex	r3, [r3]
 800edc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800edca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800edcc:	4b6e      	ldr	r3, [pc, #440]	@ (800ef88 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800edce:	4013      	ands	r3, r2
 800edd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	3308      	adds	r3, #8
 800edda:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800edde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ede0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ede2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ede4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ede6:	e841 2300 	strex	r3, r2, [r1]
 800edea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800edec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d1e3      	bne.n	800edba <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2220      	movs	r2, #32
 800edf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	2200      	movs	r2, #0
 800edfe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	2200      	movs	r2, #0
 800ee04:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	4a60      	ldr	r2, [pc, #384]	@ (800ef8c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800ee0c:	4293      	cmp	r3, r2
 800ee0e:	d021      	beq.n	800ee54 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d01a      	beq.n	800ee54 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee26:	e853 3f00 	ldrex	r3, [r3]
 800ee2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ee2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ee32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	461a      	mov	r2, r3
 800ee3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ee40:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ee42:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ee46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ee48:	e841 2300 	strex	r3, r2, [r1]
 800ee4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ee4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d1e4      	bne.n	800ee1e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d130      	bne.n	800eebe <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee6a:	e853 3f00 	ldrex	r3, [r3]
 800ee6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ee70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee72:	f023 0310 	bic.w	r3, r3, #16
 800ee76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	461a      	mov	r2, r3
 800ee80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ee84:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ee8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ee8c:	e841 2300 	strex	r3, r2, [r1]
 800ee90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ee92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d1e4      	bne.n	800ee62 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	69db      	ldr	r3, [r3, #28]
 800ee9e:	f003 0310 	and.w	r3, r3, #16
 800eea2:	2b10      	cmp	r3, #16
 800eea4:	d103      	bne.n	800eeae <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	2210      	movs	r2, #16
 800eeac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eeb4:	4619      	mov	r1, r3
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f7f3 fa48 	bl	800234c <HAL_UARTEx_RxEventCallback>
 800eebc:	e002      	b.n	800eec4 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f7f3 fa92 	bl	80023e8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eec4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d006      	beq.n	800eeda <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800eecc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eed0:	f003 0320 	and.w	r3, r3, #32
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f47f aecd 	bne.w	800ec74 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eee0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800eee4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d049      	beq.n	800ef80 <UART_RxISR_16BIT_FIFOEN+0x354>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800eef2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800eef6:	429a      	cmp	r2, r3
 800eef8:	d242      	bcs.n	800ef80 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	3308      	adds	r3, #8
 800ef00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef04:	e853 3f00 	ldrex	r3, [r3]
 800ef08:	623b      	str	r3, [r7, #32]
   return(result);
 800ef0a:	6a3b      	ldr	r3, [r7, #32]
 800ef0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ef10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	3308      	adds	r3, #8
 800ef1a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ef1e:	633a      	str	r2, [r7, #48]	@ 0x30
 800ef20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef26:	e841 2300 	strex	r3, r2, [r1]
 800ef2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d1e3      	bne.n	800eefa <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	4a16      	ldr	r2, [pc, #88]	@ (800ef90 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800ef36:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef3e:	693b      	ldr	r3, [r7, #16]
 800ef40:	e853 3f00 	ldrex	r3, [r3]
 800ef44:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	f043 0320 	orr.w	r3, r3, #32
 800ef4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	461a      	mov	r2, r3
 800ef56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ef5a:	61fb      	str	r3, [r7, #28]
 800ef5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef5e:	69b9      	ldr	r1, [r7, #24]
 800ef60:	69fa      	ldr	r2, [r7, #28]
 800ef62:	e841 2300 	strex	r3, r2, [r1]
 800ef66:	617b      	str	r3, [r7, #20]
   return(result);
 800ef68:	697b      	ldr	r3, [r7, #20]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d1e4      	bne.n	800ef38 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ef6e:	e007      	b.n	800ef80 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	699a      	ldr	r2, [r3, #24]
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	f042 0208 	orr.w	r2, r2, #8
 800ef7e:	619a      	str	r2, [r3, #24]
}
 800ef80:	bf00      	nop
 800ef82:	37b8      	adds	r7, #184	@ 0xb8
 800ef84:	46bd      	mov	sp, r7
 800ef86:	bd80      	pop	{r7, pc}
 800ef88:	effffffe 	.word	0xeffffffe
 800ef8c:	58000c00 	.word	0x58000c00
 800ef90:	0800e715 	.word	0x0800e715

0800ef94 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ef94:	b480      	push	{r7}
 800ef96:	b083      	sub	sp, #12
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ef9c:	bf00      	nop
 800ef9e:	370c      	adds	r7, #12
 800efa0:	46bd      	mov	sp, r7
 800efa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa6:	4770      	bx	lr

0800efa8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800efa8:	b480      	push	{r7}
 800efaa:	b083      	sub	sp, #12
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800efb0:	bf00      	nop
 800efb2:	370c      	adds	r7, #12
 800efb4:	46bd      	mov	sp, r7
 800efb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efba:	4770      	bx	lr

0800efbc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b083      	sub	sp, #12
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800efc4:	bf00      	nop
 800efc6:	370c      	adds	r7, #12
 800efc8:	46bd      	mov	sp, r7
 800efca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efce:	4770      	bx	lr

0800efd0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800efd0:	b480      	push	{r7}
 800efd2:	b085      	sub	sp, #20
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800efde:	2b01      	cmp	r3, #1
 800efe0:	d101      	bne.n	800efe6 <HAL_UARTEx_DisableFifoMode+0x16>
 800efe2:	2302      	movs	r3, #2
 800efe4:	e027      	b.n	800f036 <HAL_UARTEx_DisableFifoMode+0x66>
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2201      	movs	r2, #1
 800efea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2224      	movs	r2, #36	@ 0x24
 800eff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	f022 0201 	bic.w	r2, r2, #1
 800f00c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f014:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2200      	movs	r2, #0
 800f01a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	68fa      	ldr	r2, [r7, #12]
 800f022:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2220      	movs	r2, #32
 800f028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2200      	movs	r2, #0
 800f030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3714      	adds	r7, #20
 800f03a:	46bd      	mov	sp, r7
 800f03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f040:	4770      	bx	lr

0800f042 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f042:	b580      	push	{r7, lr}
 800f044:	b084      	sub	sp, #16
 800f046:	af00      	add	r7, sp, #0
 800f048:	6078      	str	r0, [r7, #4]
 800f04a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f052:	2b01      	cmp	r3, #1
 800f054:	d101      	bne.n	800f05a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f056:	2302      	movs	r3, #2
 800f058:	e02d      	b.n	800f0b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2201      	movs	r2, #1
 800f05e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	2224      	movs	r2, #36	@ 0x24
 800f066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	f022 0201 	bic.w	r2, r2, #1
 800f080:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	689b      	ldr	r3, [r3, #8]
 800f088:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	683a      	ldr	r2, [r7, #0]
 800f092:	430a      	orrs	r2, r1
 800f094:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f096:	6878      	ldr	r0, [r7, #4]
 800f098:	f000 f850 	bl	800f13c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	68fa      	ldr	r2, [r7, #12]
 800f0a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	2220      	movs	r2, #32
 800f0a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f0b4:	2300      	movs	r3, #0
}
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	3710      	adds	r7, #16
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	bd80      	pop	{r7, pc}

0800f0be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0be:	b580      	push	{r7, lr}
 800f0c0:	b084      	sub	sp, #16
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	6078      	str	r0, [r7, #4]
 800f0c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f0ce:	2b01      	cmp	r3, #1
 800f0d0:	d101      	bne.n	800f0d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f0d2:	2302      	movs	r3, #2
 800f0d4:	e02d      	b.n	800f132 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2201      	movs	r2, #1
 800f0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	2224      	movs	r2, #36	@ 0x24
 800f0e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	681a      	ldr	r2, [r3, #0]
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f022 0201 	bic.w	r2, r2, #1
 800f0fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	689b      	ldr	r3, [r3, #8]
 800f104:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	683a      	ldr	r2, [r7, #0]
 800f10e:	430a      	orrs	r2, r1
 800f110:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f000 f812 	bl	800f13c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	68fa      	ldr	r2, [r7, #12]
 800f11e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2220      	movs	r2, #32
 800f124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2200      	movs	r2, #0
 800f12c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f130:	2300      	movs	r3, #0
}
 800f132:	4618      	mov	r0, r3
 800f134:	3710      	adds	r7, #16
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
	...

0800f13c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f13c:	b480      	push	{r7}
 800f13e:	b085      	sub	sp, #20
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d108      	bne.n	800f15e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2201      	movs	r2, #1
 800f150:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2201      	movs	r2, #1
 800f158:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f15c:	e031      	b.n	800f1c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f15e:	2310      	movs	r3, #16
 800f160:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f162:	2310      	movs	r3, #16
 800f164:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	689b      	ldr	r3, [r3, #8]
 800f16c:	0e5b      	lsrs	r3, r3, #25
 800f16e:	b2db      	uxtb	r3, r3
 800f170:	f003 0307 	and.w	r3, r3, #7
 800f174:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	689b      	ldr	r3, [r3, #8]
 800f17c:	0f5b      	lsrs	r3, r3, #29
 800f17e:	b2db      	uxtb	r3, r3
 800f180:	f003 0307 	and.w	r3, r3, #7
 800f184:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f186:	7bbb      	ldrb	r3, [r7, #14]
 800f188:	7b3a      	ldrb	r2, [r7, #12]
 800f18a:	4911      	ldr	r1, [pc, #68]	@ (800f1d0 <UARTEx_SetNbDataToProcess+0x94>)
 800f18c:	5c8a      	ldrb	r2, [r1, r2]
 800f18e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f192:	7b3a      	ldrb	r2, [r7, #12]
 800f194:	490f      	ldr	r1, [pc, #60]	@ (800f1d4 <UARTEx_SetNbDataToProcess+0x98>)
 800f196:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f198:	fb93 f3f2 	sdiv	r3, r3, r2
 800f19c:	b29a      	uxth	r2, r3
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1a4:	7bfb      	ldrb	r3, [r7, #15]
 800f1a6:	7b7a      	ldrb	r2, [r7, #13]
 800f1a8:	4909      	ldr	r1, [pc, #36]	@ (800f1d0 <UARTEx_SetNbDataToProcess+0x94>)
 800f1aa:	5c8a      	ldrb	r2, [r1, r2]
 800f1ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f1b0:	7b7a      	ldrb	r2, [r7, #13]
 800f1b2:	4908      	ldr	r1, [pc, #32]	@ (800f1d4 <UARTEx_SetNbDataToProcess+0x98>)
 800f1b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1b6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1ba:	b29a      	uxth	r2, r3
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f1c2:	bf00      	nop
 800f1c4:	3714      	adds	r7, #20
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1cc:	4770      	bx	lr
 800f1ce:	bf00      	nop
 800f1d0:	080143d4 	.word	0x080143d4
 800f1d4:	080143dc 	.word	0x080143dc

0800f1d8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f1d8:	b480      	push	{r7}
 800f1da:	b085      	sub	sp, #20
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	4603      	mov	r3, r0
 800f1e0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f1e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f1ea:	2b84      	cmp	r3, #132	@ 0x84
 800f1ec:	d005      	beq.n	800f1fa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f1ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	4413      	add	r3, r2
 800f1f6:	3303      	adds	r3, #3
 800f1f8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	3714      	adds	r7, #20
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f20c:	f001 f804 	bl	8010218 <vTaskStartScheduler>
  
  return osOK;
 800f210:	2300      	movs	r3, #0
}
 800f212:	4618      	mov	r0, r3
 800f214:	bd80      	pop	{r7, pc}

0800f216 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f216:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f218:	b089      	sub	sp, #36	@ 0x24
 800f21a:	af04      	add	r7, sp, #16
 800f21c:	6078      	str	r0, [r7, #4]
 800f21e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	695b      	ldr	r3, [r3, #20]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d020      	beq.n	800f26a <osThreadCreate+0x54>
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	699b      	ldr	r3, [r3, #24]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d01c      	beq.n	800f26a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	685c      	ldr	r4, [r3, #4]
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	691e      	ldr	r6, [r3, #16]
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f242:	4618      	mov	r0, r3
 800f244:	f7ff ffc8 	bl	800f1d8 <makeFreeRtosPriority>
 800f248:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	695b      	ldr	r3, [r3, #20]
 800f24e:	687a      	ldr	r2, [r7, #4]
 800f250:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f252:	9202      	str	r2, [sp, #8]
 800f254:	9301      	str	r3, [sp, #4]
 800f256:	9100      	str	r1, [sp, #0]
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	4632      	mov	r2, r6
 800f25c:	4629      	mov	r1, r5
 800f25e:	4620      	mov	r0, r4
 800f260:	f000 fde8 	bl	800fe34 <xTaskCreateStatic>
 800f264:	4603      	mov	r3, r0
 800f266:	60fb      	str	r3, [r7, #12]
 800f268:	e01c      	b.n	800f2a4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	685c      	ldr	r4, [r3, #4]
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f276:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f27e:	4618      	mov	r0, r3
 800f280:	f7ff ffaa 	bl	800f1d8 <makeFreeRtosPriority>
 800f284:	4602      	mov	r2, r0
 800f286:	f107 030c 	add.w	r3, r7, #12
 800f28a:	9301      	str	r3, [sp, #4]
 800f28c:	9200      	str	r2, [sp, #0]
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	4632      	mov	r2, r6
 800f292:	4629      	mov	r1, r5
 800f294:	4620      	mov	r0, r4
 800f296:	f000 fe2d 	bl	800fef4 <xTaskCreate>
 800f29a:	4603      	mov	r3, r0
 800f29c:	2b01      	cmp	r3, #1
 800f29e:	d001      	beq.n	800f2a4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	e000      	b.n	800f2a6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3714      	adds	r7, #20
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f2ae <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f2ae:	b580      	push	{r7, lr}
 800f2b0:	b084      	sub	sp, #16
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d001      	beq.n	800f2c4 <osDelay+0x16>
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	e000      	b.n	800f2c6 <osDelay+0x18>
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f000 ff70 	bl	80101ac <vTaskDelay>
  
  return osOK;
 800f2cc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	3710      	adds	r7, #16
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}

0800f2d6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f2d6:	b480      	push	{r7}
 800f2d8:	b083      	sub	sp, #12
 800f2da:	af00      	add	r7, sp, #0
 800f2dc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f103 0208 	add.w	r2, r3, #8
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f2ee:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	f103 0208 	add.w	r2, r3, #8
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	f103 0208 	add.w	r2, r3, #8
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2200      	movs	r2, #0
 800f308:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f30a:	bf00      	nop
 800f30c:	370c      	adds	r7, #12
 800f30e:	46bd      	mov	sp, r7
 800f310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f314:	4770      	bx	lr

0800f316 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f316:	b480      	push	{r7}
 800f318:	b083      	sub	sp, #12
 800f31a:	af00      	add	r7, sp, #0
 800f31c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2200      	movs	r2, #0
 800f322:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f324:	bf00      	nop
 800f326:	370c      	adds	r7, #12
 800f328:	46bd      	mov	sp, r7
 800f32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32e:	4770      	bx	lr

0800f330 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f330:	b480      	push	{r7}
 800f332:	b085      	sub	sp, #20
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	685b      	ldr	r3, [r3, #4]
 800f33e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	68fa      	ldr	r2, [r7, #12]
 800f344:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	689a      	ldr	r2, [r3, #8]
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	683a      	ldr	r2, [r7, #0]
 800f354:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	683a      	ldr	r2, [r7, #0]
 800f35a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	687a      	ldr	r2, [r7, #4]
 800f360:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	1c5a      	adds	r2, r3, #1
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	601a      	str	r2, [r3, #0]
}
 800f36c:	bf00      	nop
 800f36e:	3714      	adds	r7, #20
 800f370:	46bd      	mov	sp, r7
 800f372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f376:	4770      	bx	lr

0800f378 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
 800f380:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f382:	683b      	ldr	r3, [r7, #0]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f38e:	d103      	bne.n	800f398 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	691b      	ldr	r3, [r3, #16]
 800f394:	60fb      	str	r3, [r7, #12]
 800f396:	e00c      	b.n	800f3b2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	3308      	adds	r3, #8
 800f39c:	60fb      	str	r3, [r7, #12]
 800f39e:	e002      	b.n	800f3a6 <vListInsert+0x2e>
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	685b      	ldr	r3, [r3, #4]
 800f3a4:	60fb      	str	r3, [r7, #12]
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	68ba      	ldr	r2, [r7, #8]
 800f3ae:	429a      	cmp	r2, r3
 800f3b0:	d2f6      	bcs.n	800f3a0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	685a      	ldr	r2, [r3, #4]
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	685b      	ldr	r3, [r3, #4]
 800f3be:	683a      	ldr	r2, [r7, #0]
 800f3c0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	68fa      	ldr	r2, [r7, #12]
 800f3c6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	683a      	ldr	r2, [r7, #0]
 800f3cc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	687a      	ldr	r2, [r7, #4]
 800f3d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	1c5a      	adds	r2, r3, #1
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	601a      	str	r2, [r3, #0]
}
 800f3de:	bf00      	nop
 800f3e0:	3714      	adds	r7, #20
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e8:	4770      	bx	lr

0800f3ea <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f3ea:	b480      	push	{r7}
 800f3ec:	b085      	sub	sp, #20
 800f3ee:	af00      	add	r7, sp, #0
 800f3f0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	691b      	ldr	r3, [r3, #16]
 800f3f6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	687a      	ldr	r2, [r7, #4]
 800f3fe:	6892      	ldr	r2, [r2, #8]
 800f400:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	689b      	ldr	r3, [r3, #8]
 800f406:	687a      	ldr	r2, [r7, #4]
 800f408:	6852      	ldr	r2, [r2, #4]
 800f40a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	685b      	ldr	r3, [r3, #4]
 800f410:	687a      	ldr	r2, [r7, #4]
 800f412:	429a      	cmp	r2, r3
 800f414:	d103      	bne.n	800f41e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	689a      	ldr	r2, [r3, #8]
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	2200      	movs	r2, #0
 800f422:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	1e5a      	subs	r2, r3, #1
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	681b      	ldr	r3, [r3, #0]
}
 800f432:	4618      	mov	r0, r3
 800f434:	3714      	adds	r7, #20
 800f436:	46bd      	mov	sp, r7
 800f438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43c:	4770      	bx	lr
	...

0800f440 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f440:	b580      	push	{r7, lr}
 800f442:	b084      	sub	sp, #16
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
 800f448:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d10b      	bne.n	800f46c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f458:	f383 8811 	msr	BASEPRI, r3
 800f45c:	f3bf 8f6f 	isb	sy
 800f460:	f3bf 8f4f 	dsb	sy
 800f464:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f466:	bf00      	nop
 800f468:	bf00      	nop
 800f46a:	e7fd      	b.n	800f468 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f46c:	f002 f8b4 	bl	80115d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	681a      	ldr	r2, [r3, #0]
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f478:	68f9      	ldr	r1, [r7, #12]
 800f47a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f47c:	fb01 f303 	mul.w	r3, r1, r3
 800f480:	441a      	add	r2, r3
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	2200      	movs	r2, #0
 800f48a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	681a      	ldr	r2, [r3, #0]
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	681a      	ldr	r2, [r3, #0]
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f49c:	3b01      	subs	r3, #1
 800f49e:	68f9      	ldr	r1, [r7, #12]
 800f4a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f4a2:	fb01 f303 	mul.w	r3, r1, r3
 800f4a6:	441a      	add	r2, r3
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	22ff      	movs	r2, #255	@ 0xff
 800f4b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	22ff      	movs	r2, #255	@ 0xff
 800f4b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d114      	bne.n	800f4ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	691b      	ldr	r3, [r3, #16]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d01a      	beq.n	800f500 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	3310      	adds	r3, #16
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f001 f93e 	bl	8010750 <xTaskRemoveFromEventList>
 800f4d4:	4603      	mov	r3, r0
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d012      	beq.n	800f500 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f4da:	4b0d      	ldr	r3, [pc, #52]	@ (800f510 <xQueueGenericReset+0xd0>)
 800f4dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4e0:	601a      	str	r2, [r3, #0]
 800f4e2:	f3bf 8f4f 	dsb	sy
 800f4e6:	f3bf 8f6f 	isb	sy
 800f4ea:	e009      	b.n	800f500 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	3310      	adds	r3, #16
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f7ff fef0 	bl	800f2d6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	3324      	adds	r3, #36	@ 0x24
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7ff feeb 	bl	800f2d6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f500:	f002 f89c 	bl	801163c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f504:	2301      	movs	r3, #1
}
 800f506:	4618      	mov	r0, r3
 800f508:	3710      	adds	r7, #16
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}
 800f50e:	bf00      	nop
 800f510:	e000ed04 	.word	0xe000ed04

0800f514 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f514:	b580      	push	{r7, lr}
 800f516:	b08e      	sub	sp, #56	@ 0x38
 800f518:	af02      	add	r7, sp, #8
 800f51a:	60f8      	str	r0, [r7, #12]
 800f51c:	60b9      	str	r1, [r7, #8]
 800f51e:	607a      	str	r2, [r7, #4]
 800f520:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d10b      	bne.n	800f540 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f52c:	f383 8811 	msr	BASEPRI, r3
 800f530:	f3bf 8f6f 	isb	sy
 800f534:	f3bf 8f4f 	dsb	sy
 800f538:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f53a:	bf00      	nop
 800f53c:	bf00      	nop
 800f53e:	e7fd      	b.n	800f53c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d10b      	bne.n	800f55e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f54a:	f383 8811 	msr	BASEPRI, r3
 800f54e:	f3bf 8f6f 	isb	sy
 800f552:	f3bf 8f4f 	dsb	sy
 800f556:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f558:	bf00      	nop
 800f55a:	bf00      	nop
 800f55c:	e7fd      	b.n	800f55a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d002      	beq.n	800f56a <xQueueGenericCreateStatic+0x56>
 800f564:	68bb      	ldr	r3, [r7, #8]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d001      	beq.n	800f56e <xQueueGenericCreateStatic+0x5a>
 800f56a:	2301      	movs	r3, #1
 800f56c:	e000      	b.n	800f570 <xQueueGenericCreateStatic+0x5c>
 800f56e:	2300      	movs	r3, #0
 800f570:	2b00      	cmp	r3, #0
 800f572:	d10b      	bne.n	800f58c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f578:	f383 8811 	msr	BASEPRI, r3
 800f57c:	f3bf 8f6f 	isb	sy
 800f580:	f3bf 8f4f 	dsb	sy
 800f584:	623b      	str	r3, [r7, #32]
}
 800f586:	bf00      	nop
 800f588:	bf00      	nop
 800f58a:	e7fd      	b.n	800f588 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d102      	bne.n	800f598 <xQueueGenericCreateStatic+0x84>
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d101      	bne.n	800f59c <xQueueGenericCreateStatic+0x88>
 800f598:	2301      	movs	r3, #1
 800f59a:	e000      	b.n	800f59e <xQueueGenericCreateStatic+0x8a>
 800f59c:	2300      	movs	r3, #0
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d10b      	bne.n	800f5ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5a6:	f383 8811 	msr	BASEPRI, r3
 800f5aa:	f3bf 8f6f 	isb	sy
 800f5ae:	f3bf 8f4f 	dsb	sy
 800f5b2:	61fb      	str	r3, [r7, #28]
}
 800f5b4:	bf00      	nop
 800f5b6:	bf00      	nop
 800f5b8:	e7fd      	b.n	800f5b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f5ba:	2350      	movs	r3, #80	@ 0x50
 800f5bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	2b50      	cmp	r3, #80	@ 0x50
 800f5c2:	d00b      	beq.n	800f5dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5c8:	f383 8811 	msr	BASEPRI, r3
 800f5cc:	f3bf 8f6f 	isb	sy
 800f5d0:	f3bf 8f4f 	dsb	sy
 800f5d4:	61bb      	str	r3, [r7, #24]
}
 800f5d6:	bf00      	nop
 800f5d8:	bf00      	nop
 800f5da:	e7fd      	b.n	800f5d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f5dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d00d      	beq.n	800f604 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ea:	2201      	movs	r2, #1
 800f5ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f5f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f6:	9300      	str	r3, [sp, #0]
 800f5f8:	4613      	mov	r3, r2
 800f5fa:	687a      	ldr	r2, [r7, #4]
 800f5fc:	68b9      	ldr	r1, [r7, #8]
 800f5fe:	68f8      	ldr	r0, [r7, #12]
 800f600:	f000 f805 	bl	800f60e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f606:	4618      	mov	r0, r3
 800f608:	3730      	adds	r7, #48	@ 0x30
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}

0800f60e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f60e:	b580      	push	{r7, lr}
 800f610:	b084      	sub	sp, #16
 800f612:	af00      	add	r7, sp, #0
 800f614:	60f8      	str	r0, [r7, #12]
 800f616:	60b9      	str	r1, [r7, #8]
 800f618:	607a      	str	r2, [r7, #4]
 800f61a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f61c:	68bb      	ldr	r3, [r7, #8]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d103      	bne.n	800f62a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f622:	69bb      	ldr	r3, [r7, #24]
 800f624:	69ba      	ldr	r2, [r7, #24]
 800f626:	601a      	str	r2, [r3, #0]
 800f628:	e002      	b.n	800f630 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f62a:	69bb      	ldr	r3, [r7, #24]
 800f62c:	687a      	ldr	r2, [r7, #4]
 800f62e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f630:	69bb      	ldr	r3, [r7, #24]
 800f632:	68fa      	ldr	r2, [r7, #12]
 800f634:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f636:	69bb      	ldr	r3, [r7, #24]
 800f638:	68ba      	ldr	r2, [r7, #8]
 800f63a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f63c:	2101      	movs	r1, #1
 800f63e:	69b8      	ldr	r0, [r7, #24]
 800f640:	f7ff fefe 	bl	800f440 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f644:	69bb      	ldr	r3, [r7, #24]
 800f646:	78fa      	ldrb	r2, [r7, #3]
 800f648:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f64c:	bf00      	nop
 800f64e:	3710      	adds	r7, #16
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b08e      	sub	sp, #56	@ 0x38
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
 800f660:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f662:	2300      	movs	r3, #0
 800f664:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d10b      	bne.n	800f688 <xQueueGenericSend+0x34>
	__asm volatile
 800f670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f674:	f383 8811 	msr	BASEPRI, r3
 800f678:	f3bf 8f6f 	isb	sy
 800f67c:	f3bf 8f4f 	dsb	sy
 800f680:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f682:	bf00      	nop
 800f684:	bf00      	nop
 800f686:	e7fd      	b.n	800f684 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d103      	bne.n	800f696 <xQueueGenericSend+0x42>
 800f68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f692:	2b00      	cmp	r3, #0
 800f694:	d101      	bne.n	800f69a <xQueueGenericSend+0x46>
 800f696:	2301      	movs	r3, #1
 800f698:	e000      	b.n	800f69c <xQueueGenericSend+0x48>
 800f69a:	2300      	movs	r3, #0
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d10b      	bne.n	800f6b8 <xQueueGenericSend+0x64>
	__asm volatile
 800f6a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6a4:	f383 8811 	msr	BASEPRI, r3
 800f6a8:	f3bf 8f6f 	isb	sy
 800f6ac:	f3bf 8f4f 	dsb	sy
 800f6b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f6b2:	bf00      	nop
 800f6b4:	bf00      	nop
 800f6b6:	e7fd      	b.n	800f6b4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	2b02      	cmp	r3, #2
 800f6bc:	d103      	bne.n	800f6c6 <xQueueGenericSend+0x72>
 800f6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6c2:	2b01      	cmp	r3, #1
 800f6c4:	d101      	bne.n	800f6ca <xQueueGenericSend+0x76>
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	e000      	b.n	800f6cc <xQueueGenericSend+0x78>
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d10b      	bne.n	800f6e8 <xQueueGenericSend+0x94>
	__asm volatile
 800f6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d4:	f383 8811 	msr	BASEPRI, r3
 800f6d8:	f3bf 8f6f 	isb	sy
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	623b      	str	r3, [r7, #32]
}
 800f6e2:	bf00      	nop
 800f6e4:	bf00      	nop
 800f6e6:	e7fd      	b.n	800f6e4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f6e8:	f001 f9f8 	bl	8010adc <xTaskGetSchedulerState>
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d102      	bne.n	800f6f8 <xQueueGenericSend+0xa4>
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d101      	bne.n	800f6fc <xQueueGenericSend+0xa8>
 800f6f8:	2301      	movs	r3, #1
 800f6fa:	e000      	b.n	800f6fe <xQueueGenericSend+0xaa>
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d10b      	bne.n	800f71a <xQueueGenericSend+0xc6>
	__asm volatile
 800f702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f706:	f383 8811 	msr	BASEPRI, r3
 800f70a:	f3bf 8f6f 	isb	sy
 800f70e:	f3bf 8f4f 	dsb	sy
 800f712:	61fb      	str	r3, [r7, #28]
}
 800f714:	bf00      	nop
 800f716:	bf00      	nop
 800f718:	e7fd      	b.n	800f716 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f71a:	f001 ff5d 	bl	80115d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f71e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f720:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f726:	429a      	cmp	r2, r3
 800f728:	d302      	bcc.n	800f730 <xQueueGenericSend+0xdc>
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	2b02      	cmp	r3, #2
 800f72e:	d129      	bne.n	800f784 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f730:	683a      	ldr	r2, [r7, #0]
 800f732:	68b9      	ldr	r1, [r7, #8]
 800f734:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f736:	f000 fa0f 	bl	800fb58 <prvCopyDataToQueue>
 800f73a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f73c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f73e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f740:	2b00      	cmp	r3, #0
 800f742:	d010      	beq.n	800f766 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f746:	3324      	adds	r3, #36	@ 0x24
 800f748:	4618      	mov	r0, r3
 800f74a:	f001 f801 	bl	8010750 <xTaskRemoveFromEventList>
 800f74e:	4603      	mov	r3, r0
 800f750:	2b00      	cmp	r3, #0
 800f752:	d013      	beq.n	800f77c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f754:	4b3f      	ldr	r3, [pc, #252]	@ (800f854 <xQueueGenericSend+0x200>)
 800f756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f75a:	601a      	str	r2, [r3, #0]
 800f75c:	f3bf 8f4f 	dsb	sy
 800f760:	f3bf 8f6f 	isb	sy
 800f764:	e00a      	b.n	800f77c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d007      	beq.n	800f77c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f76c:	4b39      	ldr	r3, [pc, #228]	@ (800f854 <xQueueGenericSend+0x200>)
 800f76e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f772:	601a      	str	r2, [r3, #0]
 800f774:	f3bf 8f4f 	dsb	sy
 800f778:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f77c:	f001 ff5e 	bl	801163c <vPortExitCritical>
				return pdPASS;
 800f780:	2301      	movs	r3, #1
 800f782:	e063      	b.n	800f84c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d103      	bne.n	800f792 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f78a:	f001 ff57 	bl	801163c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f78e:	2300      	movs	r3, #0
 800f790:	e05c      	b.n	800f84c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f794:	2b00      	cmp	r3, #0
 800f796:	d106      	bne.n	800f7a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f798:	f107 0314 	add.w	r3, r7, #20
 800f79c:	4618      	mov	r0, r3
 800f79e:	f001 f83b 	bl	8010818 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f7a2:	2301      	movs	r3, #1
 800f7a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f7a6:	f001 ff49 	bl	801163c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f7aa:	f000 fda5 	bl	80102f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f7ae:	f001 ff13 	bl	80115d8 <vPortEnterCritical>
 800f7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f7b8:	b25b      	sxtb	r3, r3
 800f7ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7be:	d103      	bne.n	800f7c8 <xQueueGenericSend+0x174>
 800f7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f7c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7ce:	b25b      	sxtb	r3, r3
 800f7d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7d4:	d103      	bne.n	800f7de <xQueueGenericSend+0x18a>
 800f7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d8:	2200      	movs	r2, #0
 800f7da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f7de:	f001 ff2d 	bl	801163c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f7e2:	1d3a      	adds	r2, r7, #4
 800f7e4:	f107 0314 	add.w	r3, r7, #20
 800f7e8:	4611      	mov	r1, r2
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	f001 f82a 	bl	8010844 <xTaskCheckForTimeOut>
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d124      	bne.n	800f840 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f7f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f7f8:	f000 faa6 	bl	800fd48 <prvIsQueueFull>
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d018      	beq.n	800f834 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f804:	3310      	adds	r3, #16
 800f806:	687a      	ldr	r2, [r7, #4]
 800f808:	4611      	mov	r1, r2
 800f80a:	4618      	mov	r0, r3
 800f80c:	f000 ff4e 	bl	80106ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f812:	f000 fa31 	bl	800fc78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f816:	f000 fd7d 	bl	8010314 <xTaskResumeAll>
 800f81a:	4603      	mov	r3, r0
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	f47f af7c 	bne.w	800f71a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f822:	4b0c      	ldr	r3, [pc, #48]	@ (800f854 <xQueueGenericSend+0x200>)
 800f824:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f828:	601a      	str	r2, [r3, #0]
 800f82a:	f3bf 8f4f 	dsb	sy
 800f82e:	f3bf 8f6f 	isb	sy
 800f832:	e772      	b.n	800f71a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f834:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f836:	f000 fa1f 	bl	800fc78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f83a:	f000 fd6b 	bl	8010314 <xTaskResumeAll>
 800f83e:	e76c      	b.n	800f71a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f840:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f842:	f000 fa19 	bl	800fc78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f846:	f000 fd65 	bl	8010314 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f84a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	3738      	adds	r7, #56	@ 0x38
 800f850:	46bd      	mov	sp, r7
 800f852:	bd80      	pop	{r7, pc}
 800f854:	e000ed04 	.word	0xe000ed04

0800f858 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b090      	sub	sp, #64	@ 0x40
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	60f8      	str	r0, [r7, #12]
 800f860:	60b9      	str	r1, [r7, #8]
 800f862:	607a      	str	r2, [r7, #4]
 800f864:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d10b      	bne.n	800f888 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f874:	f383 8811 	msr	BASEPRI, r3
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	f3bf 8f4f 	dsb	sy
 800f880:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f882:	bf00      	nop
 800f884:	bf00      	nop
 800f886:	e7fd      	b.n	800f884 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d103      	bne.n	800f896 <xQueueGenericSendFromISR+0x3e>
 800f88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f892:	2b00      	cmp	r3, #0
 800f894:	d101      	bne.n	800f89a <xQueueGenericSendFromISR+0x42>
 800f896:	2301      	movs	r3, #1
 800f898:	e000      	b.n	800f89c <xQueueGenericSendFromISR+0x44>
 800f89a:	2300      	movs	r3, #0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d10b      	bne.n	800f8b8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8a4:	f383 8811 	msr	BASEPRI, r3
 800f8a8:	f3bf 8f6f 	isb	sy
 800f8ac:	f3bf 8f4f 	dsb	sy
 800f8b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f8b2:	bf00      	nop
 800f8b4:	bf00      	nop
 800f8b6:	e7fd      	b.n	800f8b4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	2b02      	cmp	r3, #2
 800f8bc:	d103      	bne.n	800f8c6 <xQueueGenericSendFromISR+0x6e>
 800f8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8c2:	2b01      	cmp	r3, #1
 800f8c4:	d101      	bne.n	800f8ca <xQueueGenericSendFromISR+0x72>
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	e000      	b.n	800f8cc <xQueueGenericSendFromISR+0x74>
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d10b      	bne.n	800f8e8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8d4:	f383 8811 	msr	BASEPRI, r3
 800f8d8:	f3bf 8f6f 	isb	sy
 800f8dc:	f3bf 8f4f 	dsb	sy
 800f8e0:	623b      	str	r3, [r7, #32]
}
 800f8e2:	bf00      	nop
 800f8e4:	bf00      	nop
 800f8e6:	e7fd      	b.n	800f8e4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f8e8:	f001 ff56 	bl	8011798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f8ec:	f3ef 8211 	mrs	r2, BASEPRI
 800f8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8f4:	f383 8811 	msr	BASEPRI, r3
 800f8f8:	f3bf 8f6f 	isb	sy
 800f8fc:	f3bf 8f4f 	dsb	sy
 800f900:	61fa      	str	r2, [r7, #28]
 800f902:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f904:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f906:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f90a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f90c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f90e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f910:	429a      	cmp	r2, r3
 800f912:	d302      	bcc.n	800f91a <xQueueGenericSendFromISR+0xc2>
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	2b02      	cmp	r3, #2
 800f918:	d12f      	bne.n	800f97a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f91c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f920:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f928:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f92a:	683a      	ldr	r2, [r7, #0]
 800f92c:	68b9      	ldr	r1, [r7, #8]
 800f92e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f930:	f000 f912 	bl	800fb58 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f934:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f93c:	d112      	bne.n	800f964 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f93e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f942:	2b00      	cmp	r3, #0
 800f944:	d016      	beq.n	800f974 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f948:	3324      	adds	r3, #36	@ 0x24
 800f94a:	4618      	mov	r0, r3
 800f94c:	f000 ff00 	bl	8010750 <xTaskRemoveFromEventList>
 800f950:	4603      	mov	r3, r0
 800f952:	2b00      	cmp	r3, #0
 800f954:	d00e      	beq.n	800f974 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d00b      	beq.n	800f974 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2201      	movs	r2, #1
 800f960:	601a      	str	r2, [r3, #0]
 800f962:	e007      	b.n	800f974 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f964:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f968:	3301      	adds	r3, #1
 800f96a:	b2db      	uxtb	r3, r3
 800f96c:	b25a      	sxtb	r2, r3
 800f96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f970:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f974:	2301      	movs	r3, #1
 800f976:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f978:	e001      	b.n	800f97e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f97a:	2300      	movs	r3, #0
 800f97c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f980:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f988:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f98a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3740      	adds	r7, #64	@ 0x40
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}

0800f994 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f994:	b580      	push	{r7, lr}
 800f996:	b08c      	sub	sp, #48	@ 0x30
 800f998:	af00      	add	r7, sp, #0
 800f99a:	60f8      	str	r0, [r7, #12]
 800f99c:	60b9      	str	r1, [r7, #8]
 800f99e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f9a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d10b      	bne.n	800f9c6 <xQueueReceive+0x32>
	__asm volatile
 800f9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9b2:	f383 8811 	msr	BASEPRI, r3
 800f9b6:	f3bf 8f6f 	isb	sy
 800f9ba:	f3bf 8f4f 	dsb	sy
 800f9be:	623b      	str	r3, [r7, #32]
}
 800f9c0:	bf00      	nop
 800f9c2:	bf00      	nop
 800f9c4:	e7fd      	b.n	800f9c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f9c6:	68bb      	ldr	r3, [r7, #8]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d103      	bne.n	800f9d4 <xQueueReceive+0x40>
 800f9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d101      	bne.n	800f9d8 <xQueueReceive+0x44>
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	e000      	b.n	800f9da <xQueueReceive+0x46>
 800f9d8:	2300      	movs	r3, #0
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d10b      	bne.n	800f9f6 <xQueueReceive+0x62>
	__asm volatile
 800f9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9e2:	f383 8811 	msr	BASEPRI, r3
 800f9e6:	f3bf 8f6f 	isb	sy
 800f9ea:	f3bf 8f4f 	dsb	sy
 800f9ee:	61fb      	str	r3, [r7, #28]
}
 800f9f0:	bf00      	nop
 800f9f2:	bf00      	nop
 800f9f4:	e7fd      	b.n	800f9f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f9f6:	f001 f871 	bl	8010adc <xTaskGetSchedulerState>
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d102      	bne.n	800fa06 <xQueueReceive+0x72>
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d101      	bne.n	800fa0a <xQueueReceive+0x76>
 800fa06:	2301      	movs	r3, #1
 800fa08:	e000      	b.n	800fa0c <xQueueReceive+0x78>
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d10b      	bne.n	800fa28 <xQueueReceive+0x94>
	__asm volatile
 800fa10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa14:	f383 8811 	msr	BASEPRI, r3
 800fa18:	f3bf 8f6f 	isb	sy
 800fa1c:	f3bf 8f4f 	dsb	sy
 800fa20:	61bb      	str	r3, [r7, #24]
}
 800fa22:	bf00      	nop
 800fa24:	bf00      	nop
 800fa26:	e7fd      	b.n	800fa24 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa28:	f001 fdd6 	bl	80115d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa30:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d01f      	beq.n	800fa78 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fa38:	68b9      	ldr	r1, [r7, #8]
 800fa3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fa3c:	f000 f8f6 	bl	800fc2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fa40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa42:	1e5a      	subs	r2, r3, #1
 800fa44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa46:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa4a:	691b      	ldr	r3, [r3, #16]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d00f      	beq.n	800fa70 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa52:	3310      	adds	r3, #16
 800fa54:	4618      	mov	r0, r3
 800fa56:	f000 fe7b 	bl	8010750 <xTaskRemoveFromEventList>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d007      	beq.n	800fa70 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fa60:	4b3c      	ldr	r3, [pc, #240]	@ (800fb54 <xQueueReceive+0x1c0>)
 800fa62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa66:	601a      	str	r2, [r3, #0]
 800fa68:	f3bf 8f4f 	dsb	sy
 800fa6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fa70:	f001 fde4 	bl	801163c <vPortExitCritical>
				return pdPASS;
 800fa74:	2301      	movs	r3, #1
 800fa76:	e069      	b.n	800fb4c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d103      	bne.n	800fa86 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fa7e:	f001 fddd 	bl	801163c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fa82:	2300      	movs	r3, #0
 800fa84:	e062      	b.n	800fb4c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fa86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d106      	bne.n	800fa9a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fa8c:	f107 0310 	add.w	r3, r7, #16
 800fa90:	4618      	mov	r0, r3
 800fa92:	f000 fec1 	bl	8010818 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fa96:	2301      	movs	r3, #1
 800fa98:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fa9a:	f001 fdcf 	bl	801163c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fa9e:	f000 fc2b 	bl	80102f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800faa2:	f001 fd99 	bl	80115d8 <vPortEnterCritical>
 800faa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800faac:	b25b      	sxtb	r3, r3
 800faae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab2:	d103      	bne.n	800fabc <xQueueReceive+0x128>
 800fab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fab6:	2200      	movs	r2, #0
 800fab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fabc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fabe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fac2:	b25b      	sxtb	r3, r3
 800fac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fac8:	d103      	bne.n	800fad2 <xQueueReceive+0x13e>
 800faca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800facc:	2200      	movs	r2, #0
 800face:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fad2:	f001 fdb3 	bl	801163c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fad6:	1d3a      	adds	r2, r7, #4
 800fad8:	f107 0310 	add.w	r3, r7, #16
 800fadc:	4611      	mov	r1, r2
 800fade:	4618      	mov	r0, r3
 800fae0:	f000 feb0 	bl	8010844 <xTaskCheckForTimeOut>
 800fae4:	4603      	mov	r3, r0
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d123      	bne.n	800fb32 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800faea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800faec:	f000 f916 	bl	800fd1c <prvIsQueueEmpty>
 800faf0:	4603      	mov	r3, r0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d017      	beq.n	800fb26 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800faf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faf8:	3324      	adds	r3, #36	@ 0x24
 800fafa:	687a      	ldr	r2, [r7, #4]
 800fafc:	4611      	mov	r1, r2
 800fafe:	4618      	mov	r0, r3
 800fb00:	f000 fdd4 	bl	80106ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fb04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb06:	f000 f8b7 	bl	800fc78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fb0a:	f000 fc03 	bl	8010314 <xTaskResumeAll>
 800fb0e:	4603      	mov	r3, r0
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d189      	bne.n	800fa28 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800fb14:	4b0f      	ldr	r3, [pc, #60]	@ (800fb54 <xQueueReceive+0x1c0>)
 800fb16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb1a:	601a      	str	r2, [r3, #0]
 800fb1c:	f3bf 8f4f 	dsb	sy
 800fb20:	f3bf 8f6f 	isb	sy
 800fb24:	e780      	b.n	800fa28 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fb26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb28:	f000 f8a6 	bl	800fc78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fb2c:	f000 fbf2 	bl	8010314 <xTaskResumeAll>
 800fb30:	e77a      	b.n	800fa28 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fb32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb34:	f000 f8a0 	bl	800fc78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fb38:	f000 fbec 	bl	8010314 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb3e:	f000 f8ed 	bl	800fd1c <prvIsQueueEmpty>
 800fb42:	4603      	mov	r3, r0
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	f43f af6f 	beq.w	800fa28 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fb4a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3730      	adds	r7, #48	@ 0x30
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}
 800fb54:	e000ed04 	.word	0xe000ed04

0800fb58 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b086      	sub	sp, #24
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	60f8      	str	r0, [r7, #12]
 800fb60:	60b9      	str	r1, [r7, #8]
 800fb62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fb64:	2300      	movs	r3, #0
 800fb66:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb6c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d10d      	bne.n	800fb92 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d14d      	bne.n	800fc1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	689b      	ldr	r3, [r3, #8]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f000 ffc8 	bl	8010b18 <xTaskPriorityDisinherit>
 800fb88:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	609a      	str	r2, [r3, #8]
 800fb90:	e043      	b.n	800fc1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d119      	bne.n	800fbcc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	6858      	ldr	r0, [r3, #4]
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fba0:	461a      	mov	r2, r3
 800fba2:	68b9      	ldr	r1, [r7, #8]
 800fba4:	f003 fe7e 	bl	80138a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	685a      	ldr	r2, [r3, #4]
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbb0:	441a      	add	r2, r3
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	685a      	ldr	r2, [r3, #4]
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	689b      	ldr	r3, [r3, #8]
 800fbbe:	429a      	cmp	r2, r3
 800fbc0:	d32b      	bcc.n	800fc1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	681a      	ldr	r2, [r3, #0]
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	605a      	str	r2, [r3, #4]
 800fbca:	e026      	b.n	800fc1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	68d8      	ldr	r0, [r3, #12]
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	68b9      	ldr	r1, [r7, #8]
 800fbd8:	f003 fe64 	bl	80138a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	68da      	ldr	r2, [r3, #12]
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbe4:	425b      	negs	r3, r3
 800fbe6:	441a      	add	r2, r3
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	68da      	ldr	r2, [r3, #12]
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	429a      	cmp	r2, r3
 800fbf6:	d207      	bcs.n	800fc08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	689a      	ldr	r2, [r3, #8]
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc00:	425b      	negs	r3, r3
 800fc02:	441a      	add	r2, r3
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2b02      	cmp	r3, #2
 800fc0c:	d105      	bne.n	800fc1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d002      	beq.n	800fc1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fc14:	693b      	ldr	r3, [r7, #16]
 800fc16:	3b01      	subs	r3, #1
 800fc18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fc1a:	693b      	ldr	r3, [r7, #16]
 800fc1c:	1c5a      	adds	r2, r3, #1
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fc22:	697b      	ldr	r3, [r7, #20]
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	3718      	adds	r7, #24
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}

0800fc2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fc2c:	b580      	push	{r7, lr}
 800fc2e:	b082      	sub	sp, #8
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	6078      	str	r0, [r7, #4]
 800fc34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d018      	beq.n	800fc70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	68da      	ldr	r2, [r3, #12]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc46:	441a      	add	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	68da      	ldr	r2, [r3, #12]
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	689b      	ldr	r3, [r3, #8]
 800fc54:	429a      	cmp	r2, r3
 800fc56:	d303      	bcc.n	800fc60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	68d9      	ldr	r1, [r3, #12]
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc68:	461a      	mov	r2, r3
 800fc6a:	6838      	ldr	r0, [r7, #0]
 800fc6c:	f003 fe1a 	bl	80138a4 <memcpy>
	}
}
 800fc70:	bf00      	nop
 800fc72:	3708      	adds	r7, #8
 800fc74:	46bd      	mov	sp, r7
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b084      	sub	sp, #16
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fc80:	f001 fcaa 	bl	80115d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fc8c:	e011      	b.n	800fcb2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d012      	beq.n	800fcbc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	3324      	adds	r3, #36	@ 0x24
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f000 fd58 	bl	8010750 <xTaskRemoveFromEventList>
 800fca0:	4603      	mov	r3, r0
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d001      	beq.n	800fcaa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fca6:	f000 fe31 	bl	801090c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fcaa:	7bfb      	ldrb	r3, [r7, #15]
 800fcac:	3b01      	subs	r3, #1
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fcb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	dce9      	bgt.n	800fc8e <prvUnlockQueue+0x16>
 800fcba:	e000      	b.n	800fcbe <prvUnlockQueue+0x46>
					break;
 800fcbc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	22ff      	movs	r2, #255	@ 0xff
 800fcc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fcc6:	f001 fcb9 	bl	801163c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fcca:	f001 fc85 	bl	80115d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fcd4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fcd6:	e011      	b.n	800fcfc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	691b      	ldr	r3, [r3, #16]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d012      	beq.n	800fd06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	3310      	adds	r3, #16
 800fce4:	4618      	mov	r0, r3
 800fce6:	f000 fd33 	bl	8010750 <xTaskRemoveFromEventList>
 800fcea:	4603      	mov	r3, r0
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d001      	beq.n	800fcf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fcf0:	f000 fe0c 	bl	801090c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fcf4:	7bbb      	ldrb	r3, [r7, #14]
 800fcf6:	3b01      	subs	r3, #1
 800fcf8:	b2db      	uxtb	r3, r3
 800fcfa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fcfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	dce9      	bgt.n	800fcd8 <prvUnlockQueue+0x60>
 800fd04:	e000      	b.n	800fd08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fd06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	22ff      	movs	r2, #255	@ 0xff
 800fd0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fd10:	f001 fc94 	bl	801163c <vPortExitCritical>
}
 800fd14:	bf00      	nop
 800fd16:	3710      	adds	r7, #16
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	bd80      	pop	{r7, pc}

0800fd1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b084      	sub	sp, #16
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fd24:	f001 fc58 	bl	80115d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d102      	bne.n	800fd36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fd30:	2301      	movs	r3, #1
 800fd32:	60fb      	str	r3, [r7, #12]
 800fd34:	e001      	b.n	800fd3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fd36:	2300      	movs	r3, #0
 800fd38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fd3a:	f001 fc7f 	bl	801163c <vPortExitCritical>

	return xReturn;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
}
 800fd40:	4618      	mov	r0, r3
 800fd42:	3710      	adds	r7, #16
 800fd44:	46bd      	mov	sp, r7
 800fd46:	bd80      	pop	{r7, pc}

0800fd48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	b084      	sub	sp, #16
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fd50:	f001 fc42 	bl	80115d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd5c:	429a      	cmp	r2, r3
 800fd5e:	d102      	bne.n	800fd66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fd60:	2301      	movs	r3, #1
 800fd62:	60fb      	str	r3, [r7, #12]
 800fd64:	e001      	b.n	800fd6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fd66:	2300      	movs	r3, #0
 800fd68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fd6a:	f001 fc67 	bl	801163c <vPortExitCritical>

	return xReturn;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	3710      	adds	r7, #16
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}

0800fd78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fd78:	b480      	push	{r7}
 800fd7a:	b085      	sub	sp, #20
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
 800fd80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fd82:	2300      	movs	r3, #0
 800fd84:	60fb      	str	r3, [r7, #12]
 800fd86:	e014      	b.n	800fdb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fd88:	4a0f      	ldr	r2, [pc, #60]	@ (800fdc8 <vQueueAddToRegistry+0x50>)
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d10b      	bne.n	800fdac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fd94:	490c      	ldr	r1, [pc, #48]	@ (800fdc8 <vQueueAddToRegistry+0x50>)
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	683a      	ldr	r2, [r7, #0]
 800fd9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fd9e:	4a0a      	ldr	r2, [pc, #40]	@ (800fdc8 <vQueueAddToRegistry+0x50>)
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	00db      	lsls	r3, r3, #3
 800fda4:	4413      	add	r3, r2
 800fda6:	687a      	ldr	r2, [r7, #4]
 800fda8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fdaa:	e006      	b.n	800fdba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	3301      	adds	r3, #1
 800fdb0:	60fb      	str	r3, [r7, #12]
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	2b07      	cmp	r3, #7
 800fdb6:	d9e7      	bls.n	800fd88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fdb8:	bf00      	nop
 800fdba:	bf00      	nop
 800fdbc:	3714      	adds	r7, #20
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdc4:	4770      	bx	lr
 800fdc6:	bf00      	nop
 800fdc8:	24001a78 	.word	0x24001a78

0800fdcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b086      	sub	sp, #24
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	60f8      	str	r0, [r7, #12]
 800fdd4:	60b9      	str	r1, [r7, #8]
 800fdd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fddc:	f001 fbfc 	bl	80115d8 <vPortEnterCritical>
 800fde0:	697b      	ldr	r3, [r7, #20]
 800fde2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fde6:	b25b      	sxtb	r3, r3
 800fde8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdec:	d103      	bne.n	800fdf6 <vQueueWaitForMessageRestricted+0x2a>
 800fdee:	697b      	ldr	r3, [r7, #20]
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fdf6:	697b      	ldr	r3, [r7, #20]
 800fdf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fdfc:	b25b      	sxtb	r3, r3
 800fdfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe02:	d103      	bne.n	800fe0c <vQueueWaitForMessageRestricted+0x40>
 800fe04:	697b      	ldr	r3, [r7, #20]
 800fe06:	2200      	movs	r2, #0
 800fe08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fe0c:	f001 fc16 	bl	801163c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fe10:	697b      	ldr	r3, [r7, #20]
 800fe12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d106      	bne.n	800fe26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	3324      	adds	r3, #36	@ 0x24
 800fe1c:	687a      	ldr	r2, [r7, #4]
 800fe1e:	68b9      	ldr	r1, [r7, #8]
 800fe20:	4618      	mov	r0, r3
 800fe22:	f000 fc69 	bl	80106f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fe26:	6978      	ldr	r0, [r7, #20]
 800fe28:	f7ff ff26 	bl	800fc78 <prvUnlockQueue>
	}
 800fe2c:	bf00      	nop
 800fe2e:	3718      	adds	r7, #24
 800fe30:	46bd      	mov	sp, r7
 800fe32:	bd80      	pop	{r7, pc}

0800fe34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fe34:	b580      	push	{r7, lr}
 800fe36:	b08e      	sub	sp, #56	@ 0x38
 800fe38:	af04      	add	r7, sp, #16
 800fe3a:	60f8      	str	r0, [r7, #12]
 800fe3c:	60b9      	str	r1, [r7, #8]
 800fe3e:	607a      	str	r2, [r7, #4]
 800fe40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fe42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d10b      	bne.n	800fe60 <xTaskCreateStatic+0x2c>
	__asm volatile
 800fe48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe4c:	f383 8811 	msr	BASEPRI, r3
 800fe50:	f3bf 8f6f 	isb	sy
 800fe54:	f3bf 8f4f 	dsb	sy
 800fe58:	623b      	str	r3, [r7, #32]
}
 800fe5a:	bf00      	nop
 800fe5c:	bf00      	nop
 800fe5e:	e7fd      	b.n	800fe5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fe60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d10b      	bne.n	800fe7e <xTaskCreateStatic+0x4a>
	__asm volatile
 800fe66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe6a:	f383 8811 	msr	BASEPRI, r3
 800fe6e:	f3bf 8f6f 	isb	sy
 800fe72:	f3bf 8f4f 	dsb	sy
 800fe76:	61fb      	str	r3, [r7, #28]
}
 800fe78:	bf00      	nop
 800fe7a:	bf00      	nop
 800fe7c:	e7fd      	b.n	800fe7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fe7e:	23a8      	movs	r3, #168	@ 0xa8
 800fe80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fe82:	693b      	ldr	r3, [r7, #16]
 800fe84:	2ba8      	cmp	r3, #168	@ 0xa8
 800fe86:	d00b      	beq.n	800fea0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800fe88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe8c:	f383 8811 	msr	BASEPRI, r3
 800fe90:	f3bf 8f6f 	isb	sy
 800fe94:	f3bf 8f4f 	dsb	sy
 800fe98:	61bb      	str	r3, [r7, #24]
}
 800fe9a:	bf00      	nop
 800fe9c:	bf00      	nop
 800fe9e:	e7fd      	b.n	800fe9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fea0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d01e      	beq.n	800fee6 <xTaskCreateStatic+0xb2>
 800fea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d01b      	beq.n	800fee6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800feae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feb0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800feb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800feb6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800feb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feba:	2202      	movs	r2, #2
 800febc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fec0:	2300      	movs	r3, #0
 800fec2:	9303      	str	r3, [sp, #12]
 800fec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fec6:	9302      	str	r3, [sp, #8]
 800fec8:	f107 0314 	add.w	r3, r7, #20
 800fecc:	9301      	str	r3, [sp, #4]
 800fece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed0:	9300      	str	r3, [sp, #0]
 800fed2:	683b      	ldr	r3, [r7, #0]
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	68b9      	ldr	r1, [r7, #8]
 800fed8:	68f8      	ldr	r0, [r7, #12]
 800feda:	f000 f851 	bl	800ff80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fede:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fee0:	f000 f8f6 	bl	80100d0 <prvAddNewTaskToReadyList>
 800fee4:	e001      	b.n	800feea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fee6:	2300      	movs	r3, #0
 800fee8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800feea:	697b      	ldr	r3, [r7, #20]
	}
 800feec:	4618      	mov	r0, r3
 800feee:	3728      	adds	r7, #40	@ 0x28
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}

0800fef4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b08c      	sub	sp, #48	@ 0x30
 800fef8:	af04      	add	r7, sp, #16
 800fefa:	60f8      	str	r0, [r7, #12]
 800fefc:	60b9      	str	r1, [r7, #8]
 800fefe:	603b      	str	r3, [r7, #0]
 800ff00:	4613      	mov	r3, r2
 800ff02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ff04:	88fb      	ldrh	r3, [r7, #6]
 800ff06:	009b      	lsls	r3, r3, #2
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f001 fc87 	bl	801181c <pvPortMalloc>
 800ff0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ff10:	697b      	ldr	r3, [r7, #20]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d00e      	beq.n	800ff34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ff16:	20a8      	movs	r0, #168	@ 0xa8
 800ff18:	f001 fc80 	bl	801181c <pvPortMalloc>
 800ff1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ff1e:	69fb      	ldr	r3, [r7, #28]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d003      	beq.n	800ff2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ff24:	69fb      	ldr	r3, [r7, #28]
 800ff26:	697a      	ldr	r2, [r7, #20]
 800ff28:	631a      	str	r2, [r3, #48]	@ 0x30
 800ff2a:	e005      	b.n	800ff38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ff2c:	6978      	ldr	r0, [r7, #20]
 800ff2e:	f001 fd43 	bl	80119b8 <vPortFree>
 800ff32:	e001      	b.n	800ff38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ff34:	2300      	movs	r3, #0
 800ff36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ff38:	69fb      	ldr	r3, [r7, #28]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d017      	beq.n	800ff6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ff3e:	69fb      	ldr	r3, [r7, #28]
 800ff40:	2200      	movs	r2, #0
 800ff42:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ff46:	88fa      	ldrh	r2, [r7, #6]
 800ff48:	2300      	movs	r3, #0
 800ff4a:	9303      	str	r3, [sp, #12]
 800ff4c:	69fb      	ldr	r3, [r7, #28]
 800ff4e:	9302      	str	r3, [sp, #8]
 800ff50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff52:	9301      	str	r3, [sp, #4]
 800ff54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff56:	9300      	str	r3, [sp, #0]
 800ff58:	683b      	ldr	r3, [r7, #0]
 800ff5a:	68b9      	ldr	r1, [r7, #8]
 800ff5c:	68f8      	ldr	r0, [r7, #12]
 800ff5e:	f000 f80f 	bl	800ff80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ff62:	69f8      	ldr	r0, [r7, #28]
 800ff64:	f000 f8b4 	bl	80100d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ff68:	2301      	movs	r3, #1
 800ff6a:	61bb      	str	r3, [r7, #24]
 800ff6c:	e002      	b.n	800ff74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ff6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ff74:	69bb      	ldr	r3, [r7, #24]
	}
 800ff76:	4618      	mov	r0, r3
 800ff78:	3720      	adds	r7, #32
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
	...

0800ff80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b088      	sub	sp, #32
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	60f8      	str	r0, [r7, #12]
 800ff88:	60b9      	str	r1, [r7, #8]
 800ff8a:	607a      	str	r2, [r7, #4]
 800ff8c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ff8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff90:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	009b      	lsls	r3, r3, #2
 800ff96:	461a      	mov	r2, r3
 800ff98:	21a5      	movs	r1, #165	@ 0xa5
 800ff9a:	f003 fbf1 	bl	8013780 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ff9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ffa2:	6879      	ldr	r1, [r7, #4]
 800ffa4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800ffa8:	440b      	add	r3, r1
 800ffaa:	009b      	lsls	r3, r3, #2
 800ffac:	4413      	add	r3, r2
 800ffae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ffb0:	69bb      	ldr	r3, [r7, #24]
 800ffb2:	f023 0307 	bic.w	r3, r3, #7
 800ffb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ffb8:	69bb      	ldr	r3, [r7, #24]
 800ffba:	f003 0307 	and.w	r3, r3, #7
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d00b      	beq.n	800ffda <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ffc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffc6:	f383 8811 	msr	BASEPRI, r3
 800ffca:	f3bf 8f6f 	isb	sy
 800ffce:	f3bf 8f4f 	dsb	sy
 800ffd2:	617b      	str	r3, [r7, #20]
}
 800ffd4:	bf00      	nop
 800ffd6:	bf00      	nop
 800ffd8:	e7fd      	b.n	800ffd6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ffda:	68bb      	ldr	r3, [r7, #8]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d01f      	beq.n	8010020 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	61fb      	str	r3, [r7, #28]
 800ffe4:	e012      	b.n	801000c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ffe6:	68ba      	ldr	r2, [r7, #8]
 800ffe8:	69fb      	ldr	r3, [r7, #28]
 800ffea:	4413      	add	r3, r2
 800ffec:	7819      	ldrb	r1, [r3, #0]
 800ffee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fff0:	69fb      	ldr	r3, [r7, #28]
 800fff2:	4413      	add	r3, r2
 800fff4:	3334      	adds	r3, #52	@ 0x34
 800fff6:	460a      	mov	r2, r1
 800fff8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fffa:	68ba      	ldr	r2, [r7, #8]
 800fffc:	69fb      	ldr	r3, [r7, #28]
 800fffe:	4413      	add	r3, r2
 8010000:	781b      	ldrb	r3, [r3, #0]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d006      	beq.n	8010014 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010006:	69fb      	ldr	r3, [r7, #28]
 8010008:	3301      	adds	r3, #1
 801000a:	61fb      	str	r3, [r7, #28]
 801000c:	69fb      	ldr	r3, [r7, #28]
 801000e:	2b0f      	cmp	r3, #15
 8010010:	d9e9      	bls.n	800ffe6 <prvInitialiseNewTask+0x66>
 8010012:	e000      	b.n	8010016 <prvInitialiseNewTask+0x96>
			{
				break;
 8010014:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010018:	2200      	movs	r2, #0
 801001a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801001e:	e003      	b.n	8010028 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010022:	2200      	movs	r2, #0
 8010024:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801002a:	2b06      	cmp	r3, #6
 801002c:	d901      	bls.n	8010032 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801002e:	2306      	movs	r3, #6
 8010030:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010034:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010036:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801003a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801003c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801003e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010040:	2200      	movs	r2, #0
 8010042:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010046:	3304      	adds	r3, #4
 8010048:	4618      	mov	r0, r3
 801004a:	f7ff f964 	bl	800f316 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801004e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010050:	3318      	adds	r3, #24
 8010052:	4618      	mov	r0, r3
 8010054:	f7ff f95f 	bl	800f316 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801005a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801005c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801005e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010060:	f1c3 0207 	rsb	r2, r3, #7
 8010064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010066:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801006a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801006c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801006e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010070:	2200      	movs	r2, #0
 8010072:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010078:	2200      	movs	r2, #0
 801007a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801007e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010080:	3354      	adds	r3, #84	@ 0x54
 8010082:	224c      	movs	r2, #76	@ 0x4c
 8010084:	2100      	movs	r1, #0
 8010086:	4618      	mov	r0, r3
 8010088:	f003 fb7a 	bl	8013780 <memset>
 801008c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801008e:	4a0d      	ldr	r2, [pc, #52]	@ (80100c4 <prvInitialiseNewTask+0x144>)
 8010090:	659a      	str	r2, [r3, #88]	@ 0x58
 8010092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010094:	4a0c      	ldr	r2, [pc, #48]	@ (80100c8 <prvInitialiseNewTask+0x148>)
 8010096:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801009a:	4a0c      	ldr	r2, [pc, #48]	@ (80100cc <prvInitialiseNewTask+0x14c>)
 801009c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801009e:	683a      	ldr	r2, [r7, #0]
 80100a0:	68f9      	ldr	r1, [r7, #12]
 80100a2:	69b8      	ldr	r0, [r7, #24]
 80100a4:	f001 f964 	bl	8011370 <pxPortInitialiseStack>
 80100a8:	4602      	mov	r2, r0
 80100aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80100ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d002      	beq.n	80100ba <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80100b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80100b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100ba:	bf00      	nop
 80100bc:	3720      	adds	r7, #32
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}
 80100c2:	bf00      	nop
 80100c4:	24005eac 	.word	0x24005eac
 80100c8:	24005f14 	.word	0x24005f14
 80100cc:	24005f7c 	.word	0x24005f7c

080100d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b082      	sub	sp, #8
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80100d8:	f001 fa7e 	bl	80115d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80100dc:	4b2c      	ldr	r3, [pc, #176]	@ (8010190 <prvAddNewTaskToReadyList+0xc0>)
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	3301      	adds	r3, #1
 80100e2:	4a2b      	ldr	r2, [pc, #172]	@ (8010190 <prvAddNewTaskToReadyList+0xc0>)
 80100e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80100e6:	4b2b      	ldr	r3, [pc, #172]	@ (8010194 <prvAddNewTaskToReadyList+0xc4>)
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d109      	bne.n	8010102 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80100ee:	4a29      	ldr	r2, [pc, #164]	@ (8010194 <prvAddNewTaskToReadyList+0xc4>)
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80100f4:	4b26      	ldr	r3, [pc, #152]	@ (8010190 <prvAddNewTaskToReadyList+0xc0>)
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	2b01      	cmp	r3, #1
 80100fa:	d110      	bne.n	801011e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80100fc:	f000 fc2a 	bl	8010954 <prvInitialiseTaskLists>
 8010100:	e00d      	b.n	801011e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010102:	4b25      	ldr	r3, [pc, #148]	@ (8010198 <prvAddNewTaskToReadyList+0xc8>)
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d109      	bne.n	801011e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801010a:	4b22      	ldr	r3, [pc, #136]	@ (8010194 <prvAddNewTaskToReadyList+0xc4>)
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010114:	429a      	cmp	r2, r3
 8010116:	d802      	bhi.n	801011e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010118:	4a1e      	ldr	r2, [pc, #120]	@ (8010194 <prvAddNewTaskToReadyList+0xc4>)
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801011e:	4b1f      	ldr	r3, [pc, #124]	@ (801019c <prvAddNewTaskToReadyList+0xcc>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	3301      	adds	r3, #1
 8010124:	4a1d      	ldr	r2, [pc, #116]	@ (801019c <prvAddNewTaskToReadyList+0xcc>)
 8010126:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010128:	4b1c      	ldr	r3, [pc, #112]	@ (801019c <prvAddNewTaskToReadyList+0xcc>)
 801012a:	681a      	ldr	r2, [r3, #0]
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010134:	2201      	movs	r2, #1
 8010136:	409a      	lsls	r2, r3
 8010138:	4b19      	ldr	r3, [pc, #100]	@ (80101a0 <prvAddNewTaskToReadyList+0xd0>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	4313      	orrs	r3, r2
 801013e:	4a18      	ldr	r2, [pc, #96]	@ (80101a0 <prvAddNewTaskToReadyList+0xd0>)
 8010140:	6013      	str	r3, [r2, #0]
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010146:	4613      	mov	r3, r2
 8010148:	009b      	lsls	r3, r3, #2
 801014a:	4413      	add	r3, r2
 801014c:	009b      	lsls	r3, r3, #2
 801014e:	4a15      	ldr	r2, [pc, #84]	@ (80101a4 <prvAddNewTaskToReadyList+0xd4>)
 8010150:	441a      	add	r2, r3
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	3304      	adds	r3, #4
 8010156:	4619      	mov	r1, r3
 8010158:	4610      	mov	r0, r2
 801015a:	f7ff f8e9 	bl	800f330 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801015e:	f001 fa6d 	bl	801163c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010162:	4b0d      	ldr	r3, [pc, #52]	@ (8010198 <prvAddNewTaskToReadyList+0xc8>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d00e      	beq.n	8010188 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801016a:	4b0a      	ldr	r3, [pc, #40]	@ (8010194 <prvAddNewTaskToReadyList+0xc4>)
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010174:	429a      	cmp	r2, r3
 8010176:	d207      	bcs.n	8010188 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010178:	4b0b      	ldr	r3, [pc, #44]	@ (80101a8 <prvAddNewTaskToReadyList+0xd8>)
 801017a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801017e:	601a      	str	r2, [r3, #0]
 8010180:	f3bf 8f4f 	dsb	sy
 8010184:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010188:	bf00      	nop
 801018a:	3708      	adds	r7, #8
 801018c:	46bd      	mov	sp, r7
 801018e:	bd80      	pop	{r7, pc}
 8010190:	24001bb8 	.word	0x24001bb8
 8010194:	24001ab8 	.word	0x24001ab8
 8010198:	24001bc4 	.word	0x24001bc4
 801019c:	24001bd4 	.word	0x24001bd4
 80101a0:	24001bc0 	.word	0x24001bc0
 80101a4:	24001abc 	.word	0x24001abc
 80101a8:	e000ed04 	.word	0xe000ed04

080101ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b084      	sub	sp, #16
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80101b4:	2300      	movs	r3, #0
 80101b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d018      	beq.n	80101f0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80101be:	4b14      	ldr	r3, [pc, #80]	@ (8010210 <vTaskDelay+0x64>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d00b      	beq.n	80101de <vTaskDelay+0x32>
	__asm volatile
 80101c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101ca:	f383 8811 	msr	BASEPRI, r3
 80101ce:	f3bf 8f6f 	isb	sy
 80101d2:	f3bf 8f4f 	dsb	sy
 80101d6:	60bb      	str	r3, [r7, #8]
}
 80101d8:	bf00      	nop
 80101da:	bf00      	nop
 80101dc:	e7fd      	b.n	80101da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80101de:	f000 f88b 	bl	80102f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80101e2:	2100      	movs	r1, #0
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f000 fd1f 	bl	8010c28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80101ea:	f000 f893 	bl	8010314 <xTaskResumeAll>
 80101ee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d107      	bne.n	8010206 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80101f6:	4b07      	ldr	r3, [pc, #28]	@ (8010214 <vTaskDelay+0x68>)
 80101f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101fc:	601a      	str	r2, [r3, #0]
 80101fe:	f3bf 8f4f 	dsb	sy
 8010202:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010206:	bf00      	nop
 8010208:	3710      	adds	r7, #16
 801020a:	46bd      	mov	sp, r7
 801020c:	bd80      	pop	{r7, pc}
 801020e:	bf00      	nop
 8010210:	24001be0 	.word	0x24001be0
 8010214:	e000ed04 	.word	0xe000ed04

08010218 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b08a      	sub	sp, #40	@ 0x28
 801021c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801021e:	2300      	movs	r3, #0
 8010220:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010222:	2300      	movs	r3, #0
 8010224:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010226:	463a      	mov	r2, r7
 8010228:	1d39      	adds	r1, r7, #4
 801022a:	f107 0308 	add.w	r3, r7, #8
 801022e:	4618      	mov	r0, r3
 8010230:	f7f2 fbaa 	bl	8002988 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010234:	6839      	ldr	r1, [r7, #0]
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	68ba      	ldr	r2, [r7, #8]
 801023a:	9202      	str	r2, [sp, #8]
 801023c:	9301      	str	r3, [sp, #4]
 801023e:	2300      	movs	r3, #0
 8010240:	9300      	str	r3, [sp, #0]
 8010242:	2300      	movs	r3, #0
 8010244:	460a      	mov	r2, r1
 8010246:	4924      	ldr	r1, [pc, #144]	@ (80102d8 <vTaskStartScheduler+0xc0>)
 8010248:	4824      	ldr	r0, [pc, #144]	@ (80102dc <vTaskStartScheduler+0xc4>)
 801024a:	f7ff fdf3 	bl	800fe34 <xTaskCreateStatic>
 801024e:	4603      	mov	r3, r0
 8010250:	4a23      	ldr	r2, [pc, #140]	@ (80102e0 <vTaskStartScheduler+0xc8>)
 8010252:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010254:	4b22      	ldr	r3, [pc, #136]	@ (80102e0 <vTaskStartScheduler+0xc8>)
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d002      	beq.n	8010262 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801025c:	2301      	movs	r3, #1
 801025e:	617b      	str	r3, [r7, #20]
 8010260:	e001      	b.n	8010266 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010262:	2300      	movs	r3, #0
 8010264:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	2b01      	cmp	r3, #1
 801026a:	d102      	bne.n	8010272 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801026c:	f000 fd42 	bl	8010cf4 <xTimerCreateTimerTask>
 8010270:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	2b01      	cmp	r3, #1
 8010276:	d11b      	bne.n	80102b0 <vTaskStartScheduler+0x98>
	__asm volatile
 8010278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801027c:	f383 8811 	msr	BASEPRI, r3
 8010280:	f3bf 8f6f 	isb	sy
 8010284:	f3bf 8f4f 	dsb	sy
 8010288:	613b      	str	r3, [r7, #16]
}
 801028a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801028c:	4b15      	ldr	r3, [pc, #84]	@ (80102e4 <vTaskStartScheduler+0xcc>)
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	3354      	adds	r3, #84	@ 0x54
 8010292:	4a15      	ldr	r2, [pc, #84]	@ (80102e8 <vTaskStartScheduler+0xd0>)
 8010294:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010296:	4b15      	ldr	r3, [pc, #84]	@ (80102ec <vTaskStartScheduler+0xd4>)
 8010298:	f04f 32ff 	mov.w	r2, #4294967295
 801029c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801029e:	4b14      	ldr	r3, [pc, #80]	@ (80102f0 <vTaskStartScheduler+0xd8>)
 80102a0:	2201      	movs	r2, #1
 80102a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80102a4:	4b13      	ldr	r3, [pc, #76]	@ (80102f4 <vTaskStartScheduler+0xdc>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80102aa:	f001 f8f1 	bl	8011490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80102ae:	e00f      	b.n	80102d0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102b6:	d10b      	bne.n	80102d0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80102b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102bc:	f383 8811 	msr	BASEPRI, r3
 80102c0:	f3bf 8f6f 	isb	sy
 80102c4:	f3bf 8f4f 	dsb	sy
 80102c8:	60fb      	str	r3, [r7, #12]
}
 80102ca:	bf00      	nop
 80102cc:	bf00      	nop
 80102ce:	e7fd      	b.n	80102cc <vTaskStartScheduler+0xb4>
}
 80102d0:	bf00      	nop
 80102d2:	3718      	adds	r7, #24
 80102d4:	46bd      	mov	sp, r7
 80102d6:	bd80      	pop	{r7, pc}
 80102d8:	0801437c 	.word	0x0801437c
 80102dc:	08010925 	.word	0x08010925
 80102e0:	24001bdc 	.word	0x24001bdc
 80102e4:	24001ab8 	.word	0x24001ab8
 80102e8:	2400006c 	.word	0x2400006c
 80102ec:	24001bd8 	.word	0x24001bd8
 80102f0:	24001bc4 	.word	0x24001bc4
 80102f4:	24001bbc 	.word	0x24001bbc

080102f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80102f8:	b480      	push	{r7}
 80102fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80102fc:	4b04      	ldr	r3, [pc, #16]	@ (8010310 <vTaskSuspendAll+0x18>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	3301      	adds	r3, #1
 8010302:	4a03      	ldr	r2, [pc, #12]	@ (8010310 <vTaskSuspendAll+0x18>)
 8010304:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010306:	bf00      	nop
 8010308:	46bd      	mov	sp, r7
 801030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030e:	4770      	bx	lr
 8010310:	24001be0 	.word	0x24001be0

08010314 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010314:	b580      	push	{r7, lr}
 8010316:	b084      	sub	sp, #16
 8010318:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801031a:	2300      	movs	r3, #0
 801031c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801031e:	2300      	movs	r3, #0
 8010320:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010322:	4b42      	ldr	r3, [pc, #264]	@ (801042c <xTaskResumeAll+0x118>)
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d10b      	bne.n	8010342 <xTaskResumeAll+0x2e>
	__asm volatile
 801032a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801032e:	f383 8811 	msr	BASEPRI, r3
 8010332:	f3bf 8f6f 	isb	sy
 8010336:	f3bf 8f4f 	dsb	sy
 801033a:	603b      	str	r3, [r7, #0]
}
 801033c:	bf00      	nop
 801033e:	bf00      	nop
 8010340:	e7fd      	b.n	801033e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010342:	f001 f949 	bl	80115d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010346:	4b39      	ldr	r3, [pc, #228]	@ (801042c <xTaskResumeAll+0x118>)
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	3b01      	subs	r3, #1
 801034c:	4a37      	ldr	r2, [pc, #220]	@ (801042c <xTaskResumeAll+0x118>)
 801034e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010350:	4b36      	ldr	r3, [pc, #216]	@ (801042c <xTaskResumeAll+0x118>)
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d161      	bne.n	801041c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010358:	4b35      	ldr	r3, [pc, #212]	@ (8010430 <xTaskResumeAll+0x11c>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d05d      	beq.n	801041c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010360:	e02e      	b.n	80103c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010362:	4b34      	ldr	r3, [pc, #208]	@ (8010434 <xTaskResumeAll+0x120>)
 8010364:	68db      	ldr	r3, [r3, #12]
 8010366:	68db      	ldr	r3, [r3, #12]
 8010368:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	3318      	adds	r3, #24
 801036e:	4618      	mov	r0, r3
 8010370:	f7ff f83b 	bl	800f3ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	3304      	adds	r3, #4
 8010378:	4618      	mov	r0, r3
 801037a:	f7ff f836 	bl	800f3ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010382:	2201      	movs	r2, #1
 8010384:	409a      	lsls	r2, r3
 8010386:	4b2c      	ldr	r3, [pc, #176]	@ (8010438 <xTaskResumeAll+0x124>)
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	4313      	orrs	r3, r2
 801038c:	4a2a      	ldr	r2, [pc, #168]	@ (8010438 <xTaskResumeAll+0x124>)
 801038e:	6013      	str	r3, [r2, #0]
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010394:	4613      	mov	r3, r2
 8010396:	009b      	lsls	r3, r3, #2
 8010398:	4413      	add	r3, r2
 801039a:	009b      	lsls	r3, r3, #2
 801039c:	4a27      	ldr	r2, [pc, #156]	@ (801043c <xTaskResumeAll+0x128>)
 801039e:	441a      	add	r2, r3
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	3304      	adds	r3, #4
 80103a4:	4619      	mov	r1, r3
 80103a6:	4610      	mov	r0, r2
 80103a8:	f7fe ffc2 	bl	800f330 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103b0:	4b23      	ldr	r3, [pc, #140]	@ (8010440 <xTaskResumeAll+0x12c>)
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103b6:	429a      	cmp	r2, r3
 80103b8:	d302      	bcc.n	80103c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80103ba:	4b22      	ldr	r3, [pc, #136]	@ (8010444 <xTaskResumeAll+0x130>)
 80103bc:	2201      	movs	r2, #1
 80103be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80103c0:	4b1c      	ldr	r3, [pc, #112]	@ (8010434 <xTaskResumeAll+0x120>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d1cc      	bne.n	8010362 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d001      	beq.n	80103d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80103ce:	f000 fb65 	bl	8010a9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80103d2:	4b1d      	ldr	r3, [pc, #116]	@ (8010448 <xTaskResumeAll+0x134>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d010      	beq.n	8010400 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80103de:	f000 f847 	bl	8010470 <xTaskIncrementTick>
 80103e2:	4603      	mov	r3, r0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d002      	beq.n	80103ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80103e8:	4b16      	ldr	r3, [pc, #88]	@ (8010444 <xTaskResumeAll+0x130>)
 80103ea:	2201      	movs	r2, #1
 80103ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	3b01      	subs	r3, #1
 80103f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d1f1      	bne.n	80103de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80103fa:	4b13      	ldr	r3, [pc, #76]	@ (8010448 <xTaskResumeAll+0x134>)
 80103fc:	2200      	movs	r2, #0
 80103fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010400:	4b10      	ldr	r3, [pc, #64]	@ (8010444 <xTaskResumeAll+0x130>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d009      	beq.n	801041c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010408:	2301      	movs	r3, #1
 801040a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801040c:	4b0f      	ldr	r3, [pc, #60]	@ (801044c <xTaskResumeAll+0x138>)
 801040e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010412:	601a      	str	r2, [r3, #0]
 8010414:	f3bf 8f4f 	dsb	sy
 8010418:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801041c:	f001 f90e 	bl	801163c <vPortExitCritical>

	return xAlreadyYielded;
 8010420:	68bb      	ldr	r3, [r7, #8]
}
 8010422:	4618      	mov	r0, r3
 8010424:	3710      	adds	r7, #16
 8010426:	46bd      	mov	sp, r7
 8010428:	bd80      	pop	{r7, pc}
 801042a:	bf00      	nop
 801042c:	24001be0 	.word	0x24001be0
 8010430:	24001bb8 	.word	0x24001bb8
 8010434:	24001b78 	.word	0x24001b78
 8010438:	24001bc0 	.word	0x24001bc0
 801043c:	24001abc 	.word	0x24001abc
 8010440:	24001ab8 	.word	0x24001ab8
 8010444:	24001bcc 	.word	0x24001bcc
 8010448:	24001bc8 	.word	0x24001bc8
 801044c:	e000ed04 	.word	0xe000ed04

08010450 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010450:	b480      	push	{r7}
 8010452:	b083      	sub	sp, #12
 8010454:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010456:	4b05      	ldr	r3, [pc, #20]	@ (801046c <xTaskGetTickCount+0x1c>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801045c:	687b      	ldr	r3, [r7, #4]
}
 801045e:	4618      	mov	r0, r3
 8010460:	370c      	adds	r7, #12
 8010462:	46bd      	mov	sp, r7
 8010464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010468:	4770      	bx	lr
 801046a:	bf00      	nop
 801046c:	24001bbc 	.word	0x24001bbc

08010470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010470:	b580      	push	{r7, lr}
 8010472:	b086      	sub	sp, #24
 8010474:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010476:	2300      	movs	r3, #0
 8010478:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801047a:	4b4f      	ldr	r3, [pc, #316]	@ (80105b8 <xTaskIncrementTick+0x148>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	2b00      	cmp	r3, #0
 8010480:	f040 808f 	bne.w	80105a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010484:	4b4d      	ldr	r3, [pc, #308]	@ (80105bc <xTaskIncrementTick+0x14c>)
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	3301      	adds	r3, #1
 801048a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801048c:	4a4b      	ldr	r2, [pc, #300]	@ (80105bc <xTaskIncrementTick+0x14c>)
 801048e:	693b      	ldr	r3, [r7, #16]
 8010490:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d121      	bne.n	80104dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010498:	4b49      	ldr	r3, [pc, #292]	@ (80105c0 <xTaskIncrementTick+0x150>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d00b      	beq.n	80104ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80104a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104a6:	f383 8811 	msr	BASEPRI, r3
 80104aa:	f3bf 8f6f 	isb	sy
 80104ae:	f3bf 8f4f 	dsb	sy
 80104b2:	603b      	str	r3, [r7, #0]
}
 80104b4:	bf00      	nop
 80104b6:	bf00      	nop
 80104b8:	e7fd      	b.n	80104b6 <xTaskIncrementTick+0x46>
 80104ba:	4b41      	ldr	r3, [pc, #260]	@ (80105c0 <xTaskIncrementTick+0x150>)
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	60fb      	str	r3, [r7, #12]
 80104c0:	4b40      	ldr	r3, [pc, #256]	@ (80105c4 <xTaskIncrementTick+0x154>)
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	4a3e      	ldr	r2, [pc, #248]	@ (80105c0 <xTaskIncrementTick+0x150>)
 80104c6:	6013      	str	r3, [r2, #0]
 80104c8:	4a3e      	ldr	r2, [pc, #248]	@ (80105c4 <xTaskIncrementTick+0x154>)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	6013      	str	r3, [r2, #0]
 80104ce:	4b3e      	ldr	r3, [pc, #248]	@ (80105c8 <xTaskIncrementTick+0x158>)
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	3301      	adds	r3, #1
 80104d4:	4a3c      	ldr	r2, [pc, #240]	@ (80105c8 <xTaskIncrementTick+0x158>)
 80104d6:	6013      	str	r3, [r2, #0]
 80104d8:	f000 fae0 	bl	8010a9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80104dc:	4b3b      	ldr	r3, [pc, #236]	@ (80105cc <xTaskIncrementTick+0x15c>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	693a      	ldr	r2, [r7, #16]
 80104e2:	429a      	cmp	r2, r3
 80104e4:	d348      	bcc.n	8010578 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104e6:	4b36      	ldr	r3, [pc, #216]	@ (80105c0 <xTaskIncrementTick+0x150>)
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d104      	bne.n	80104fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104f0:	4b36      	ldr	r3, [pc, #216]	@ (80105cc <xTaskIncrementTick+0x15c>)
 80104f2:	f04f 32ff 	mov.w	r2, #4294967295
 80104f6:	601a      	str	r2, [r3, #0]
					break;
 80104f8:	e03e      	b.n	8010578 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104fa:	4b31      	ldr	r3, [pc, #196]	@ (80105c0 <xTaskIncrementTick+0x150>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	68db      	ldr	r3, [r3, #12]
 8010500:	68db      	ldr	r3, [r3, #12]
 8010502:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	685b      	ldr	r3, [r3, #4]
 8010508:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801050a:	693a      	ldr	r2, [r7, #16]
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	429a      	cmp	r2, r3
 8010510:	d203      	bcs.n	801051a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010512:	4a2e      	ldr	r2, [pc, #184]	@ (80105cc <xTaskIncrementTick+0x15c>)
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010518:	e02e      	b.n	8010578 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801051a:	68bb      	ldr	r3, [r7, #8]
 801051c:	3304      	adds	r3, #4
 801051e:	4618      	mov	r0, r3
 8010520:	f7fe ff63 	bl	800f3ea <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010528:	2b00      	cmp	r3, #0
 801052a:	d004      	beq.n	8010536 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	3318      	adds	r3, #24
 8010530:	4618      	mov	r0, r3
 8010532:	f7fe ff5a 	bl	800f3ea <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010536:	68bb      	ldr	r3, [r7, #8]
 8010538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801053a:	2201      	movs	r2, #1
 801053c:	409a      	lsls	r2, r3
 801053e:	4b24      	ldr	r3, [pc, #144]	@ (80105d0 <xTaskIncrementTick+0x160>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	4313      	orrs	r3, r2
 8010544:	4a22      	ldr	r2, [pc, #136]	@ (80105d0 <xTaskIncrementTick+0x160>)
 8010546:	6013      	str	r3, [r2, #0]
 8010548:	68bb      	ldr	r3, [r7, #8]
 801054a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801054c:	4613      	mov	r3, r2
 801054e:	009b      	lsls	r3, r3, #2
 8010550:	4413      	add	r3, r2
 8010552:	009b      	lsls	r3, r3, #2
 8010554:	4a1f      	ldr	r2, [pc, #124]	@ (80105d4 <xTaskIncrementTick+0x164>)
 8010556:	441a      	add	r2, r3
 8010558:	68bb      	ldr	r3, [r7, #8]
 801055a:	3304      	adds	r3, #4
 801055c:	4619      	mov	r1, r3
 801055e:	4610      	mov	r0, r2
 8010560:	f7fe fee6 	bl	800f330 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010568:	4b1b      	ldr	r3, [pc, #108]	@ (80105d8 <xTaskIncrementTick+0x168>)
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801056e:	429a      	cmp	r2, r3
 8010570:	d3b9      	bcc.n	80104e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010572:	2301      	movs	r3, #1
 8010574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010576:	e7b6      	b.n	80104e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010578:	4b17      	ldr	r3, [pc, #92]	@ (80105d8 <xTaskIncrementTick+0x168>)
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801057e:	4915      	ldr	r1, [pc, #84]	@ (80105d4 <xTaskIncrementTick+0x164>)
 8010580:	4613      	mov	r3, r2
 8010582:	009b      	lsls	r3, r3, #2
 8010584:	4413      	add	r3, r2
 8010586:	009b      	lsls	r3, r3, #2
 8010588:	440b      	add	r3, r1
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	2b01      	cmp	r3, #1
 801058e:	d901      	bls.n	8010594 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010590:	2301      	movs	r3, #1
 8010592:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010594:	4b11      	ldr	r3, [pc, #68]	@ (80105dc <xTaskIncrementTick+0x16c>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d007      	beq.n	80105ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801059c:	2301      	movs	r3, #1
 801059e:	617b      	str	r3, [r7, #20]
 80105a0:	e004      	b.n	80105ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80105a2:	4b0f      	ldr	r3, [pc, #60]	@ (80105e0 <xTaskIncrementTick+0x170>)
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	3301      	adds	r3, #1
 80105a8:	4a0d      	ldr	r2, [pc, #52]	@ (80105e0 <xTaskIncrementTick+0x170>)
 80105aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80105ac:	697b      	ldr	r3, [r7, #20]
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	3718      	adds	r7, #24
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
 80105b6:	bf00      	nop
 80105b8:	24001be0 	.word	0x24001be0
 80105bc:	24001bbc 	.word	0x24001bbc
 80105c0:	24001b70 	.word	0x24001b70
 80105c4:	24001b74 	.word	0x24001b74
 80105c8:	24001bd0 	.word	0x24001bd0
 80105cc:	24001bd8 	.word	0x24001bd8
 80105d0:	24001bc0 	.word	0x24001bc0
 80105d4:	24001abc 	.word	0x24001abc
 80105d8:	24001ab8 	.word	0x24001ab8
 80105dc:	24001bcc 	.word	0x24001bcc
 80105e0:	24001bc8 	.word	0x24001bc8

080105e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80105e4:	b480      	push	{r7}
 80105e6:	b087      	sub	sp, #28
 80105e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80105ea:	4b2a      	ldr	r3, [pc, #168]	@ (8010694 <vTaskSwitchContext+0xb0>)
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d003      	beq.n	80105fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80105f2:	4b29      	ldr	r3, [pc, #164]	@ (8010698 <vTaskSwitchContext+0xb4>)
 80105f4:	2201      	movs	r2, #1
 80105f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80105f8:	e045      	b.n	8010686 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80105fa:	4b27      	ldr	r3, [pc, #156]	@ (8010698 <vTaskSwitchContext+0xb4>)
 80105fc:	2200      	movs	r2, #0
 80105fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010600:	4b26      	ldr	r3, [pc, #152]	@ (801069c <vTaskSwitchContext+0xb8>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	fab3 f383 	clz	r3, r3
 801060c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801060e:	7afb      	ldrb	r3, [r7, #11]
 8010610:	f1c3 031f 	rsb	r3, r3, #31
 8010614:	617b      	str	r3, [r7, #20]
 8010616:	4922      	ldr	r1, [pc, #136]	@ (80106a0 <vTaskSwitchContext+0xbc>)
 8010618:	697a      	ldr	r2, [r7, #20]
 801061a:	4613      	mov	r3, r2
 801061c:	009b      	lsls	r3, r3, #2
 801061e:	4413      	add	r3, r2
 8010620:	009b      	lsls	r3, r3, #2
 8010622:	440b      	add	r3, r1
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d10b      	bne.n	8010642 <vTaskSwitchContext+0x5e>
	__asm volatile
 801062a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801062e:	f383 8811 	msr	BASEPRI, r3
 8010632:	f3bf 8f6f 	isb	sy
 8010636:	f3bf 8f4f 	dsb	sy
 801063a:	607b      	str	r3, [r7, #4]
}
 801063c:	bf00      	nop
 801063e:	bf00      	nop
 8010640:	e7fd      	b.n	801063e <vTaskSwitchContext+0x5a>
 8010642:	697a      	ldr	r2, [r7, #20]
 8010644:	4613      	mov	r3, r2
 8010646:	009b      	lsls	r3, r3, #2
 8010648:	4413      	add	r3, r2
 801064a:	009b      	lsls	r3, r3, #2
 801064c:	4a14      	ldr	r2, [pc, #80]	@ (80106a0 <vTaskSwitchContext+0xbc>)
 801064e:	4413      	add	r3, r2
 8010650:	613b      	str	r3, [r7, #16]
 8010652:	693b      	ldr	r3, [r7, #16]
 8010654:	685b      	ldr	r3, [r3, #4]
 8010656:	685a      	ldr	r2, [r3, #4]
 8010658:	693b      	ldr	r3, [r7, #16]
 801065a:	605a      	str	r2, [r3, #4]
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	685a      	ldr	r2, [r3, #4]
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	3308      	adds	r3, #8
 8010664:	429a      	cmp	r2, r3
 8010666:	d104      	bne.n	8010672 <vTaskSwitchContext+0x8e>
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	685b      	ldr	r3, [r3, #4]
 801066c:	685a      	ldr	r2, [r3, #4]
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	605a      	str	r2, [r3, #4]
 8010672:	693b      	ldr	r3, [r7, #16]
 8010674:	685b      	ldr	r3, [r3, #4]
 8010676:	68db      	ldr	r3, [r3, #12]
 8010678:	4a0a      	ldr	r2, [pc, #40]	@ (80106a4 <vTaskSwitchContext+0xc0>)
 801067a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801067c:	4b09      	ldr	r3, [pc, #36]	@ (80106a4 <vTaskSwitchContext+0xc0>)
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	3354      	adds	r3, #84	@ 0x54
 8010682:	4a09      	ldr	r2, [pc, #36]	@ (80106a8 <vTaskSwitchContext+0xc4>)
 8010684:	6013      	str	r3, [r2, #0]
}
 8010686:	bf00      	nop
 8010688:	371c      	adds	r7, #28
 801068a:	46bd      	mov	sp, r7
 801068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010690:	4770      	bx	lr
 8010692:	bf00      	nop
 8010694:	24001be0 	.word	0x24001be0
 8010698:	24001bcc 	.word	0x24001bcc
 801069c:	24001bc0 	.word	0x24001bc0
 80106a0:	24001abc 	.word	0x24001abc
 80106a4:	24001ab8 	.word	0x24001ab8
 80106a8:	2400006c 	.word	0x2400006c

080106ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
 80106b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10b      	bne.n	80106d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80106bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c0:	f383 8811 	msr	BASEPRI, r3
 80106c4:	f3bf 8f6f 	isb	sy
 80106c8:	f3bf 8f4f 	dsb	sy
 80106cc:	60fb      	str	r3, [r7, #12]
}
 80106ce:	bf00      	nop
 80106d0:	bf00      	nop
 80106d2:	e7fd      	b.n	80106d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80106d4:	4b07      	ldr	r3, [pc, #28]	@ (80106f4 <vTaskPlaceOnEventList+0x48>)
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	3318      	adds	r3, #24
 80106da:	4619      	mov	r1, r3
 80106dc:	6878      	ldr	r0, [r7, #4]
 80106de:	f7fe fe4b 	bl	800f378 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80106e2:	2101      	movs	r1, #1
 80106e4:	6838      	ldr	r0, [r7, #0]
 80106e6:	f000 fa9f 	bl	8010c28 <prvAddCurrentTaskToDelayedList>
}
 80106ea:	bf00      	nop
 80106ec:	3710      	adds	r7, #16
 80106ee:	46bd      	mov	sp, r7
 80106f0:	bd80      	pop	{r7, pc}
 80106f2:	bf00      	nop
 80106f4:	24001ab8 	.word	0x24001ab8

080106f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b086      	sub	sp, #24
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	60f8      	str	r0, [r7, #12]
 8010700:	60b9      	str	r1, [r7, #8]
 8010702:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d10b      	bne.n	8010722 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	617b      	str	r3, [r7, #20]
}
 801071c:	bf00      	nop
 801071e:	bf00      	nop
 8010720:	e7fd      	b.n	801071e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010722:	4b0a      	ldr	r3, [pc, #40]	@ (801074c <vTaskPlaceOnEventListRestricted+0x54>)
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	3318      	adds	r3, #24
 8010728:	4619      	mov	r1, r3
 801072a:	68f8      	ldr	r0, [r7, #12]
 801072c:	f7fe fe00 	bl	800f330 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d002      	beq.n	801073c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010736:	f04f 33ff 	mov.w	r3, #4294967295
 801073a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801073c:	6879      	ldr	r1, [r7, #4]
 801073e:	68b8      	ldr	r0, [r7, #8]
 8010740:	f000 fa72 	bl	8010c28 <prvAddCurrentTaskToDelayedList>
	}
 8010744:	bf00      	nop
 8010746:	3718      	adds	r7, #24
 8010748:	46bd      	mov	sp, r7
 801074a:	bd80      	pop	{r7, pc}
 801074c:	24001ab8 	.word	0x24001ab8

08010750 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b086      	sub	sp, #24
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	68db      	ldr	r3, [r3, #12]
 801075c:	68db      	ldr	r3, [r3, #12]
 801075e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d10b      	bne.n	801077e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801076a:	f383 8811 	msr	BASEPRI, r3
 801076e:	f3bf 8f6f 	isb	sy
 8010772:	f3bf 8f4f 	dsb	sy
 8010776:	60fb      	str	r3, [r7, #12]
}
 8010778:	bf00      	nop
 801077a:	bf00      	nop
 801077c:	e7fd      	b.n	801077a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	3318      	adds	r3, #24
 8010782:	4618      	mov	r0, r3
 8010784:	f7fe fe31 	bl	800f3ea <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010788:	4b1d      	ldr	r3, [pc, #116]	@ (8010800 <xTaskRemoveFromEventList+0xb0>)
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d11c      	bne.n	80107ca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	3304      	adds	r3, #4
 8010794:	4618      	mov	r0, r3
 8010796:	f7fe fe28 	bl	800f3ea <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801079a:	693b      	ldr	r3, [r7, #16]
 801079c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801079e:	2201      	movs	r2, #1
 80107a0:	409a      	lsls	r2, r3
 80107a2:	4b18      	ldr	r3, [pc, #96]	@ (8010804 <xTaskRemoveFromEventList+0xb4>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	4313      	orrs	r3, r2
 80107a8:	4a16      	ldr	r2, [pc, #88]	@ (8010804 <xTaskRemoveFromEventList+0xb4>)
 80107aa:	6013      	str	r3, [r2, #0]
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107b0:	4613      	mov	r3, r2
 80107b2:	009b      	lsls	r3, r3, #2
 80107b4:	4413      	add	r3, r2
 80107b6:	009b      	lsls	r3, r3, #2
 80107b8:	4a13      	ldr	r2, [pc, #76]	@ (8010808 <xTaskRemoveFromEventList+0xb8>)
 80107ba:	441a      	add	r2, r3
 80107bc:	693b      	ldr	r3, [r7, #16]
 80107be:	3304      	adds	r3, #4
 80107c0:	4619      	mov	r1, r3
 80107c2:	4610      	mov	r0, r2
 80107c4:	f7fe fdb4 	bl	800f330 <vListInsertEnd>
 80107c8:	e005      	b.n	80107d6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80107ca:	693b      	ldr	r3, [r7, #16]
 80107cc:	3318      	adds	r3, #24
 80107ce:	4619      	mov	r1, r3
 80107d0:	480e      	ldr	r0, [pc, #56]	@ (801080c <xTaskRemoveFromEventList+0xbc>)
 80107d2:	f7fe fdad 	bl	800f330 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80107d6:	693b      	ldr	r3, [r7, #16]
 80107d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107da:	4b0d      	ldr	r3, [pc, #52]	@ (8010810 <xTaskRemoveFromEventList+0xc0>)
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107e0:	429a      	cmp	r2, r3
 80107e2:	d905      	bls.n	80107f0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80107e4:	2301      	movs	r3, #1
 80107e6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80107e8:	4b0a      	ldr	r3, [pc, #40]	@ (8010814 <xTaskRemoveFromEventList+0xc4>)
 80107ea:	2201      	movs	r2, #1
 80107ec:	601a      	str	r2, [r3, #0]
 80107ee:	e001      	b.n	80107f4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80107f0:	2300      	movs	r3, #0
 80107f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80107f4:	697b      	ldr	r3, [r7, #20]
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3718      	adds	r7, #24
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
 80107fe:	bf00      	nop
 8010800:	24001be0 	.word	0x24001be0
 8010804:	24001bc0 	.word	0x24001bc0
 8010808:	24001abc 	.word	0x24001abc
 801080c:	24001b78 	.word	0x24001b78
 8010810:	24001ab8 	.word	0x24001ab8
 8010814:	24001bcc 	.word	0x24001bcc

08010818 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010818:	b480      	push	{r7}
 801081a:	b083      	sub	sp, #12
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010820:	4b06      	ldr	r3, [pc, #24]	@ (801083c <vTaskInternalSetTimeOutState+0x24>)
 8010822:	681a      	ldr	r2, [r3, #0]
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010828:	4b05      	ldr	r3, [pc, #20]	@ (8010840 <vTaskInternalSetTimeOutState+0x28>)
 801082a:	681a      	ldr	r2, [r3, #0]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	605a      	str	r2, [r3, #4]
}
 8010830:	bf00      	nop
 8010832:	370c      	adds	r7, #12
 8010834:	46bd      	mov	sp, r7
 8010836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083a:	4770      	bx	lr
 801083c:	24001bd0 	.word	0x24001bd0
 8010840:	24001bbc 	.word	0x24001bbc

08010844 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b088      	sub	sp, #32
 8010848:	af00      	add	r7, sp, #0
 801084a:	6078      	str	r0, [r7, #4]
 801084c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d10b      	bne.n	801086c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010858:	f383 8811 	msr	BASEPRI, r3
 801085c:	f3bf 8f6f 	isb	sy
 8010860:	f3bf 8f4f 	dsb	sy
 8010864:	613b      	str	r3, [r7, #16]
}
 8010866:	bf00      	nop
 8010868:	bf00      	nop
 801086a:	e7fd      	b.n	8010868 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d10b      	bne.n	801088a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010876:	f383 8811 	msr	BASEPRI, r3
 801087a:	f3bf 8f6f 	isb	sy
 801087e:	f3bf 8f4f 	dsb	sy
 8010882:	60fb      	str	r3, [r7, #12]
}
 8010884:	bf00      	nop
 8010886:	bf00      	nop
 8010888:	e7fd      	b.n	8010886 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801088a:	f000 fea5 	bl	80115d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801088e:	4b1d      	ldr	r3, [pc, #116]	@ (8010904 <xTaskCheckForTimeOut+0xc0>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	685b      	ldr	r3, [r3, #4]
 8010898:	69ba      	ldr	r2, [r7, #24]
 801089a:	1ad3      	subs	r3, r2, r3
 801089c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108a6:	d102      	bne.n	80108ae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80108a8:	2300      	movs	r3, #0
 80108aa:	61fb      	str	r3, [r7, #28]
 80108ac:	e023      	b.n	80108f6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681a      	ldr	r2, [r3, #0]
 80108b2:	4b15      	ldr	r3, [pc, #84]	@ (8010908 <xTaskCheckForTimeOut+0xc4>)
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	429a      	cmp	r2, r3
 80108b8:	d007      	beq.n	80108ca <xTaskCheckForTimeOut+0x86>
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	685b      	ldr	r3, [r3, #4]
 80108be:	69ba      	ldr	r2, [r7, #24]
 80108c0:	429a      	cmp	r2, r3
 80108c2:	d302      	bcc.n	80108ca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80108c4:	2301      	movs	r3, #1
 80108c6:	61fb      	str	r3, [r7, #28]
 80108c8:	e015      	b.n	80108f6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	697a      	ldr	r2, [r7, #20]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d20b      	bcs.n	80108ec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	681a      	ldr	r2, [r3, #0]
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	1ad2      	subs	r2, r2, r3
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f7ff ff99 	bl	8010818 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80108e6:	2300      	movs	r3, #0
 80108e8:	61fb      	str	r3, [r7, #28]
 80108ea:	e004      	b.n	80108f6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	2200      	movs	r2, #0
 80108f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80108f2:	2301      	movs	r3, #1
 80108f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80108f6:	f000 fea1 	bl	801163c <vPortExitCritical>

	return xReturn;
 80108fa:	69fb      	ldr	r3, [r7, #28]
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	3720      	adds	r7, #32
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}
 8010904:	24001bbc 	.word	0x24001bbc
 8010908:	24001bd0 	.word	0x24001bd0

0801090c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801090c:	b480      	push	{r7}
 801090e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010910:	4b03      	ldr	r3, [pc, #12]	@ (8010920 <vTaskMissedYield+0x14>)
 8010912:	2201      	movs	r2, #1
 8010914:	601a      	str	r2, [r3, #0]
}
 8010916:	bf00      	nop
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr
 8010920:	24001bcc 	.word	0x24001bcc

08010924 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b082      	sub	sp, #8
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801092c:	f000 f852 	bl	80109d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010930:	4b06      	ldr	r3, [pc, #24]	@ (801094c <prvIdleTask+0x28>)
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	2b01      	cmp	r3, #1
 8010936:	d9f9      	bls.n	801092c <prvIdleTask+0x8>
			{
				taskYIELD();
 8010938:	4b05      	ldr	r3, [pc, #20]	@ (8010950 <prvIdleTask+0x2c>)
 801093a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801093e:	601a      	str	r2, [r3, #0]
 8010940:	f3bf 8f4f 	dsb	sy
 8010944:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010948:	e7f0      	b.n	801092c <prvIdleTask+0x8>
 801094a:	bf00      	nop
 801094c:	24001abc 	.word	0x24001abc
 8010950:	e000ed04 	.word	0xe000ed04

08010954 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b082      	sub	sp, #8
 8010958:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801095a:	2300      	movs	r3, #0
 801095c:	607b      	str	r3, [r7, #4]
 801095e:	e00c      	b.n	801097a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	4613      	mov	r3, r2
 8010964:	009b      	lsls	r3, r3, #2
 8010966:	4413      	add	r3, r2
 8010968:	009b      	lsls	r3, r3, #2
 801096a:	4a12      	ldr	r2, [pc, #72]	@ (80109b4 <prvInitialiseTaskLists+0x60>)
 801096c:	4413      	add	r3, r2
 801096e:	4618      	mov	r0, r3
 8010970:	f7fe fcb1 	bl	800f2d6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	3301      	adds	r3, #1
 8010978:	607b      	str	r3, [r7, #4]
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	2b06      	cmp	r3, #6
 801097e:	d9ef      	bls.n	8010960 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010980:	480d      	ldr	r0, [pc, #52]	@ (80109b8 <prvInitialiseTaskLists+0x64>)
 8010982:	f7fe fca8 	bl	800f2d6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010986:	480d      	ldr	r0, [pc, #52]	@ (80109bc <prvInitialiseTaskLists+0x68>)
 8010988:	f7fe fca5 	bl	800f2d6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801098c:	480c      	ldr	r0, [pc, #48]	@ (80109c0 <prvInitialiseTaskLists+0x6c>)
 801098e:	f7fe fca2 	bl	800f2d6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010992:	480c      	ldr	r0, [pc, #48]	@ (80109c4 <prvInitialiseTaskLists+0x70>)
 8010994:	f7fe fc9f 	bl	800f2d6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010998:	480b      	ldr	r0, [pc, #44]	@ (80109c8 <prvInitialiseTaskLists+0x74>)
 801099a:	f7fe fc9c 	bl	800f2d6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801099e:	4b0b      	ldr	r3, [pc, #44]	@ (80109cc <prvInitialiseTaskLists+0x78>)
 80109a0:	4a05      	ldr	r2, [pc, #20]	@ (80109b8 <prvInitialiseTaskLists+0x64>)
 80109a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80109a4:	4b0a      	ldr	r3, [pc, #40]	@ (80109d0 <prvInitialiseTaskLists+0x7c>)
 80109a6:	4a05      	ldr	r2, [pc, #20]	@ (80109bc <prvInitialiseTaskLists+0x68>)
 80109a8:	601a      	str	r2, [r3, #0]
}
 80109aa:	bf00      	nop
 80109ac:	3708      	adds	r7, #8
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}
 80109b2:	bf00      	nop
 80109b4:	24001abc 	.word	0x24001abc
 80109b8:	24001b48 	.word	0x24001b48
 80109bc:	24001b5c 	.word	0x24001b5c
 80109c0:	24001b78 	.word	0x24001b78
 80109c4:	24001b8c 	.word	0x24001b8c
 80109c8:	24001ba4 	.word	0x24001ba4
 80109cc:	24001b70 	.word	0x24001b70
 80109d0:	24001b74 	.word	0x24001b74

080109d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b082      	sub	sp, #8
 80109d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80109da:	e019      	b.n	8010a10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80109dc:	f000 fdfc 	bl	80115d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109e0:	4b10      	ldr	r3, [pc, #64]	@ (8010a24 <prvCheckTasksWaitingTermination+0x50>)
 80109e2:	68db      	ldr	r3, [r3, #12]
 80109e4:	68db      	ldr	r3, [r3, #12]
 80109e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	3304      	adds	r3, #4
 80109ec:	4618      	mov	r0, r3
 80109ee:	f7fe fcfc 	bl	800f3ea <uxListRemove>
				--uxCurrentNumberOfTasks;
 80109f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010a28 <prvCheckTasksWaitingTermination+0x54>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	3b01      	subs	r3, #1
 80109f8:	4a0b      	ldr	r2, [pc, #44]	@ (8010a28 <prvCheckTasksWaitingTermination+0x54>)
 80109fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80109fc:	4b0b      	ldr	r3, [pc, #44]	@ (8010a2c <prvCheckTasksWaitingTermination+0x58>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	3b01      	subs	r3, #1
 8010a02:	4a0a      	ldr	r2, [pc, #40]	@ (8010a2c <prvCheckTasksWaitingTermination+0x58>)
 8010a04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010a06:	f000 fe19 	bl	801163c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f000 f810 	bl	8010a30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010a10:	4b06      	ldr	r3, [pc, #24]	@ (8010a2c <prvCheckTasksWaitingTermination+0x58>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d1e1      	bne.n	80109dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010a18:	bf00      	nop
 8010a1a:	bf00      	nop
 8010a1c:	3708      	adds	r7, #8
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	bd80      	pop	{r7, pc}
 8010a22:	bf00      	nop
 8010a24:	24001b8c 	.word	0x24001b8c
 8010a28:	24001bb8 	.word	0x24001bb8
 8010a2c:	24001ba0 	.word	0x24001ba0

08010a30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b084      	sub	sp, #16
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	3354      	adds	r3, #84	@ 0x54
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	f002 fea7 	bl	8013790 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d108      	bne.n	8010a5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a50:	4618      	mov	r0, r3
 8010a52:	f000 ffb1 	bl	80119b8 <vPortFree>
				vPortFree( pxTCB );
 8010a56:	6878      	ldr	r0, [r7, #4]
 8010a58:	f000 ffae 	bl	80119b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010a5c:	e019      	b.n	8010a92 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010a64:	2b01      	cmp	r3, #1
 8010a66:	d103      	bne.n	8010a70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010a68:	6878      	ldr	r0, [r7, #4]
 8010a6a:	f000 ffa5 	bl	80119b8 <vPortFree>
	}
 8010a6e:	e010      	b.n	8010a92 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010a76:	2b02      	cmp	r3, #2
 8010a78:	d00b      	beq.n	8010a92 <prvDeleteTCB+0x62>
	__asm volatile
 8010a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a7e:	f383 8811 	msr	BASEPRI, r3
 8010a82:	f3bf 8f6f 	isb	sy
 8010a86:	f3bf 8f4f 	dsb	sy
 8010a8a:	60fb      	str	r3, [r7, #12]
}
 8010a8c:	bf00      	nop
 8010a8e:	bf00      	nop
 8010a90:	e7fd      	b.n	8010a8e <prvDeleteTCB+0x5e>
	}
 8010a92:	bf00      	nop
 8010a94:	3710      	adds	r7, #16
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}
	...

08010a9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b083      	sub	sp, #12
 8010aa0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8010ad4 <prvResetNextTaskUnblockTime+0x38>)
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d104      	bne.n	8010ab6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010aac:	4b0a      	ldr	r3, [pc, #40]	@ (8010ad8 <prvResetNextTaskUnblockTime+0x3c>)
 8010aae:	f04f 32ff 	mov.w	r2, #4294967295
 8010ab2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010ab4:	e008      	b.n	8010ac8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ab6:	4b07      	ldr	r3, [pc, #28]	@ (8010ad4 <prvResetNextTaskUnblockTime+0x38>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	68db      	ldr	r3, [r3, #12]
 8010abc:	68db      	ldr	r3, [r3, #12]
 8010abe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	685b      	ldr	r3, [r3, #4]
 8010ac4:	4a04      	ldr	r2, [pc, #16]	@ (8010ad8 <prvResetNextTaskUnblockTime+0x3c>)
 8010ac6:	6013      	str	r3, [r2, #0]
}
 8010ac8:	bf00      	nop
 8010aca:	370c      	adds	r7, #12
 8010acc:	46bd      	mov	sp, r7
 8010ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad2:	4770      	bx	lr
 8010ad4:	24001b70 	.word	0x24001b70
 8010ad8:	24001bd8 	.word	0x24001bd8

08010adc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010adc:	b480      	push	{r7}
 8010ade:	b083      	sub	sp, #12
 8010ae0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8010b10 <xTaskGetSchedulerState+0x34>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d102      	bne.n	8010af0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010aea:	2301      	movs	r3, #1
 8010aec:	607b      	str	r3, [r7, #4]
 8010aee:	e008      	b.n	8010b02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010af0:	4b08      	ldr	r3, [pc, #32]	@ (8010b14 <xTaskGetSchedulerState+0x38>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d102      	bne.n	8010afe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010af8:	2302      	movs	r3, #2
 8010afa:	607b      	str	r3, [r7, #4]
 8010afc:	e001      	b.n	8010b02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010afe:	2300      	movs	r3, #0
 8010b00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010b02:	687b      	ldr	r3, [r7, #4]
	}
 8010b04:	4618      	mov	r0, r3
 8010b06:	370c      	adds	r7, #12
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0e:	4770      	bx	lr
 8010b10:	24001bc4 	.word	0x24001bc4
 8010b14:	24001be0 	.word	0x24001be0

08010b18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b086      	sub	sp, #24
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010b24:	2300      	movs	r3, #0
 8010b26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d070      	beq.n	8010c10 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8010c1c <xTaskPriorityDisinherit+0x104>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	693a      	ldr	r2, [r7, #16]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d00b      	beq.n	8010b50 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b3c:	f383 8811 	msr	BASEPRI, r3
 8010b40:	f3bf 8f6f 	isb	sy
 8010b44:	f3bf 8f4f 	dsb	sy
 8010b48:	60fb      	str	r3, [r7, #12]
}
 8010b4a:	bf00      	nop
 8010b4c:	bf00      	nop
 8010b4e:	e7fd      	b.n	8010b4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010b50:	693b      	ldr	r3, [r7, #16]
 8010b52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d10b      	bne.n	8010b70 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b5c:	f383 8811 	msr	BASEPRI, r3
 8010b60:	f3bf 8f6f 	isb	sy
 8010b64:	f3bf 8f4f 	dsb	sy
 8010b68:	60bb      	str	r3, [r7, #8]
}
 8010b6a:	bf00      	nop
 8010b6c:	bf00      	nop
 8010b6e:	e7fd      	b.n	8010b6c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010b70:	693b      	ldr	r3, [r7, #16]
 8010b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b74:	1e5a      	subs	r2, r3, #1
 8010b76:	693b      	ldr	r3, [r7, #16]
 8010b78:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b7e:	693b      	ldr	r3, [r7, #16]
 8010b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b82:	429a      	cmp	r2, r3
 8010b84:	d044      	beq.n	8010c10 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010b86:	693b      	ldr	r3, [r7, #16]
 8010b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d140      	bne.n	8010c10 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b8e:	693b      	ldr	r3, [r7, #16]
 8010b90:	3304      	adds	r3, #4
 8010b92:	4618      	mov	r0, r3
 8010b94:	f7fe fc29 	bl	800f3ea <uxListRemove>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d115      	bne.n	8010bca <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ba2:	491f      	ldr	r1, [pc, #124]	@ (8010c20 <xTaskPriorityDisinherit+0x108>)
 8010ba4:	4613      	mov	r3, r2
 8010ba6:	009b      	lsls	r3, r3, #2
 8010ba8:	4413      	add	r3, r2
 8010baa:	009b      	lsls	r3, r3, #2
 8010bac:	440b      	add	r3, r1
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d10a      	bne.n	8010bca <xTaskPriorityDisinherit+0xb2>
 8010bb4:	693b      	ldr	r3, [r7, #16]
 8010bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bb8:	2201      	movs	r2, #1
 8010bba:	fa02 f303 	lsl.w	r3, r2, r3
 8010bbe:	43da      	mvns	r2, r3
 8010bc0:	4b18      	ldr	r3, [pc, #96]	@ (8010c24 <xTaskPriorityDisinherit+0x10c>)
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	4013      	ands	r3, r2
 8010bc6:	4a17      	ldr	r2, [pc, #92]	@ (8010c24 <xTaskPriorityDisinherit+0x10c>)
 8010bc8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010bca:	693b      	ldr	r3, [r7, #16]
 8010bcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010bce:	693b      	ldr	r3, [r7, #16]
 8010bd0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010bd2:	693b      	ldr	r3, [r7, #16]
 8010bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bd6:	f1c3 0207 	rsb	r2, r3, #7
 8010bda:	693b      	ldr	r3, [r7, #16]
 8010bdc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010bde:	693b      	ldr	r3, [r7, #16]
 8010be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010be2:	2201      	movs	r2, #1
 8010be4:	409a      	lsls	r2, r3
 8010be6:	4b0f      	ldr	r3, [pc, #60]	@ (8010c24 <xTaskPriorityDisinherit+0x10c>)
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	4313      	orrs	r3, r2
 8010bec:	4a0d      	ldr	r2, [pc, #52]	@ (8010c24 <xTaskPriorityDisinherit+0x10c>)
 8010bee:	6013      	str	r3, [r2, #0]
 8010bf0:	693b      	ldr	r3, [r7, #16]
 8010bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bf4:	4613      	mov	r3, r2
 8010bf6:	009b      	lsls	r3, r3, #2
 8010bf8:	4413      	add	r3, r2
 8010bfa:	009b      	lsls	r3, r3, #2
 8010bfc:	4a08      	ldr	r2, [pc, #32]	@ (8010c20 <xTaskPriorityDisinherit+0x108>)
 8010bfe:	441a      	add	r2, r3
 8010c00:	693b      	ldr	r3, [r7, #16]
 8010c02:	3304      	adds	r3, #4
 8010c04:	4619      	mov	r1, r3
 8010c06:	4610      	mov	r0, r2
 8010c08:	f7fe fb92 	bl	800f330 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010c0c:	2301      	movs	r3, #1
 8010c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010c10:	697b      	ldr	r3, [r7, #20]
	}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3718      	adds	r7, #24
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	24001ab8 	.word	0x24001ab8
 8010c20:	24001abc 	.word	0x24001abc
 8010c24:	24001bc0 	.word	0x24001bc0

08010c28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b084      	sub	sp, #16
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
 8010c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010c32:	4b29      	ldr	r3, [pc, #164]	@ (8010cd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010c38:	4b28      	ldr	r3, [pc, #160]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	3304      	adds	r3, #4
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f7fe fbd3 	bl	800f3ea <uxListRemove>
 8010c44:	4603      	mov	r3, r0
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d10b      	bne.n	8010c62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8010c4a:	4b24      	ldr	r3, [pc, #144]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c50:	2201      	movs	r2, #1
 8010c52:	fa02 f303 	lsl.w	r3, r2, r3
 8010c56:	43da      	mvns	r2, r3
 8010c58:	4b21      	ldr	r3, [pc, #132]	@ (8010ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	4013      	ands	r3, r2
 8010c5e:	4a20      	ldr	r2, [pc, #128]	@ (8010ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010c60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c68:	d10a      	bne.n	8010c80 <prvAddCurrentTaskToDelayedList+0x58>
 8010c6a:	683b      	ldr	r3, [r7, #0]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d007      	beq.n	8010c80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c70:	4b1a      	ldr	r3, [pc, #104]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	3304      	adds	r3, #4
 8010c76:	4619      	mov	r1, r3
 8010c78:	481a      	ldr	r0, [pc, #104]	@ (8010ce4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8010c7a:	f7fe fb59 	bl	800f330 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010c7e:	e026      	b.n	8010cce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010c80:	68fa      	ldr	r2, [r7, #12]
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	4413      	add	r3, r2
 8010c86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010c88:	4b14      	ldr	r3, [pc, #80]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	68ba      	ldr	r2, [r7, #8]
 8010c8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010c90:	68ba      	ldr	r2, [r7, #8]
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	429a      	cmp	r2, r3
 8010c96:	d209      	bcs.n	8010cac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c98:	4b13      	ldr	r3, [pc, #76]	@ (8010ce8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010c9a:	681a      	ldr	r2, [r3, #0]
 8010c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	3304      	adds	r3, #4
 8010ca2:	4619      	mov	r1, r3
 8010ca4:	4610      	mov	r0, r2
 8010ca6:	f7fe fb67 	bl	800f378 <vListInsert>
}
 8010caa:	e010      	b.n	8010cce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010cac:	4b0f      	ldr	r3, [pc, #60]	@ (8010cec <prvAddCurrentTaskToDelayedList+0xc4>)
 8010cae:	681a      	ldr	r2, [r3, #0]
 8010cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8010cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	3304      	adds	r3, #4
 8010cb6:	4619      	mov	r1, r3
 8010cb8:	4610      	mov	r0, r2
 8010cba:	f7fe fb5d 	bl	800f378 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8010cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	68ba      	ldr	r2, [r7, #8]
 8010cc4:	429a      	cmp	r2, r3
 8010cc6:	d202      	bcs.n	8010cce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010cc8:	4a09      	ldr	r2, [pc, #36]	@ (8010cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	6013      	str	r3, [r2, #0]
}
 8010cce:	bf00      	nop
 8010cd0:	3710      	adds	r7, #16
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	24001bbc 	.word	0x24001bbc
 8010cdc:	24001ab8 	.word	0x24001ab8
 8010ce0:	24001bc0 	.word	0x24001bc0
 8010ce4:	24001ba4 	.word	0x24001ba4
 8010ce8:	24001b74 	.word	0x24001b74
 8010cec:	24001b70 	.word	0x24001b70
 8010cf0:	24001bd8 	.word	0x24001bd8

08010cf4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b08a      	sub	sp, #40	@ 0x28
 8010cf8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010cfe:	f000 faf7 	bl	80112f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010d02:	4b1d      	ldr	r3, [pc, #116]	@ (8010d78 <xTimerCreateTimerTask+0x84>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d021      	beq.n	8010d4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010d12:	1d3a      	adds	r2, r7, #4
 8010d14:	f107 0108 	add.w	r1, r7, #8
 8010d18:	f107 030c 	add.w	r3, r7, #12
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f7f1 fe4d 	bl	80029bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010d22:	6879      	ldr	r1, [r7, #4]
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	68fa      	ldr	r2, [r7, #12]
 8010d28:	9202      	str	r2, [sp, #8]
 8010d2a:	9301      	str	r3, [sp, #4]
 8010d2c:	2302      	movs	r3, #2
 8010d2e:	9300      	str	r3, [sp, #0]
 8010d30:	2300      	movs	r3, #0
 8010d32:	460a      	mov	r2, r1
 8010d34:	4911      	ldr	r1, [pc, #68]	@ (8010d7c <xTimerCreateTimerTask+0x88>)
 8010d36:	4812      	ldr	r0, [pc, #72]	@ (8010d80 <xTimerCreateTimerTask+0x8c>)
 8010d38:	f7ff f87c 	bl	800fe34 <xTaskCreateStatic>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	4a11      	ldr	r2, [pc, #68]	@ (8010d84 <xTimerCreateTimerTask+0x90>)
 8010d40:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010d42:	4b10      	ldr	r3, [pc, #64]	@ (8010d84 <xTimerCreateTimerTask+0x90>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d001      	beq.n	8010d4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d10b      	bne.n	8010d6c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d58:	f383 8811 	msr	BASEPRI, r3
 8010d5c:	f3bf 8f6f 	isb	sy
 8010d60:	f3bf 8f4f 	dsb	sy
 8010d64:	613b      	str	r3, [r7, #16]
}
 8010d66:	bf00      	nop
 8010d68:	bf00      	nop
 8010d6a:	e7fd      	b.n	8010d68 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010d6c:	697b      	ldr	r3, [r7, #20]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	3718      	adds	r7, #24
 8010d72:	46bd      	mov	sp, r7
 8010d74:	bd80      	pop	{r7, pc}
 8010d76:	bf00      	nop
 8010d78:	24001c14 	.word	0x24001c14
 8010d7c:	08014384 	.word	0x08014384
 8010d80:	08010ec1 	.word	0x08010ec1
 8010d84:	24001c18 	.word	0x24001c18

08010d88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b08a      	sub	sp, #40	@ 0x28
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	60f8      	str	r0, [r7, #12]
 8010d90:	60b9      	str	r1, [r7, #8]
 8010d92:	607a      	str	r2, [r7, #4]
 8010d94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010d96:	2300      	movs	r3, #0
 8010d98:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d10b      	bne.n	8010db8 <xTimerGenericCommand+0x30>
	__asm volatile
 8010da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010da4:	f383 8811 	msr	BASEPRI, r3
 8010da8:	f3bf 8f6f 	isb	sy
 8010dac:	f3bf 8f4f 	dsb	sy
 8010db0:	623b      	str	r3, [r7, #32]
}
 8010db2:	bf00      	nop
 8010db4:	bf00      	nop
 8010db6:	e7fd      	b.n	8010db4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010db8:	4b19      	ldr	r3, [pc, #100]	@ (8010e20 <xTimerGenericCommand+0x98>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d02a      	beq.n	8010e16 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010dcc:	68bb      	ldr	r3, [r7, #8]
 8010dce:	2b05      	cmp	r3, #5
 8010dd0:	dc18      	bgt.n	8010e04 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010dd2:	f7ff fe83 	bl	8010adc <xTaskGetSchedulerState>
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	2b02      	cmp	r3, #2
 8010dda:	d109      	bne.n	8010df0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010ddc:	4b10      	ldr	r3, [pc, #64]	@ (8010e20 <xTimerGenericCommand+0x98>)
 8010dde:	6818      	ldr	r0, [r3, #0]
 8010de0:	f107 0114 	add.w	r1, r7, #20
 8010de4:	2300      	movs	r3, #0
 8010de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010de8:	f7fe fc34 	bl	800f654 <xQueueGenericSend>
 8010dec:	6278      	str	r0, [r7, #36]	@ 0x24
 8010dee:	e012      	b.n	8010e16 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010df0:	4b0b      	ldr	r3, [pc, #44]	@ (8010e20 <xTimerGenericCommand+0x98>)
 8010df2:	6818      	ldr	r0, [r3, #0]
 8010df4:	f107 0114 	add.w	r1, r7, #20
 8010df8:	2300      	movs	r3, #0
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	f7fe fc2a 	bl	800f654 <xQueueGenericSend>
 8010e00:	6278      	str	r0, [r7, #36]	@ 0x24
 8010e02:	e008      	b.n	8010e16 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010e04:	4b06      	ldr	r3, [pc, #24]	@ (8010e20 <xTimerGenericCommand+0x98>)
 8010e06:	6818      	ldr	r0, [r3, #0]
 8010e08:	f107 0114 	add.w	r1, r7, #20
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	683a      	ldr	r2, [r7, #0]
 8010e10:	f7fe fd22 	bl	800f858 <xQueueGenericSendFromISR>
 8010e14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010e18:	4618      	mov	r0, r3
 8010e1a:	3728      	adds	r7, #40	@ 0x28
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	bd80      	pop	{r7, pc}
 8010e20:	24001c14 	.word	0x24001c14

08010e24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b088      	sub	sp, #32
 8010e28:	af02      	add	r7, sp, #8
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e2e:	4b23      	ldr	r3, [pc, #140]	@ (8010ebc <prvProcessExpiredTimer+0x98>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	68db      	ldr	r3, [r3, #12]
 8010e34:	68db      	ldr	r3, [r3, #12]
 8010e36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	3304      	adds	r3, #4
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	f7fe fad4 	bl	800f3ea <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010e42:	697b      	ldr	r3, [r7, #20]
 8010e44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e48:	f003 0304 	and.w	r3, r3, #4
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d023      	beq.n	8010e98 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010e50:	697b      	ldr	r3, [r7, #20]
 8010e52:	699a      	ldr	r2, [r3, #24]
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	18d1      	adds	r1, r2, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	683a      	ldr	r2, [r7, #0]
 8010e5c:	6978      	ldr	r0, [r7, #20]
 8010e5e:	f000 f8d5 	bl	801100c <prvInsertTimerInActiveList>
 8010e62:	4603      	mov	r3, r0
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d020      	beq.n	8010eaa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010e68:	2300      	movs	r3, #0
 8010e6a:	9300      	str	r3, [sp, #0]
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	687a      	ldr	r2, [r7, #4]
 8010e70:	2100      	movs	r1, #0
 8010e72:	6978      	ldr	r0, [r7, #20]
 8010e74:	f7ff ff88 	bl	8010d88 <xTimerGenericCommand>
 8010e78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010e7a:	693b      	ldr	r3, [r7, #16]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d114      	bne.n	8010eaa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e84:	f383 8811 	msr	BASEPRI, r3
 8010e88:	f3bf 8f6f 	isb	sy
 8010e8c:	f3bf 8f4f 	dsb	sy
 8010e90:	60fb      	str	r3, [r7, #12]
}
 8010e92:	bf00      	nop
 8010e94:	bf00      	nop
 8010e96:	e7fd      	b.n	8010e94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010e98:	697b      	ldr	r3, [r7, #20]
 8010e9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e9e:	f023 0301 	bic.w	r3, r3, #1
 8010ea2:	b2da      	uxtb	r2, r3
 8010ea4:	697b      	ldr	r3, [r7, #20]
 8010ea6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	6a1b      	ldr	r3, [r3, #32]
 8010eae:	6978      	ldr	r0, [r7, #20]
 8010eb0:	4798      	blx	r3
}
 8010eb2:	bf00      	nop
 8010eb4:	3718      	adds	r7, #24
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	24001c0c 	.word	0x24001c0c

08010ec0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b084      	sub	sp, #16
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010ec8:	f107 0308 	add.w	r3, r7, #8
 8010ecc:	4618      	mov	r0, r3
 8010ece:	f000 f859 	bl	8010f84 <prvGetNextExpireTime>
 8010ed2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010ed4:	68bb      	ldr	r3, [r7, #8]
 8010ed6:	4619      	mov	r1, r3
 8010ed8:	68f8      	ldr	r0, [r7, #12]
 8010eda:	f000 f805 	bl	8010ee8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010ede:	f000 f8d7 	bl	8011090 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010ee2:	bf00      	nop
 8010ee4:	e7f0      	b.n	8010ec8 <prvTimerTask+0x8>
	...

08010ee8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b084      	sub	sp, #16
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
 8010ef0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010ef2:	f7ff fa01 	bl	80102f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010ef6:	f107 0308 	add.w	r3, r7, #8
 8010efa:	4618      	mov	r0, r3
 8010efc:	f000 f866 	bl	8010fcc <prvSampleTimeNow>
 8010f00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010f02:	68bb      	ldr	r3, [r7, #8]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d130      	bne.n	8010f6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d10a      	bne.n	8010f24 <prvProcessTimerOrBlockTask+0x3c>
 8010f0e:	687a      	ldr	r2, [r7, #4]
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	429a      	cmp	r2, r3
 8010f14:	d806      	bhi.n	8010f24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010f16:	f7ff f9fd 	bl	8010314 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010f1a:	68f9      	ldr	r1, [r7, #12]
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f7ff ff81 	bl	8010e24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010f22:	e024      	b.n	8010f6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d008      	beq.n	8010f3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010f2a:	4b13      	ldr	r3, [pc, #76]	@ (8010f78 <prvProcessTimerOrBlockTask+0x90>)
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d101      	bne.n	8010f38 <prvProcessTimerOrBlockTask+0x50>
 8010f34:	2301      	movs	r3, #1
 8010f36:	e000      	b.n	8010f3a <prvProcessTimerOrBlockTask+0x52>
 8010f38:	2300      	movs	r3, #0
 8010f3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8010f7c <prvProcessTimerOrBlockTask+0x94>)
 8010f3e:	6818      	ldr	r0, [r3, #0]
 8010f40:	687a      	ldr	r2, [r7, #4]
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	1ad3      	subs	r3, r2, r3
 8010f46:	683a      	ldr	r2, [r7, #0]
 8010f48:	4619      	mov	r1, r3
 8010f4a:	f7fe ff3f 	bl	800fdcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010f4e:	f7ff f9e1 	bl	8010314 <xTaskResumeAll>
 8010f52:	4603      	mov	r3, r0
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d10a      	bne.n	8010f6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010f58:	4b09      	ldr	r3, [pc, #36]	@ (8010f80 <prvProcessTimerOrBlockTask+0x98>)
 8010f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f5e:	601a      	str	r2, [r3, #0]
 8010f60:	f3bf 8f4f 	dsb	sy
 8010f64:	f3bf 8f6f 	isb	sy
}
 8010f68:	e001      	b.n	8010f6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010f6a:	f7ff f9d3 	bl	8010314 <xTaskResumeAll>
}
 8010f6e:	bf00      	nop
 8010f70:	3710      	adds	r7, #16
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	24001c10 	.word	0x24001c10
 8010f7c:	24001c14 	.word	0x24001c14
 8010f80:	e000ed04 	.word	0xe000ed04

08010f84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010f84:	b480      	push	{r7}
 8010f86:	b085      	sub	sp, #20
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8010fc8 <prvGetNextExpireTime+0x44>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d101      	bne.n	8010f9a <prvGetNextExpireTime+0x16>
 8010f96:	2201      	movs	r2, #1
 8010f98:	e000      	b.n	8010f9c <prvGetNextExpireTime+0x18>
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d105      	bne.n	8010fb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010fa8:	4b07      	ldr	r3, [pc, #28]	@ (8010fc8 <prvGetNextExpireTime+0x44>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	68db      	ldr	r3, [r3, #12]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	60fb      	str	r3, [r7, #12]
 8010fb2:	e001      	b.n	8010fb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3714      	adds	r7, #20
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc4:	4770      	bx	lr
 8010fc6:	bf00      	nop
 8010fc8:	24001c0c 	.word	0x24001c0c

08010fcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b084      	sub	sp, #16
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010fd4:	f7ff fa3c 	bl	8010450 <xTaskGetTickCount>
 8010fd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010fda:	4b0b      	ldr	r3, [pc, #44]	@ (8011008 <prvSampleTimeNow+0x3c>)
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	68fa      	ldr	r2, [r7, #12]
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	d205      	bcs.n	8010ff0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010fe4:	f000 f91e 	bl	8011224 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2201      	movs	r2, #1
 8010fec:	601a      	str	r2, [r3, #0]
 8010fee:	e002      	b.n	8010ff6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010ff6:	4a04      	ldr	r2, [pc, #16]	@ (8011008 <prvSampleTimeNow+0x3c>)
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010ffc:	68fb      	ldr	r3, [r7, #12]
}
 8010ffe:	4618      	mov	r0, r3
 8011000:	3710      	adds	r7, #16
 8011002:	46bd      	mov	sp, r7
 8011004:	bd80      	pop	{r7, pc}
 8011006:	bf00      	nop
 8011008:	24001c1c 	.word	0x24001c1c

0801100c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801100c:	b580      	push	{r7, lr}
 801100e:	b086      	sub	sp, #24
 8011010:	af00      	add	r7, sp, #0
 8011012:	60f8      	str	r0, [r7, #12]
 8011014:	60b9      	str	r1, [r7, #8]
 8011016:	607a      	str	r2, [r7, #4]
 8011018:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801101a:	2300      	movs	r3, #0
 801101c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	68ba      	ldr	r2, [r7, #8]
 8011022:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	68fa      	ldr	r2, [r7, #12]
 8011028:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801102a:	68ba      	ldr	r2, [r7, #8]
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	429a      	cmp	r2, r3
 8011030:	d812      	bhi.n	8011058 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011032:	687a      	ldr	r2, [r7, #4]
 8011034:	683b      	ldr	r3, [r7, #0]
 8011036:	1ad2      	subs	r2, r2, r3
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	699b      	ldr	r3, [r3, #24]
 801103c:	429a      	cmp	r2, r3
 801103e:	d302      	bcc.n	8011046 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011040:	2301      	movs	r3, #1
 8011042:	617b      	str	r3, [r7, #20]
 8011044:	e01b      	b.n	801107e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011046:	4b10      	ldr	r3, [pc, #64]	@ (8011088 <prvInsertTimerInActiveList+0x7c>)
 8011048:	681a      	ldr	r2, [r3, #0]
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	3304      	adds	r3, #4
 801104e:	4619      	mov	r1, r3
 8011050:	4610      	mov	r0, r2
 8011052:	f7fe f991 	bl	800f378 <vListInsert>
 8011056:	e012      	b.n	801107e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011058:	687a      	ldr	r2, [r7, #4]
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	429a      	cmp	r2, r3
 801105e:	d206      	bcs.n	801106e <prvInsertTimerInActiveList+0x62>
 8011060:	68ba      	ldr	r2, [r7, #8]
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	429a      	cmp	r2, r3
 8011066:	d302      	bcc.n	801106e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011068:	2301      	movs	r3, #1
 801106a:	617b      	str	r3, [r7, #20]
 801106c:	e007      	b.n	801107e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801106e:	4b07      	ldr	r3, [pc, #28]	@ (801108c <prvInsertTimerInActiveList+0x80>)
 8011070:	681a      	ldr	r2, [r3, #0]
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	3304      	adds	r3, #4
 8011076:	4619      	mov	r1, r3
 8011078:	4610      	mov	r0, r2
 801107a:	f7fe f97d 	bl	800f378 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801107e:	697b      	ldr	r3, [r7, #20]
}
 8011080:	4618      	mov	r0, r3
 8011082:	3718      	adds	r7, #24
 8011084:	46bd      	mov	sp, r7
 8011086:	bd80      	pop	{r7, pc}
 8011088:	24001c10 	.word	0x24001c10
 801108c:	24001c0c 	.word	0x24001c0c

08011090 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b08c      	sub	sp, #48	@ 0x30
 8011094:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011096:	e0b2      	b.n	80111fe <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011098:	68bb      	ldr	r3, [r7, #8]
 801109a:	2b00      	cmp	r3, #0
 801109c:	f2c0 80af 	blt.w	80111fe <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80110a0:	693b      	ldr	r3, [r7, #16]
 80110a2:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80110a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110a6:	695b      	ldr	r3, [r3, #20]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d004      	beq.n	80110b6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80110ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ae:	3304      	adds	r3, #4
 80110b0:	4618      	mov	r0, r3
 80110b2:	f7fe f99a 	bl	800f3ea <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80110b6:	1d3b      	adds	r3, r7, #4
 80110b8:	4618      	mov	r0, r3
 80110ba:	f7ff ff87 	bl	8010fcc <prvSampleTimeNow>
 80110be:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80110c0:	68bb      	ldr	r3, [r7, #8]
 80110c2:	2b09      	cmp	r3, #9
 80110c4:	f200 8098 	bhi.w	80111f8 <prvProcessReceivedCommands+0x168>
 80110c8:	a201      	add	r2, pc, #4	@ (adr r2, 80110d0 <prvProcessReceivedCommands+0x40>)
 80110ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110ce:	bf00      	nop
 80110d0:	080110f9 	.word	0x080110f9
 80110d4:	080110f9 	.word	0x080110f9
 80110d8:	080110f9 	.word	0x080110f9
 80110dc:	0801116f 	.word	0x0801116f
 80110e0:	08011183 	.word	0x08011183
 80110e4:	080111cf 	.word	0x080111cf
 80110e8:	080110f9 	.word	0x080110f9
 80110ec:	080110f9 	.word	0x080110f9
 80110f0:	0801116f 	.word	0x0801116f
 80110f4:	08011183 	.word	0x08011183
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80110f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110fe:	f043 0301 	orr.w	r3, r3, #1
 8011102:	b2da      	uxtb	r2, r3
 8011104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801110a:	68fa      	ldr	r2, [r7, #12]
 801110c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801110e:	699b      	ldr	r3, [r3, #24]
 8011110:	18d1      	adds	r1, r2, r3
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	6a3a      	ldr	r2, [r7, #32]
 8011116:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011118:	f7ff ff78 	bl	801100c <prvInsertTimerInActiveList>
 801111c:	4603      	mov	r3, r0
 801111e:	2b00      	cmp	r3, #0
 8011120:	d06c      	beq.n	80111fc <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011124:	6a1b      	ldr	r3, [r3, #32]
 8011126:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011128:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801112c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011130:	f003 0304 	and.w	r3, r3, #4
 8011134:	2b00      	cmp	r3, #0
 8011136:	d061      	beq.n	80111fc <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011138:	68fa      	ldr	r2, [r7, #12]
 801113a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801113c:	699b      	ldr	r3, [r3, #24]
 801113e:	441a      	add	r2, r3
 8011140:	2300      	movs	r3, #0
 8011142:	9300      	str	r3, [sp, #0]
 8011144:	2300      	movs	r3, #0
 8011146:	2100      	movs	r1, #0
 8011148:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801114a:	f7ff fe1d 	bl	8010d88 <xTimerGenericCommand>
 801114e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8011150:	69fb      	ldr	r3, [r7, #28]
 8011152:	2b00      	cmp	r3, #0
 8011154:	d152      	bne.n	80111fc <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8011156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801115a:	f383 8811 	msr	BASEPRI, r3
 801115e:	f3bf 8f6f 	isb	sy
 8011162:	f3bf 8f4f 	dsb	sy
 8011166:	61bb      	str	r3, [r7, #24]
}
 8011168:	bf00      	nop
 801116a:	bf00      	nop
 801116c:	e7fd      	b.n	801116a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801116e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011170:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011174:	f023 0301 	bic.w	r3, r3, #1
 8011178:	b2da      	uxtb	r2, r3
 801117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801117c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011180:	e03d      	b.n	80111fe <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011188:	f043 0301 	orr.w	r3, r3, #1
 801118c:	b2da      	uxtb	r2, r3
 801118e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011190:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011194:	68fa      	ldr	r2, [r7, #12]
 8011196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011198:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801119a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801119c:	699b      	ldr	r3, [r3, #24]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d10b      	bne.n	80111ba <prvProcessReceivedCommands+0x12a>
	__asm volatile
 80111a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111a6:	f383 8811 	msr	BASEPRI, r3
 80111aa:	f3bf 8f6f 	isb	sy
 80111ae:	f3bf 8f4f 	dsb	sy
 80111b2:	617b      	str	r3, [r7, #20]
}
 80111b4:	bf00      	nop
 80111b6:	bf00      	nop
 80111b8:	e7fd      	b.n	80111b6 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80111ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111bc:	699a      	ldr	r2, [r3, #24]
 80111be:	6a3b      	ldr	r3, [r7, #32]
 80111c0:	18d1      	adds	r1, r2, r3
 80111c2:	6a3b      	ldr	r3, [r7, #32]
 80111c4:	6a3a      	ldr	r2, [r7, #32]
 80111c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80111c8:	f7ff ff20 	bl	801100c <prvInsertTimerInActiveList>
					break;
 80111cc:	e017      	b.n	80111fe <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80111ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80111d4:	f003 0302 	and.w	r3, r3, #2
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d103      	bne.n	80111e4 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 80111dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80111de:	f000 fbeb 	bl	80119b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80111e2:	e00c      	b.n	80111fe <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80111e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80111ea:	f023 0301 	bic.w	r3, r3, #1
 80111ee:	b2da      	uxtb	r2, r3
 80111f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80111f6:	e002      	b.n	80111fe <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80111f8:	bf00      	nop
 80111fa:	e000      	b.n	80111fe <prvProcessReceivedCommands+0x16e>
					break;
 80111fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80111fe:	4b08      	ldr	r3, [pc, #32]	@ (8011220 <prvProcessReceivedCommands+0x190>)
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	f107 0108 	add.w	r1, r7, #8
 8011206:	2200      	movs	r2, #0
 8011208:	4618      	mov	r0, r3
 801120a:	f7fe fbc3 	bl	800f994 <xQueueReceive>
 801120e:	4603      	mov	r3, r0
 8011210:	2b00      	cmp	r3, #0
 8011212:	f47f af41 	bne.w	8011098 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011216:	bf00      	nop
 8011218:	bf00      	nop
 801121a:	3728      	adds	r7, #40	@ 0x28
 801121c:	46bd      	mov	sp, r7
 801121e:	bd80      	pop	{r7, pc}
 8011220:	24001c14 	.word	0x24001c14

08011224 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b088      	sub	sp, #32
 8011228:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801122a:	e049      	b.n	80112c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801122c:	4b2e      	ldr	r3, [pc, #184]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	68db      	ldr	r3, [r3, #12]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011236:	4b2c      	ldr	r3, [pc, #176]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	68db      	ldr	r3, [r3, #12]
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	3304      	adds	r3, #4
 8011244:	4618      	mov	r0, r3
 8011246:	f7fe f8d0 	bl	800f3ea <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	6a1b      	ldr	r3, [r3, #32]
 801124e:	68f8      	ldr	r0, [r7, #12]
 8011250:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011258:	f003 0304 	and.w	r3, r3, #4
 801125c:	2b00      	cmp	r3, #0
 801125e:	d02f      	beq.n	80112c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	699b      	ldr	r3, [r3, #24]
 8011264:	693a      	ldr	r2, [r7, #16]
 8011266:	4413      	add	r3, r2
 8011268:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801126a:	68ba      	ldr	r2, [r7, #8]
 801126c:	693b      	ldr	r3, [r7, #16]
 801126e:	429a      	cmp	r2, r3
 8011270:	d90e      	bls.n	8011290 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	68ba      	ldr	r2, [r7, #8]
 8011276:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	68fa      	ldr	r2, [r7, #12]
 801127c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801127e:	4b1a      	ldr	r3, [pc, #104]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 8011280:	681a      	ldr	r2, [r3, #0]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	3304      	adds	r3, #4
 8011286:	4619      	mov	r1, r3
 8011288:	4610      	mov	r0, r2
 801128a:	f7fe f875 	bl	800f378 <vListInsert>
 801128e:	e017      	b.n	80112c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011290:	2300      	movs	r3, #0
 8011292:	9300      	str	r3, [sp, #0]
 8011294:	2300      	movs	r3, #0
 8011296:	693a      	ldr	r2, [r7, #16]
 8011298:	2100      	movs	r1, #0
 801129a:	68f8      	ldr	r0, [r7, #12]
 801129c:	f7ff fd74 	bl	8010d88 <xTimerGenericCommand>
 80112a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d10b      	bne.n	80112c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80112a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112ac:	f383 8811 	msr	BASEPRI, r3
 80112b0:	f3bf 8f6f 	isb	sy
 80112b4:	f3bf 8f4f 	dsb	sy
 80112b8:	603b      	str	r3, [r7, #0]
}
 80112ba:	bf00      	nop
 80112bc:	bf00      	nop
 80112be:	e7fd      	b.n	80112bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80112c0:	4b09      	ldr	r3, [pc, #36]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d1b0      	bne.n	801122c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80112ca:	4b07      	ldr	r3, [pc, #28]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80112d0:	4b06      	ldr	r3, [pc, #24]	@ (80112ec <prvSwitchTimerLists+0xc8>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4a04      	ldr	r2, [pc, #16]	@ (80112e8 <prvSwitchTimerLists+0xc4>)
 80112d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80112d8:	4a04      	ldr	r2, [pc, #16]	@ (80112ec <prvSwitchTimerLists+0xc8>)
 80112da:	697b      	ldr	r3, [r7, #20]
 80112dc:	6013      	str	r3, [r2, #0]
}
 80112de:	bf00      	nop
 80112e0:	3718      	adds	r7, #24
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
 80112e6:	bf00      	nop
 80112e8:	24001c0c 	.word	0x24001c0c
 80112ec:	24001c10 	.word	0x24001c10

080112f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b082      	sub	sp, #8
 80112f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80112f6:	f000 f96f 	bl	80115d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80112fa:	4b15      	ldr	r3, [pc, #84]	@ (8011350 <prvCheckForValidListAndQueue+0x60>)
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d120      	bne.n	8011344 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011302:	4814      	ldr	r0, [pc, #80]	@ (8011354 <prvCheckForValidListAndQueue+0x64>)
 8011304:	f7fd ffe7 	bl	800f2d6 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011308:	4813      	ldr	r0, [pc, #76]	@ (8011358 <prvCheckForValidListAndQueue+0x68>)
 801130a:	f7fd ffe4 	bl	800f2d6 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801130e:	4b13      	ldr	r3, [pc, #76]	@ (801135c <prvCheckForValidListAndQueue+0x6c>)
 8011310:	4a10      	ldr	r2, [pc, #64]	@ (8011354 <prvCheckForValidListAndQueue+0x64>)
 8011312:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011314:	4b12      	ldr	r3, [pc, #72]	@ (8011360 <prvCheckForValidListAndQueue+0x70>)
 8011316:	4a10      	ldr	r2, [pc, #64]	@ (8011358 <prvCheckForValidListAndQueue+0x68>)
 8011318:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801131a:	2300      	movs	r3, #0
 801131c:	9300      	str	r3, [sp, #0]
 801131e:	4b11      	ldr	r3, [pc, #68]	@ (8011364 <prvCheckForValidListAndQueue+0x74>)
 8011320:	4a11      	ldr	r2, [pc, #68]	@ (8011368 <prvCheckForValidListAndQueue+0x78>)
 8011322:	210c      	movs	r1, #12
 8011324:	200a      	movs	r0, #10
 8011326:	f7fe f8f5 	bl	800f514 <xQueueGenericCreateStatic>
 801132a:	4603      	mov	r3, r0
 801132c:	4a08      	ldr	r2, [pc, #32]	@ (8011350 <prvCheckForValidListAndQueue+0x60>)
 801132e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011330:	4b07      	ldr	r3, [pc, #28]	@ (8011350 <prvCheckForValidListAndQueue+0x60>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	2b00      	cmp	r3, #0
 8011336:	d005      	beq.n	8011344 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011338:	4b05      	ldr	r3, [pc, #20]	@ (8011350 <prvCheckForValidListAndQueue+0x60>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	490b      	ldr	r1, [pc, #44]	@ (801136c <prvCheckForValidListAndQueue+0x7c>)
 801133e:	4618      	mov	r0, r3
 8011340:	f7fe fd1a 	bl	800fd78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011344:	f000 f97a 	bl	801163c <vPortExitCritical>
}
 8011348:	bf00      	nop
 801134a:	46bd      	mov	sp, r7
 801134c:	bd80      	pop	{r7, pc}
 801134e:	bf00      	nop
 8011350:	24001c14 	.word	0x24001c14
 8011354:	24001be4 	.word	0x24001be4
 8011358:	24001bf8 	.word	0x24001bf8
 801135c:	24001c0c 	.word	0x24001c0c
 8011360:	24001c10 	.word	0x24001c10
 8011364:	24001c98 	.word	0x24001c98
 8011368:	24001c20 	.word	0x24001c20
 801136c:	0801438c 	.word	0x0801438c

08011370 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011370:	b480      	push	{r7}
 8011372:	b085      	sub	sp, #20
 8011374:	af00      	add	r7, sp, #0
 8011376:	60f8      	str	r0, [r7, #12]
 8011378:	60b9      	str	r1, [r7, #8]
 801137a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	3b04      	subs	r3, #4
 8011380:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	3b04      	subs	r3, #4
 801138e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	f023 0201 	bic.w	r2, r3, #1
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	3b04      	subs	r3, #4
 801139e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80113a0:	4a0c      	ldr	r2, [pc, #48]	@ (80113d4 <pxPortInitialiseStack+0x64>)
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	3b14      	subs	r3, #20
 80113aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	3b04      	subs	r3, #4
 80113b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	f06f 0202 	mvn.w	r2, #2
 80113be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	3b20      	subs	r3, #32
 80113c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80113c6:	68fb      	ldr	r3, [r7, #12]
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3714      	adds	r7, #20
 80113cc:	46bd      	mov	sp, r7
 80113ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d2:	4770      	bx	lr
 80113d4:	080113d9 	.word	0x080113d9

080113d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80113d8:	b480      	push	{r7}
 80113da:	b085      	sub	sp, #20
 80113dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80113de:	2300      	movs	r3, #0
 80113e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80113e2:	4b13      	ldr	r3, [pc, #76]	@ (8011430 <prvTaskExitError+0x58>)
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113ea:	d00b      	beq.n	8011404 <prvTaskExitError+0x2c>
	__asm volatile
 80113ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113f0:	f383 8811 	msr	BASEPRI, r3
 80113f4:	f3bf 8f6f 	isb	sy
 80113f8:	f3bf 8f4f 	dsb	sy
 80113fc:	60fb      	str	r3, [r7, #12]
}
 80113fe:	bf00      	nop
 8011400:	bf00      	nop
 8011402:	e7fd      	b.n	8011400 <prvTaskExitError+0x28>
	__asm volatile
 8011404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011408:	f383 8811 	msr	BASEPRI, r3
 801140c:	f3bf 8f6f 	isb	sy
 8011410:	f3bf 8f4f 	dsb	sy
 8011414:	60bb      	str	r3, [r7, #8]
}
 8011416:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011418:	bf00      	nop
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d0fc      	beq.n	801141a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011420:	bf00      	nop
 8011422:	bf00      	nop
 8011424:	3714      	adds	r7, #20
 8011426:	46bd      	mov	sp, r7
 8011428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142c:	4770      	bx	lr
 801142e:	bf00      	nop
 8011430:	2400004c 	.word	0x2400004c
	...

08011440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011440:	4b07      	ldr	r3, [pc, #28]	@ (8011460 <pxCurrentTCBConst2>)
 8011442:	6819      	ldr	r1, [r3, #0]
 8011444:	6808      	ldr	r0, [r1, #0]
 8011446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801144a:	f380 8809 	msr	PSP, r0
 801144e:	f3bf 8f6f 	isb	sy
 8011452:	f04f 0000 	mov.w	r0, #0
 8011456:	f380 8811 	msr	BASEPRI, r0
 801145a:	4770      	bx	lr
 801145c:	f3af 8000 	nop.w

08011460 <pxCurrentTCBConst2>:
 8011460:	24001ab8 	.word	0x24001ab8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011464:	bf00      	nop
 8011466:	bf00      	nop

08011468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011468:	4808      	ldr	r0, [pc, #32]	@ (801148c <prvPortStartFirstTask+0x24>)
 801146a:	6800      	ldr	r0, [r0, #0]
 801146c:	6800      	ldr	r0, [r0, #0]
 801146e:	f380 8808 	msr	MSP, r0
 8011472:	f04f 0000 	mov.w	r0, #0
 8011476:	f380 8814 	msr	CONTROL, r0
 801147a:	b662      	cpsie	i
 801147c:	b661      	cpsie	f
 801147e:	f3bf 8f4f 	dsb	sy
 8011482:	f3bf 8f6f 	isb	sy
 8011486:	df00      	svc	0
 8011488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801148a:	bf00      	nop
 801148c:	e000ed08 	.word	0xe000ed08

08011490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b086      	sub	sp, #24
 8011494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011496:	4b47      	ldr	r3, [pc, #284]	@ (80115b4 <xPortStartScheduler+0x124>)
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	4a47      	ldr	r2, [pc, #284]	@ (80115b8 <xPortStartScheduler+0x128>)
 801149c:	4293      	cmp	r3, r2
 801149e:	d10b      	bne.n	80114b8 <xPortStartScheduler+0x28>
	__asm volatile
 80114a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114a4:	f383 8811 	msr	BASEPRI, r3
 80114a8:	f3bf 8f6f 	isb	sy
 80114ac:	f3bf 8f4f 	dsb	sy
 80114b0:	60fb      	str	r3, [r7, #12]
}
 80114b2:	bf00      	nop
 80114b4:	bf00      	nop
 80114b6:	e7fd      	b.n	80114b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80114b8:	4b3e      	ldr	r3, [pc, #248]	@ (80115b4 <xPortStartScheduler+0x124>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4a3f      	ldr	r2, [pc, #252]	@ (80115bc <xPortStartScheduler+0x12c>)
 80114be:	4293      	cmp	r3, r2
 80114c0:	d10b      	bne.n	80114da <xPortStartScheduler+0x4a>
	__asm volatile
 80114c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114c6:	f383 8811 	msr	BASEPRI, r3
 80114ca:	f3bf 8f6f 	isb	sy
 80114ce:	f3bf 8f4f 	dsb	sy
 80114d2:	613b      	str	r3, [r7, #16]
}
 80114d4:	bf00      	nop
 80114d6:	bf00      	nop
 80114d8:	e7fd      	b.n	80114d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80114da:	4b39      	ldr	r3, [pc, #228]	@ (80115c0 <xPortStartScheduler+0x130>)
 80114dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80114de:	697b      	ldr	r3, [r7, #20]
 80114e0:	781b      	ldrb	r3, [r3, #0]
 80114e2:	b2db      	uxtb	r3, r3
 80114e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80114e6:	697b      	ldr	r3, [r7, #20]
 80114e8:	22ff      	movs	r2, #255	@ 0xff
 80114ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	781b      	ldrb	r3, [r3, #0]
 80114f0:	b2db      	uxtb	r3, r3
 80114f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80114f4:	78fb      	ldrb	r3, [r7, #3]
 80114f6:	b2db      	uxtb	r3, r3
 80114f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80114fc:	b2da      	uxtb	r2, r3
 80114fe:	4b31      	ldr	r3, [pc, #196]	@ (80115c4 <xPortStartScheduler+0x134>)
 8011500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011502:	4b31      	ldr	r3, [pc, #196]	@ (80115c8 <xPortStartScheduler+0x138>)
 8011504:	2207      	movs	r2, #7
 8011506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011508:	e009      	b.n	801151e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801150a:	4b2f      	ldr	r3, [pc, #188]	@ (80115c8 <xPortStartScheduler+0x138>)
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	3b01      	subs	r3, #1
 8011510:	4a2d      	ldr	r2, [pc, #180]	@ (80115c8 <xPortStartScheduler+0x138>)
 8011512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011514:	78fb      	ldrb	r3, [r7, #3]
 8011516:	b2db      	uxtb	r3, r3
 8011518:	005b      	lsls	r3, r3, #1
 801151a:	b2db      	uxtb	r3, r3
 801151c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801151e:	78fb      	ldrb	r3, [r7, #3]
 8011520:	b2db      	uxtb	r3, r3
 8011522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011526:	2b80      	cmp	r3, #128	@ 0x80
 8011528:	d0ef      	beq.n	801150a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801152a:	4b27      	ldr	r3, [pc, #156]	@ (80115c8 <xPortStartScheduler+0x138>)
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	f1c3 0307 	rsb	r3, r3, #7
 8011532:	2b04      	cmp	r3, #4
 8011534:	d00b      	beq.n	801154e <xPortStartScheduler+0xbe>
	__asm volatile
 8011536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801153a:	f383 8811 	msr	BASEPRI, r3
 801153e:	f3bf 8f6f 	isb	sy
 8011542:	f3bf 8f4f 	dsb	sy
 8011546:	60bb      	str	r3, [r7, #8]
}
 8011548:	bf00      	nop
 801154a:	bf00      	nop
 801154c:	e7fd      	b.n	801154a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801154e:	4b1e      	ldr	r3, [pc, #120]	@ (80115c8 <xPortStartScheduler+0x138>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	021b      	lsls	r3, r3, #8
 8011554:	4a1c      	ldr	r2, [pc, #112]	@ (80115c8 <xPortStartScheduler+0x138>)
 8011556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011558:	4b1b      	ldr	r3, [pc, #108]	@ (80115c8 <xPortStartScheduler+0x138>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011560:	4a19      	ldr	r2, [pc, #100]	@ (80115c8 <xPortStartScheduler+0x138>)
 8011562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	b2da      	uxtb	r2, r3
 8011568:	697b      	ldr	r3, [r7, #20]
 801156a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801156c:	4b17      	ldr	r3, [pc, #92]	@ (80115cc <xPortStartScheduler+0x13c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4a16      	ldr	r2, [pc, #88]	@ (80115cc <xPortStartScheduler+0x13c>)
 8011572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011578:	4b14      	ldr	r3, [pc, #80]	@ (80115cc <xPortStartScheduler+0x13c>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	4a13      	ldr	r2, [pc, #76]	@ (80115cc <xPortStartScheduler+0x13c>)
 801157e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011584:	f000 f8da 	bl	801173c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011588:	4b11      	ldr	r3, [pc, #68]	@ (80115d0 <xPortStartScheduler+0x140>)
 801158a:	2200      	movs	r2, #0
 801158c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801158e:	f000 f8f9 	bl	8011784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011592:	4b10      	ldr	r3, [pc, #64]	@ (80115d4 <xPortStartScheduler+0x144>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	4a0f      	ldr	r2, [pc, #60]	@ (80115d4 <xPortStartScheduler+0x144>)
 8011598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801159c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801159e:	f7ff ff63 	bl	8011468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80115a2:	f7ff f81f 	bl	80105e4 <vTaskSwitchContext>
	prvTaskExitError();
 80115a6:	f7ff ff17 	bl	80113d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80115aa:	2300      	movs	r3, #0
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	3718      	adds	r7, #24
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}
 80115b4:	e000ed00 	.word	0xe000ed00
 80115b8:	410fc271 	.word	0x410fc271
 80115bc:	410fc270 	.word	0x410fc270
 80115c0:	e000e400 	.word	0xe000e400
 80115c4:	24001ce8 	.word	0x24001ce8
 80115c8:	24001cec 	.word	0x24001cec
 80115cc:	e000ed20 	.word	0xe000ed20
 80115d0:	2400004c 	.word	0x2400004c
 80115d4:	e000ef34 	.word	0xe000ef34

080115d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80115d8:	b480      	push	{r7}
 80115da:	b083      	sub	sp, #12
 80115dc:	af00      	add	r7, sp, #0
	__asm volatile
 80115de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e2:	f383 8811 	msr	BASEPRI, r3
 80115e6:	f3bf 8f6f 	isb	sy
 80115ea:	f3bf 8f4f 	dsb	sy
 80115ee:	607b      	str	r3, [r7, #4]
}
 80115f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80115f2:	4b10      	ldr	r3, [pc, #64]	@ (8011634 <vPortEnterCritical+0x5c>)
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	3301      	adds	r3, #1
 80115f8:	4a0e      	ldr	r2, [pc, #56]	@ (8011634 <vPortEnterCritical+0x5c>)
 80115fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80115fc:	4b0d      	ldr	r3, [pc, #52]	@ (8011634 <vPortEnterCritical+0x5c>)
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	2b01      	cmp	r3, #1
 8011602:	d110      	bne.n	8011626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011604:	4b0c      	ldr	r3, [pc, #48]	@ (8011638 <vPortEnterCritical+0x60>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	b2db      	uxtb	r3, r3
 801160a:	2b00      	cmp	r3, #0
 801160c:	d00b      	beq.n	8011626 <vPortEnterCritical+0x4e>
	__asm volatile
 801160e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011612:	f383 8811 	msr	BASEPRI, r3
 8011616:	f3bf 8f6f 	isb	sy
 801161a:	f3bf 8f4f 	dsb	sy
 801161e:	603b      	str	r3, [r7, #0]
}
 8011620:	bf00      	nop
 8011622:	bf00      	nop
 8011624:	e7fd      	b.n	8011622 <vPortEnterCritical+0x4a>
	}
}
 8011626:	bf00      	nop
 8011628:	370c      	adds	r7, #12
 801162a:	46bd      	mov	sp, r7
 801162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011630:	4770      	bx	lr
 8011632:	bf00      	nop
 8011634:	2400004c 	.word	0x2400004c
 8011638:	e000ed04 	.word	0xe000ed04

0801163c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801163c:	b480      	push	{r7}
 801163e:	b083      	sub	sp, #12
 8011640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011642:	4b12      	ldr	r3, [pc, #72]	@ (801168c <vPortExitCritical+0x50>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d10b      	bne.n	8011662 <vPortExitCritical+0x26>
	__asm volatile
 801164a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801164e:	f383 8811 	msr	BASEPRI, r3
 8011652:	f3bf 8f6f 	isb	sy
 8011656:	f3bf 8f4f 	dsb	sy
 801165a:	607b      	str	r3, [r7, #4]
}
 801165c:	bf00      	nop
 801165e:	bf00      	nop
 8011660:	e7fd      	b.n	801165e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011662:	4b0a      	ldr	r3, [pc, #40]	@ (801168c <vPortExitCritical+0x50>)
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	3b01      	subs	r3, #1
 8011668:	4a08      	ldr	r2, [pc, #32]	@ (801168c <vPortExitCritical+0x50>)
 801166a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801166c:	4b07      	ldr	r3, [pc, #28]	@ (801168c <vPortExitCritical+0x50>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d105      	bne.n	8011680 <vPortExitCritical+0x44>
 8011674:	2300      	movs	r3, #0
 8011676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	f383 8811 	msr	BASEPRI, r3
}
 801167e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011680:	bf00      	nop
 8011682:	370c      	adds	r7, #12
 8011684:	46bd      	mov	sp, r7
 8011686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168a:	4770      	bx	lr
 801168c:	2400004c 	.word	0x2400004c

08011690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011690:	f3ef 8009 	mrs	r0, PSP
 8011694:	f3bf 8f6f 	isb	sy
 8011698:	4b15      	ldr	r3, [pc, #84]	@ (80116f0 <pxCurrentTCBConst>)
 801169a:	681a      	ldr	r2, [r3, #0]
 801169c:	f01e 0f10 	tst.w	lr, #16
 80116a0:	bf08      	it	eq
 80116a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80116a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116aa:	6010      	str	r0, [r2, #0]
 80116ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80116b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80116b4:	f380 8811 	msr	BASEPRI, r0
 80116b8:	f3bf 8f4f 	dsb	sy
 80116bc:	f3bf 8f6f 	isb	sy
 80116c0:	f7fe ff90 	bl	80105e4 <vTaskSwitchContext>
 80116c4:	f04f 0000 	mov.w	r0, #0
 80116c8:	f380 8811 	msr	BASEPRI, r0
 80116cc:	bc09      	pop	{r0, r3}
 80116ce:	6819      	ldr	r1, [r3, #0]
 80116d0:	6808      	ldr	r0, [r1, #0]
 80116d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116d6:	f01e 0f10 	tst.w	lr, #16
 80116da:	bf08      	it	eq
 80116dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80116e0:	f380 8809 	msr	PSP, r0
 80116e4:	f3bf 8f6f 	isb	sy
 80116e8:	4770      	bx	lr
 80116ea:	bf00      	nop
 80116ec:	f3af 8000 	nop.w

080116f0 <pxCurrentTCBConst>:
 80116f0:	24001ab8 	.word	0x24001ab8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80116f4:	bf00      	nop
 80116f6:	bf00      	nop

080116f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b082      	sub	sp, #8
 80116fc:	af00      	add	r7, sp, #0
	__asm volatile
 80116fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011702:	f383 8811 	msr	BASEPRI, r3
 8011706:	f3bf 8f6f 	isb	sy
 801170a:	f3bf 8f4f 	dsb	sy
 801170e:	607b      	str	r3, [r7, #4]
}
 8011710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011712:	f7fe fead 	bl	8010470 <xTaskIncrementTick>
 8011716:	4603      	mov	r3, r0
 8011718:	2b00      	cmp	r3, #0
 801171a:	d003      	beq.n	8011724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801171c:	4b06      	ldr	r3, [pc, #24]	@ (8011738 <SysTick_Handler+0x40>)
 801171e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011722:	601a      	str	r2, [r3, #0]
 8011724:	2300      	movs	r3, #0
 8011726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	f383 8811 	msr	BASEPRI, r3
}
 801172e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011730:	bf00      	nop
 8011732:	3708      	adds	r7, #8
 8011734:	46bd      	mov	sp, r7
 8011736:	bd80      	pop	{r7, pc}
 8011738:	e000ed04 	.word	0xe000ed04

0801173c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801173c:	b480      	push	{r7}
 801173e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011740:	4b0b      	ldr	r3, [pc, #44]	@ (8011770 <vPortSetupTimerInterrupt+0x34>)
 8011742:	2200      	movs	r2, #0
 8011744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011746:	4b0b      	ldr	r3, [pc, #44]	@ (8011774 <vPortSetupTimerInterrupt+0x38>)
 8011748:	2200      	movs	r2, #0
 801174a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801174c:	4b0a      	ldr	r3, [pc, #40]	@ (8011778 <vPortSetupTimerInterrupt+0x3c>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4a0a      	ldr	r2, [pc, #40]	@ (801177c <vPortSetupTimerInterrupt+0x40>)
 8011752:	fba2 2303 	umull	r2, r3, r2, r3
 8011756:	099b      	lsrs	r3, r3, #6
 8011758:	4a09      	ldr	r2, [pc, #36]	@ (8011780 <vPortSetupTimerInterrupt+0x44>)
 801175a:	3b01      	subs	r3, #1
 801175c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801175e:	4b04      	ldr	r3, [pc, #16]	@ (8011770 <vPortSetupTimerInterrupt+0x34>)
 8011760:	2207      	movs	r2, #7
 8011762:	601a      	str	r2, [r3, #0]
}
 8011764:	bf00      	nop
 8011766:	46bd      	mov	sp, r7
 8011768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176c:	4770      	bx	lr
 801176e:	bf00      	nop
 8011770:	e000e010 	.word	0xe000e010
 8011774:	e000e018 	.word	0xe000e018
 8011778:	2400003c 	.word	0x2400003c
 801177c:	10624dd3 	.word	0x10624dd3
 8011780:	e000e014 	.word	0xe000e014

08011784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011794 <vPortEnableVFP+0x10>
 8011788:	6801      	ldr	r1, [r0, #0]
 801178a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801178e:	6001      	str	r1, [r0, #0]
 8011790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011792:	bf00      	nop
 8011794:	e000ed88 	.word	0xe000ed88

08011798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011798:	b480      	push	{r7}
 801179a:	b085      	sub	sp, #20
 801179c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801179e:	f3ef 8305 	mrs	r3, IPSR
 80117a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	2b0f      	cmp	r3, #15
 80117a8:	d915      	bls.n	80117d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80117aa:	4a18      	ldr	r2, [pc, #96]	@ (801180c <vPortValidateInterruptPriority+0x74>)
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	4413      	add	r3, r2
 80117b0:	781b      	ldrb	r3, [r3, #0]
 80117b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80117b4:	4b16      	ldr	r3, [pc, #88]	@ (8011810 <vPortValidateInterruptPriority+0x78>)
 80117b6:	781b      	ldrb	r3, [r3, #0]
 80117b8:	7afa      	ldrb	r2, [r7, #11]
 80117ba:	429a      	cmp	r2, r3
 80117bc:	d20b      	bcs.n	80117d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80117be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c2:	f383 8811 	msr	BASEPRI, r3
 80117c6:	f3bf 8f6f 	isb	sy
 80117ca:	f3bf 8f4f 	dsb	sy
 80117ce:	607b      	str	r3, [r7, #4]
}
 80117d0:	bf00      	nop
 80117d2:	bf00      	nop
 80117d4:	e7fd      	b.n	80117d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80117d6:	4b0f      	ldr	r3, [pc, #60]	@ (8011814 <vPortValidateInterruptPriority+0x7c>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80117de:	4b0e      	ldr	r3, [pc, #56]	@ (8011818 <vPortValidateInterruptPriority+0x80>)
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d90b      	bls.n	80117fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80117e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ea:	f383 8811 	msr	BASEPRI, r3
 80117ee:	f3bf 8f6f 	isb	sy
 80117f2:	f3bf 8f4f 	dsb	sy
 80117f6:	603b      	str	r3, [r7, #0]
}
 80117f8:	bf00      	nop
 80117fa:	bf00      	nop
 80117fc:	e7fd      	b.n	80117fa <vPortValidateInterruptPriority+0x62>
	}
 80117fe:	bf00      	nop
 8011800:	3714      	adds	r7, #20
 8011802:	46bd      	mov	sp, r7
 8011804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011808:	4770      	bx	lr
 801180a:	bf00      	nop
 801180c:	e000e3f0 	.word	0xe000e3f0
 8011810:	24001ce8 	.word	0x24001ce8
 8011814:	e000ed0c 	.word	0xe000ed0c
 8011818:	24001cec 	.word	0x24001cec

0801181c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b08a      	sub	sp, #40	@ 0x28
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011824:	2300      	movs	r3, #0
 8011826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011828:	f7fe fd66 	bl	80102f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801182c:	4b5c      	ldr	r3, [pc, #368]	@ (80119a0 <pvPortMalloc+0x184>)
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d101      	bne.n	8011838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011834:	f000 f924 	bl	8011a80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011838:	4b5a      	ldr	r3, [pc, #360]	@ (80119a4 <pvPortMalloc+0x188>)
 801183a:	681a      	ldr	r2, [r3, #0]
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	4013      	ands	r3, r2
 8011840:	2b00      	cmp	r3, #0
 8011842:	f040 8095 	bne.w	8011970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d01e      	beq.n	801188a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801184c:	2208      	movs	r2, #8
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	4413      	add	r3, r2
 8011852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f003 0307 	and.w	r3, r3, #7
 801185a:	2b00      	cmp	r3, #0
 801185c:	d015      	beq.n	801188a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	f023 0307 	bic.w	r3, r3, #7
 8011864:	3308      	adds	r3, #8
 8011866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	f003 0307 	and.w	r3, r3, #7
 801186e:	2b00      	cmp	r3, #0
 8011870:	d00b      	beq.n	801188a <pvPortMalloc+0x6e>
	__asm volatile
 8011872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011876:	f383 8811 	msr	BASEPRI, r3
 801187a:	f3bf 8f6f 	isb	sy
 801187e:	f3bf 8f4f 	dsb	sy
 8011882:	617b      	str	r3, [r7, #20]
}
 8011884:	bf00      	nop
 8011886:	bf00      	nop
 8011888:	e7fd      	b.n	8011886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	2b00      	cmp	r3, #0
 801188e:	d06f      	beq.n	8011970 <pvPortMalloc+0x154>
 8011890:	4b45      	ldr	r3, [pc, #276]	@ (80119a8 <pvPortMalloc+0x18c>)
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	687a      	ldr	r2, [r7, #4]
 8011896:	429a      	cmp	r2, r3
 8011898:	d86a      	bhi.n	8011970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801189a:	4b44      	ldr	r3, [pc, #272]	@ (80119ac <pvPortMalloc+0x190>)
 801189c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801189e:	4b43      	ldr	r3, [pc, #268]	@ (80119ac <pvPortMalloc+0x190>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80118a4:	e004      	b.n	80118b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80118a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80118aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80118b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b2:	685b      	ldr	r3, [r3, #4]
 80118b4:	687a      	ldr	r2, [r7, #4]
 80118b6:	429a      	cmp	r2, r3
 80118b8:	d903      	bls.n	80118c2 <pvPortMalloc+0xa6>
 80118ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d1f1      	bne.n	80118a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80118c2:	4b37      	ldr	r3, [pc, #220]	@ (80119a0 <pvPortMalloc+0x184>)
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80118c8:	429a      	cmp	r2, r3
 80118ca:	d051      	beq.n	8011970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80118cc:	6a3b      	ldr	r3, [r7, #32]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	2208      	movs	r2, #8
 80118d2:	4413      	add	r3, r2
 80118d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80118d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118d8:	681a      	ldr	r2, [r3, #0]
 80118da:	6a3b      	ldr	r3, [r7, #32]
 80118dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80118de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118e0:	685a      	ldr	r2, [r3, #4]
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	1ad2      	subs	r2, r2, r3
 80118e6:	2308      	movs	r3, #8
 80118e8:	005b      	lsls	r3, r3, #1
 80118ea:	429a      	cmp	r2, r3
 80118ec:	d920      	bls.n	8011930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80118ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	4413      	add	r3, r2
 80118f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80118f6:	69bb      	ldr	r3, [r7, #24]
 80118f8:	f003 0307 	and.w	r3, r3, #7
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d00b      	beq.n	8011918 <pvPortMalloc+0xfc>
	__asm volatile
 8011900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011904:	f383 8811 	msr	BASEPRI, r3
 8011908:	f3bf 8f6f 	isb	sy
 801190c:	f3bf 8f4f 	dsb	sy
 8011910:	613b      	str	r3, [r7, #16]
}
 8011912:	bf00      	nop
 8011914:	bf00      	nop
 8011916:	e7fd      	b.n	8011914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801191a:	685a      	ldr	r2, [r3, #4]
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	1ad2      	subs	r2, r2, r3
 8011920:	69bb      	ldr	r3, [r7, #24]
 8011922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011926:	687a      	ldr	r2, [r7, #4]
 8011928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801192a:	69b8      	ldr	r0, [r7, #24]
 801192c:	f000 f90a 	bl	8011b44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011930:	4b1d      	ldr	r3, [pc, #116]	@ (80119a8 <pvPortMalloc+0x18c>)
 8011932:	681a      	ldr	r2, [r3, #0]
 8011934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011936:	685b      	ldr	r3, [r3, #4]
 8011938:	1ad3      	subs	r3, r2, r3
 801193a:	4a1b      	ldr	r2, [pc, #108]	@ (80119a8 <pvPortMalloc+0x18c>)
 801193c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801193e:	4b1a      	ldr	r3, [pc, #104]	@ (80119a8 <pvPortMalloc+0x18c>)
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	4b1b      	ldr	r3, [pc, #108]	@ (80119b0 <pvPortMalloc+0x194>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	429a      	cmp	r2, r3
 8011948:	d203      	bcs.n	8011952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801194a:	4b17      	ldr	r3, [pc, #92]	@ (80119a8 <pvPortMalloc+0x18c>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	4a18      	ldr	r2, [pc, #96]	@ (80119b0 <pvPortMalloc+0x194>)
 8011950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011954:	685a      	ldr	r2, [r3, #4]
 8011956:	4b13      	ldr	r3, [pc, #76]	@ (80119a4 <pvPortMalloc+0x188>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	431a      	orrs	r2, r3
 801195c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801195e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011962:	2200      	movs	r2, #0
 8011964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011966:	4b13      	ldr	r3, [pc, #76]	@ (80119b4 <pvPortMalloc+0x198>)
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	3301      	adds	r3, #1
 801196c:	4a11      	ldr	r2, [pc, #68]	@ (80119b4 <pvPortMalloc+0x198>)
 801196e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011970:	f7fe fcd0 	bl	8010314 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011974:	69fb      	ldr	r3, [r7, #28]
 8011976:	f003 0307 	and.w	r3, r3, #7
 801197a:	2b00      	cmp	r3, #0
 801197c:	d00b      	beq.n	8011996 <pvPortMalloc+0x17a>
	__asm volatile
 801197e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011982:	f383 8811 	msr	BASEPRI, r3
 8011986:	f3bf 8f6f 	isb	sy
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	60fb      	str	r3, [r7, #12]
}
 8011990:	bf00      	nop
 8011992:	bf00      	nop
 8011994:	e7fd      	b.n	8011992 <pvPortMalloc+0x176>
	return pvReturn;
 8011996:	69fb      	ldr	r3, [r7, #28]
}
 8011998:	4618      	mov	r0, r3
 801199a:	3728      	adds	r7, #40	@ 0x28
 801199c:	46bd      	mov	sp, r7
 801199e:	bd80      	pop	{r7, pc}
 80119a0:	240058f8 	.word	0x240058f8
 80119a4:	2400590c 	.word	0x2400590c
 80119a8:	240058fc 	.word	0x240058fc
 80119ac:	240058f0 	.word	0x240058f0
 80119b0:	24005900 	.word	0x24005900
 80119b4:	24005904 	.word	0x24005904

080119b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b086      	sub	sp, #24
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d04f      	beq.n	8011a6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80119ca:	2308      	movs	r3, #8
 80119cc:	425b      	negs	r3, r3
 80119ce:	697a      	ldr	r2, [r7, #20]
 80119d0:	4413      	add	r3, r2
 80119d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80119d4:	697b      	ldr	r3, [r7, #20]
 80119d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80119d8:	693b      	ldr	r3, [r7, #16]
 80119da:	685a      	ldr	r2, [r3, #4]
 80119dc:	4b25      	ldr	r3, [pc, #148]	@ (8011a74 <vPortFree+0xbc>)
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	4013      	ands	r3, r2
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d10b      	bne.n	80119fe <vPortFree+0x46>
	__asm volatile
 80119e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ea:	f383 8811 	msr	BASEPRI, r3
 80119ee:	f3bf 8f6f 	isb	sy
 80119f2:	f3bf 8f4f 	dsb	sy
 80119f6:	60fb      	str	r3, [r7, #12]
}
 80119f8:	bf00      	nop
 80119fa:	bf00      	nop
 80119fc:	e7fd      	b.n	80119fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80119fe:	693b      	ldr	r3, [r7, #16]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d00b      	beq.n	8011a1e <vPortFree+0x66>
	__asm volatile
 8011a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a0a:	f383 8811 	msr	BASEPRI, r3
 8011a0e:	f3bf 8f6f 	isb	sy
 8011a12:	f3bf 8f4f 	dsb	sy
 8011a16:	60bb      	str	r3, [r7, #8]
}
 8011a18:	bf00      	nop
 8011a1a:	bf00      	nop
 8011a1c:	e7fd      	b.n	8011a1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011a1e:	693b      	ldr	r3, [r7, #16]
 8011a20:	685a      	ldr	r2, [r3, #4]
 8011a22:	4b14      	ldr	r3, [pc, #80]	@ (8011a74 <vPortFree+0xbc>)
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	4013      	ands	r3, r2
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d01e      	beq.n	8011a6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d11a      	bne.n	8011a6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011a34:	693b      	ldr	r3, [r7, #16]
 8011a36:	685a      	ldr	r2, [r3, #4]
 8011a38:	4b0e      	ldr	r3, [pc, #56]	@ (8011a74 <vPortFree+0xbc>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	43db      	mvns	r3, r3
 8011a3e:	401a      	ands	r2, r3
 8011a40:	693b      	ldr	r3, [r7, #16]
 8011a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011a44:	f7fe fc58 	bl	80102f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011a48:	693b      	ldr	r3, [r7, #16]
 8011a4a:	685a      	ldr	r2, [r3, #4]
 8011a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8011a78 <vPortFree+0xc0>)
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	4413      	add	r3, r2
 8011a52:	4a09      	ldr	r2, [pc, #36]	@ (8011a78 <vPortFree+0xc0>)
 8011a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011a56:	6938      	ldr	r0, [r7, #16]
 8011a58:	f000 f874 	bl	8011b44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011a5c:	4b07      	ldr	r3, [pc, #28]	@ (8011a7c <vPortFree+0xc4>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	3301      	adds	r3, #1
 8011a62:	4a06      	ldr	r2, [pc, #24]	@ (8011a7c <vPortFree+0xc4>)
 8011a64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011a66:	f7fe fc55 	bl	8010314 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011a6a:	bf00      	nop
 8011a6c:	3718      	adds	r7, #24
 8011a6e:	46bd      	mov	sp, r7
 8011a70:	bd80      	pop	{r7, pc}
 8011a72:	bf00      	nop
 8011a74:	2400590c 	.word	0x2400590c
 8011a78:	240058fc 	.word	0x240058fc
 8011a7c:	24005908 	.word	0x24005908

08011a80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011a80:	b480      	push	{r7}
 8011a82:	b085      	sub	sp, #20
 8011a84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011a86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8011a8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011a8c:	4b27      	ldr	r3, [pc, #156]	@ (8011b2c <prvHeapInit+0xac>)
 8011a8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	f003 0307 	and.w	r3, r3, #7
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d00c      	beq.n	8011ab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	3307      	adds	r3, #7
 8011a9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	f023 0307 	bic.w	r3, r3, #7
 8011aa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011aa8:	68ba      	ldr	r2, [r7, #8]
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	1ad3      	subs	r3, r2, r3
 8011aae:	4a1f      	ldr	r2, [pc, #124]	@ (8011b2c <prvHeapInit+0xac>)
 8011ab0:	4413      	add	r3, r2
 8011ab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8011b30 <prvHeapInit+0xb0>)
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011abe:	4b1c      	ldr	r3, [pc, #112]	@ (8011b30 <prvHeapInit+0xb0>)
 8011ac0:	2200      	movs	r2, #0
 8011ac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	68ba      	ldr	r2, [r7, #8]
 8011ac8:	4413      	add	r3, r2
 8011aca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011acc:	2208      	movs	r2, #8
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	1a9b      	subs	r3, r3, r2
 8011ad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f023 0307 	bic.w	r3, r3, #7
 8011ada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	4a15      	ldr	r2, [pc, #84]	@ (8011b34 <prvHeapInit+0xb4>)
 8011ae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011ae2:	4b14      	ldr	r3, [pc, #80]	@ (8011b34 <prvHeapInit+0xb4>)
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011aea:	4b12      	ldr	r3, [pc, #72]	@ (8011b34 <prvHeapInit+0xb4>)
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	2200      	movs	r2, #0
 8011af0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011af6:	683b      	ldr	r3, [r7, #0]
 8011af8:	68fa      	ldr	r2, [r7, #12]
 8011afa:	1ad2      	subs	r2, r2, r3
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011b00:	4b0c      	ldr	r3, [pc, #48]	@ (8011b34 <prvHeapInit+0xb4>)
 8011b02:	681a      	ldr	r2, [r3, #0]
 8011b04:	683b      	ldr	r3, [r7, #0]
 8011b06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	685b      	ldr	r3, [r3, #4]
 8011b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8011b38 <prvHeapInit+0xb8>)
 8011b0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011b10:	683b      	ldr	r3, [r7, #0]
 8011b12:	685b      	ldr	r3, [r3, #4]
 8011b14:	4a09      	ldr	r2, [pc, #36]	@ (8011b3c <prvHeapInit+0xbc>)
 8011b16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011b18:	4b09      	ldr	r3, [pc, #36]	@ (8011b40 <prvHeapInit+0xc0>)
 8011b1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011b1e:	601a      	str	r2, [r3, #0]
}
 8011b20:	bf00      	nop
 8011b22:	3714      	adds	r7, #20
 8011b24:	46bd      	mov	sp, r7
 8011b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2a:	4770      	bx	lr
 8011b2c:	24001cf0 	.word	0x24001cf0
 8011b30:	240058f0 	.word	0x240058f0
 8011b34:	240058f8 	.word	0x240058f8
 8011b38:	24005900 	.word	0x24005900
 8011b3c:	240058fc 	.word	0x240058fc
 8011b40:	2400590c 	.word	0x2400590c

08011b44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011b44:	b480      	push	{r7}
 8011b46:	b085      	sub	sp, #20
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011b4c:	4b28      	ldr	r3, [pc, #160]	@ (8011bf0 <prvInsertBlockIntoFreeList+0xac>)
 8011b4e:	60fb      	str	r3, [r7, #12]
 8011b50:	e002      	b.n	8011b58 <prvInsertBlockIntoFreeList+0x14>
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	60fb      	str	r3, [r7, #12]
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	687a      	ldr	r2, [r7, #4]
 8011b5e:	429a      	cmp	r2, r3
 8011b60:	d8f7      	bhi.n	8011b52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	685b      	ldr	r3, [r3, #4]
 8011b6a:	68ba      	ldr	r2, [r7, #8]
 8011b6c:	4413      	add	r3, r2
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	429a      	cmp	r2, r3
 8011b72:	d108      	bne.n	8011b86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	685a      	ldr	r2, [r3, #4]
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	685b      	ldr	r3, [r3, #4]
 8011b7c:	441a      	add	r2, r3
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	685b      	ldr	r3, [r3, #4]
 8011b8e:	68ba      	ldr	r2, [r7, #8]
 8011b90:	441a      	add	r2, r3
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	429a      	cmp	r2, r3
 8011b98:	d118      	bne.n	8011bcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	681a      	ldr	r2, [r3, #0]
 8011b9e:	4b15      	ldr	r3, [pc, #84]	@ (8011bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	429a      	cmp	r2, r3
 8011ba4:	d00d      	beq.n	8011bc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	685a      	ldr	r2, [r3, #4]
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	685b      	ldr	r3, [r3, #4]
 8011bb0:	441a      	add	r2, r3
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	681a      	ldr	r2, [r3, #0]
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	601a      	str	r2, [r3, #0]
 8011bc0:	e008      	b.n	8011bd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8011bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8011bc4:	681a      	ldr	r2, [r3, #0]
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	601a      	str	r2, [r3, #0]
 8011bca:	e003      	b.n	8011bd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	681a      	ldr	r2, [r3, #0]
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011bd4:	68fa      	ldr	r2, [r7, #12]
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d002      	beq.n	8011be2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011be2:	bf00      	nop
 8011be4:	3714      	adds	r7, #20
 8011be6:	46bd      	mov	sp, r7
 8011be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bec:	4770      	bx	lr
 8011bee:	bf00      	nop
 8011bf0:	240058f0 	.word	0x240058f0
 8011bf4:	240058f8 	.word	0x240058f8

08011bf8 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 20);  // Short 50ms beep
 8011bfc:	2114      	movs	r1, #20
 8011bfe:	f44f 7083 	mov.w	r0, #262	@ 0x106
 8011c02:	f7ef fed1 	bl	80019a8 <Buzzer_PlayTone>
    osDelay(100);                     // Wait for beep to finish
 8011c06:	2064      	movs	r0, #100	@ 0x64
 8011c08:	f7fd fb51 	bl	800f2ae <osDelay>
}
 8011c0c:	bf00      	nop
 8011c0e:	bd80      	pop	{r7, pc}

08011c10 <J60_Motor_Offline_Beep>:

void J60_Motor_Offline_Beep(void) {
 8011c10:	b580      	push	{r7, lr}
 8011c12:	af00      	add	r7, sp, #0
    // Check if any motor is offline and alert
	if (j60_motor[0].para.online == 0 || j60_motor[1].para.online == 0 || j60_motor[2].para.online == 0 ||
 8011c14:	4b13      	ldr	r3, [pc, #76]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d018      	beq.n	8011c4e <J60_Motor_Offline_Beep+0x3e>
 8011c1c:	4b11      	ldr	r3, [pc, #68]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c1e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d013      	beq.n	8011c4e <J60_Motor_Offline_Beep+0x3e>
 8011c26:	4b0f      	ldr	r3, [pc, #60]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c28:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d00e      	beq.n	8011c4e <J60_Motor_Offline_Beep+0x3e>
		j60_motor[3].para.online == 0 || j60_motor[4].para.online == 0 || j60_motor[5].para.online == 0){
 8011c30:	4b0c      	ldr	r3, [pc, #48]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c32:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
	if (j60_motor[0].para.online == 0 || j60_motor[1].para.online == 0 || j60_motor[2].para.online == 0 ||
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d009      	beq.n	8011c4e <J60_Motor_Offline_Beep+0x3e>
		j60_motor[3].para.online == 0 || j60_motor[4].para.online == 0 || j60_motor[5].para.online == 0){
 8011c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c3c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d004      	beq.n	8011c4e <J60_Motor_Offline_Beep+0x3e>
 8011c44:	4b07      	ldr	r3, [pc, #28]	@ (8011c64 <J60_Motor_Offline_Beep+0x54>)
 8011c46:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d104      	bne.n	8011c58 <J60_Motor_Offline_Beep+0x48>
		Buzzer_PlayTone(NOTE_ALERT, 30);  // Alert if any motor is offline
 8011c4e:	211e      	movs	r1, #30
 8011c50:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011c54:	f7ef fea8 	bl	80019a8 <Buzzer_PlayTone>
	}
    osDelay(500);                     // Wait for beep to finish
 8011c58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8011c5c:	f7fd fb27 	bl	800f2ae <osDelay>
}
 8011c60:	bf00      	nop
 8011c62:	bd80      	pop	{r7, pc}
 8011c64:	240059bc 	.word	0x240059bc

08011c68 <BuzzerTask_UART_Disconnected_Beep>:

/**
 * @brief UART communication disconnected beep function
 * Plays a distinctive alert pattern when UART communication is lost
 */
void BuzzerTask_UART_Disconnected_Beep(void) {
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b082      	sub	sp, #8
 8011c6c:	af00      	add	r7, sp, #0
    // Check if UART is connected
    if (!PC_MCU_UART_Is_Connected()) {
 8011c6e:	f001 fd53 	bl	8013718 <PC_MCU_UART_Is_Connected>
 8011c72:	4603      	mov	r3, r0
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d114      	bne.n	8011ca2 <BuzzerTask_UART_Disconnected_Beep+0x3a>
        // Play distinctive disconnection alert pattern
        // Three quick high-pitched beeps
        for (int i = 0; i < 3; i++) {
 8011c78:	2300      	movs	r3, #0
 8011c7a:	607b      	str	r3, [r7, #4]
 8011c7c:	e00a      	b.n	8011c94 <BuzzerTask_UART_Disconnected_Beep+0x2c>
            Buzzer_PlayTone(NOTE_ALERT, 150);  // 150ms high alert tone
 8011c7e:	2196      	movs	r1, #150	@ 0x96
 8011c80:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011c84:	f7ef fe90 	bl	80019a8 <Buzzer_PlayTone>
            osDelay(200);                      // 200ms gap between beeps
 8011c88:	20c8      	movs	r0, #200	@ 0xc8
 8011c8a:	f7fd fb10 	bl	800f2ae <osDelay>
        for (int i = 0; i < 3; i++) {
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	3301      	adds	r3, #1
 8011c92:	607b      	str	r3, [r7, #4]
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2b02      	cmp	r3, #2
 8011c98:	ddf1      	ble.n	8011c7e <BuzzerTask_UART_Disconnected_Beep+0x16>
        }
        osDelay(300); // Extra pause after alert sequence
 8011c9a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8011c9e:	f7fd fb06 	bl	800f2ae <osDelay>
    }
}
 8011ca2:	bf00      	nop
 8011ca4:	3708      	adds	r7, #8
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}
	...

08011cac <BUZZER_TASK>:

/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 8011cac:	b580      	push	{r7, lr}
 8011cae:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 8011cb0:	f7ef fe68 	bl	8001984 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(30); // 30% volume to avoid being too loud
 8011cb4:	201e      	movs	r0, #30
 8011cb6:	f7ef febf 	bl	8001a38 <Buzzer_SetVolume>
    // Startup sound - quick melody to indicate system start
//    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
//    const uint32_t startup_dur[] = {100, 100, 150};
//    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
    
    osDelay(500); // Wait before starting heartbeat
 8011cba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8011cbe:	f7fd faf6 	bl	800f2ae <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 8011cc2:	f7ff ff99 	bl	8011bf8 <BuzzerTask_HeartbeatBeep>
        J60_Motor_Offline_Beep();
 8011cc6:	f7ff ffa3 	bl	8011c10 <J60_Motor_Offline_Beep>
        BuzzerTask_UART_Disconnected_Beep(); // Check UART connection
 8011cca:	f7ff ffcd 	bl	8011c68 <BuzzerTask_UART_Disconnected_Beep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 8011cce:	4b05      	ldr	r3, [pc, #20]	@ (8011ce4 <BUZZER_TASK+0x38>)
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	3301      	adds	r3, #1
 8011cd4:	4a03      	ldr	r2, [pc, #12]	@ (8011ce4 <BUZZER_TASK+0x38>)
 8011cd6:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(2000);
 8011cd8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011cdc:	f7fd fae7 	bl	800f2ae <osDelay>
        BuzzerTask_HeartbeatBeep();
 8011ce0:	bf00      	nop
 8011ce2:	e7ee      	b.n	8011cc2 <BUZZER_TASK+0x16>
 8011ce4:	24005910 	.word	0x24005910

08011ce8 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 8011ce8:	b480      	push	{r7}
 8011cea:	b083      	sub	sp, #12
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
 8011cf0:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	b21a      	sxth	r2, r3
 8011cf8:	683b      	ldr	r3, [r7, #0]
 8011cfa:	3301      	adds	r3, #1
 8011cfc:	781b      	ldrb	r3, [r3, #0]
 8011cfe:	b21b      	sxth	r3, r3
 8011d00:	021b      	lsls	r3, r3, #8
 8011d02:	b21b      	sxth	r3, r3
 8011d04:	4313      	orrs	r3, r2
 8011d06:	b21b      	sxth	r3, r3
 8011d08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011d0c:	b21a      	sxth	r2, r3
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8011d18:	b29b      	uxth	r3, r3
 8011d1a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011d1e:	b29b      	uxth	r3, r3
 8011d20:	b21a      	sxth	r2, r3
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	3301      	adds	r3, #1
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	08db      	lsrs	r3, r3, #3
 8011d2e:	b2db      	uxtb	r3, r3
 8011d30:	b21a      	sxth	r2, r3
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	3302      	adds	r3, #2
 8011d36:	781b      	ldrb	r3, [r3, #0]
 8011d38:	b21b      	sxth	r3, r3
 8011d3a:	015b      	lsls	r3, r3, #5
 8011d3c:	b21b      	sxth	r3, r3
 8011d3e:	4313      	orrs	r3, r2
 8011d40:	b21b      	sxth	r3, r3
 8011d42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011d46:	b21a      	sxth	r2, r3
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8011d52:	b29b      	uxth	r3, r3
 8011d54:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	b21a      	sxth	r2, r3
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 8011d60:	683b      	ldr	r3, [r7, #0]
 8011d62:	3302      	adds	r3, #2
 8011d64:	781b      	ldrb	r3, [r3, #0]
 8011d66:	099b      	lsrs	r3, r3, #6
 8011d68:	b2db      	uxtb	r3, r3
 8011d6a:	b21a      	sxth	r2, r3
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	3303      	adds	r3, #3
 8011d70:	781b      	ldrb	r3, [r3, #0]
 8011d72:	b21b      	sxth	r3, r3
 8011d74:	009b      	lsls	r3, r3, #2
 8011d76:	b21b      	sxth	r3, r3
 8011d78:	4313      	orrs	r3, r2
 8011d7a:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	3304      	adds	r3, #4
 8011d80:	781b      	ldrb	r3, [r3, #0]
 8011d82:	b21b      	sxth	r3, r3
 8011d84:	029b      	lsls	r3, r3, #10
 8011d86:	b21b      	sxth	r3, r3
 8011d88:	4313      	orrs	r3, r2
 8011d8a:	b21b      	sxth	r3, r3
 8011d8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011d90:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8011d9c:	b29b      	uxth	r3, r3
 8011d9e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011da2:	b29b      	uxth	r3, r3
 8011da4:	b21a      	sxth	r2, r3
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	3304      	adds	r3, #4
 8011dae:	781b      	ldrb	r3, [r3, #0]
 8011db0:	085b      	lsrs	r3, r3, #1
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	b21a      	sxth	r2, r3
 8011db6:	683b      	ldr	r3, [r7, #0]
 8011db8:	3305      	adds	r3, #5
 8011dba:	781b      	ldrb	r3, [r3, #0]
 8011dbc:	b21b      	sxth	r3, r3
 8011dbe:	01db      	lsls	r3, r3, #7
 8011dc0:	b21b      	sxth	r3, r3
 8011dc2:	4313      	orrs	r3, r2
 8011dc4:	b21b      	sxth	r3, r3
 8011dc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011dca:	b21a      	sxth	r2, r3
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8011dd6:	b29b      	uxth	r3, r3
 8011dd8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	b21a      	sxth	r2, r3
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 8011de4:	683b      	ldr	r3, [r7, #0]
 8011de6:	3305      	adds	r3, #5
 8011de8:	781b      	ldrb	r3, [r3, #0]
 8011dea:	091b      	lsrs	r3, r3, #4
 8011dec:	b2db      	uxtb	r3, r3
 8011dee:	109b      	asrs	r3, r3, #2
 8011df0:	b25b      	sxtb	r3, r3
 8011df2:	f003 0303 	and.w	r3, r3, #3
 8011df6:	b25a      	sxtb	r2, r3
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	3305      	adds	r3, #5
 8011e00:	781b      	ldrb	r3, [r3, #0]
 8011e02:	091b      	lsrs	r3, r3, #4
 8011e04:	b2db      	uxtb	r3, r3
 8011e06:	b25b      	sxtb	r3, r3
 8011e08:	f003 0303 	and.w	r3, r3, #3
 8011e0c:	b25a      	sxtb	r2, r3
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	3306      	adds	r3, #6
 8011e16:	781b      	ldrb	r3, [r3, #0]
 8011e18:	b21a      	sxth	r2, r3
 8011e1a:	683b      	ldr	r3, [r7, #0]
 8011e1c:	3307      	adds	r3, #7
 8011e1e:	781b      	ldrb	r3, [r3, #0]
 8011e20:	b21b      	sxth	r3, r3
 8011e22:	021b      	lsls	r3, r3, #8
 8011e24:	b21b      	sxth	r3, r3
 8011e26:	4313      	orrs	r3, r2
 8011e28:	b21a      	sxth	r2, r3
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	3308      	adds	r3, #8
 8011e32:	781b      	ldrb	r3, [r3, #0]
 8011e34:	b21a      	sxth	r2, r3
 8011e36:	683b      	ldr	r3, [r7, #0]
 8011e38:	3309      	adds	r3, #9
 8011e3a:	781b      	ldrb	r3, [r3, #0]
 8011e3c:	b21b      	sxth	r3, r3
 8011e3e:	021b      	lsls	r3, r3, #8
 8011e40:	b21b      	sxth	r3, r3
 8011e42:	4313      	orrs	r3, r2
 8011e44:	b21a      	sxth	r2, r3
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 8011e4a:	683b      	ldr	r3, [r7, #0]
 8011e4c:	330a      	adds	r3, #10
 8011e4e:	781b      	ldrb	r3, [r3, #0]
 8011e50:	b21a      	sxth	r2, r3
 8011e52:	683b      	ldr	r3, [r7, #0]
 8011e54:	330b      	adds	r3, #11
 8011e56:	781b      	ldrb	r3, [r3, #0]
 8011e58:	b21b      	sxth	r3, r3
 8011e5a:	021b      	lsls	r3, r3, #8
 8011e5c:	b21b      	sxth	r3, r3
 8011e5e:	4313      	orrs	r3, r2
 8011e60:	b21a      	sxth	r2, r3
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	691b      	ldr	r3, [r3, #16]
 8011e6a:	687a      	ldr	r2, [r7, #4]
 8011e6c:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8011e70:	441a      	add	r2, r3
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	695b      	ldr	r3, [r3, #20]
 8011e7a:	687a      	ldr	r2, [r7, #4]
 8011e7c:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8011e80:	441a      	add	r2, r3
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 8011e86:	683b      	ldr	r3, [r7, #0]
 8011e88:	330c      	adds	r3, #12
 8011e8a:	781b      	ldrb	r3, [r3, #0]
 8011e8c:	b25a      	sxtb	r2, r3
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	330d      	adds	r3, #13
 8011e96:	781b      	ldrb	r3, [r3, #0]
 8011e98:	b25a      	sxtb	r2, r3
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 8011e9e:	683b      	ldr	r3, [r7, #0]
 8011ea0:	330e      	adds	r3, #14
 8011ea2:	781b      	ldrb	r3, [r3, #0]
 8011ea4:	461a      	mov	r2, r3
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 8011eaa:	683b      	ldr	r3, [r7, #0]
 8011eac:	3310      	adds	r3, #16
 8011eae:	781b      	ldrb	r3, [r3, #0]
 8011eb0:	b21a      	sxth	r2, r3
 8011eb2:	683b      	ldr	r3, [r7, #0]
 8011eb4:	3311      	adds	r3, #17
 8011eb6:	781b      	ldrb	r3, [r3, #0]
 8011eb8:	b21b      	sxth	r3, r3
 8011eba:	021b      	lsls	r3, r3, #8
 8011ebc:	b21b      	sxth	r3, r3
 8011ebe:	4313      	orrs	r3, r2
 8011ec0:	b21a      	sxth	r2, r3
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8011ecc:	b29b      	uxth	r3, r3
 8011ece:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011ed2:	b29b      	uxth	r3, r3
 8011ed4:	b21a      	sxth	r2, r3
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	2200      	movs	r2, #0
 8011ede:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011ee4:	f003 0301 	and.w	r3, r3, #1
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	bf14      	ite	ne
 8011eec:	2301      	movne	r3, #1
 8011eee:	2300      	moveq	r3, #0
 8011ef0:	b2db      	uxtb	r3, r3
 8011ef2:	461a      	mov	r2, r3
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011efc:	f003 0302 	and.w	r3, r3, #2
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	bf14      	ite	ne
 8011f04:	2301      	movne	r3, #1
 8011f06:	2300      	moveq	r3, #0
 8011f08:	b2db      	uxtb	r3, r3
 8011f0a:	461a      	mov	r2, r3
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f14:	f003 0304 	and.w	r3, r3, #4
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	bf14      	ite	ne
 8011f1c:	2301      	movne	r3, #1
 8011f1e:	2300      	moveq	r3, #0
 8011f20:	b2db      	uxtb	r3, r3
 8011f22:	461a      	mov	r2, r3
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f2c:	f003 0308 	and.w	r3, r3, #8
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	bf14      	ite	ne
 8011f34:	2301      	movne	r3, #1
 8011f36:	2300      	moveq	r3, #0
 8011f38:	b2db      	uxtb	r3, r3
 8011f3a:	461a      	mov	r2, r3
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	bf14      	ite	ne
 8011f4c:	2301      	movne	r3, #1
 8011f4e:	2300      	moveq	r3, #0
 8011f50:	b2db      	uxtb	r3, r3
 8011f52:	461a      	mov	r2, r3
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	bf14      	ite	ne
 8011f64:	2301      	movne	r3, #1
 8011f66:	2300      	moveq	r3, #0
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	461a      	mov	r2, r3
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f74:	f003 0310 	and.w	r3, r3, #16
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	bf14      	ite	ne
 8011f7c:	2301      	movne	r3, #1
 8011f7e:	2300      	moveq	r3, #0
 8011f80:	b2db      	uxtb	r3, r3
 8011f82:	461a      	mov	r2, r3
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011f8e:	f003 0320 	and.w	r3, r3, #32
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	bf14      	ite	ne
 8011f96:	2301      	movne	r3, #1
 8011f98:	2300      	moveq	r3, #0
 8011f9a:	b2db      	uxtb	r3, r3
 8011f9c:	461a      	mov	r2, r3
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 8011fa4:	bf00      	nop
 8011fa6:	370c      	adds	r7, #12
 8011fa8:	46bd      	mov	sp, r7
 8011faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fae:	4770      	bx	lr

08011fb0 <DJI_NDJ_REMOTE_CHECK_ONLINE>:

void DJI_NDJ_REMOTE_CHECK_ONLINE(){
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	af00      	add	r7, sp, #0
	dji_remote.last_time += 1;
 8011fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fb8:	3301      	adds	r3, #1
 8011fba:	4a0a      	ldr	r2, [pc, #40]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fbc:	6293      	str	r3, [r2, #40]	@ 0x28

	if (dji_remote.last_time < 3){
 8011fbe:	4b09      	ldr	r3, [pc, #36]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fc2:	2b02      	cmp	r3, #2
 8011fc4:	d804      	bhi.n	8011fd0 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x20>
		dji_remote.online = 1;
 8011fc6:	4b07      	ldr	r3, [pc, #28]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fc8:	2201      	movs	r2, #1
 8011fca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}else{
		dji_remote.online = 0;
		DJI_NDJ_REMOTE_RESET(&dji_remote);
	}
}
 8011fce:	e006      	b.n	8011fde <DJI_NDJ_REMOTE_CHECK_ONLINE+0x2e>
		dji_remote.online = 0;
 8011fd0:	4b04      	ldr	r3, [pc, #16]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		DJI_NDJ_REMOTE_RESET(&dji_remote);
 8011fd8:	4802      	ldr	r0, [pc, #8]	@ (8011fe4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011fda:	f000 f805 	bl	8011fe8 <DJI_NDJ_REMOTE_RESET>
}
 8011fde:	bf00      	nop
 8011fe0:	bd80      	pop	{r7, pc}
 8011fe2:	bf00      	nop
 8011fe4:	24005914 	.word	0x24005914

08011fe8 <DJI_NDJ_REMOTE_RESET>:

void DJI_NDJ_REMOTE_RESET(dji_ndj6 *remoter){
 8011fe8:	b480      	push	{r7}
 8011fea:	b083      	sub	sp, #12
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	6078      	str	r0, [r7, #4]
	remoter->right_x = 0;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	801a      	strh	r2, [r3, #0]
	remoter->right_y = 0;
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	805a      	strh	r2, [r3, #2]
	remoter->left_x = 0;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	2200      	movs	r2, #0
 8012000:	809a      	strh	r2, [r3, #4]
	remoter->left_y = 0;
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	2200      	movs	r2, #0
 8012006:	80da      	strh	r2, [r3, #6]
	remoter->left_switch = 0;
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2200      	movs	r2, #0
 801200c:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = 0;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2200      	movs	r2, #0
 8012012:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = 0;
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	2200      	movs	r2, #0
 8012018:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = 0;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2200      	movs	r2, #0
 801201e:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = 0;
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2200      	movs	r2, #0
 8012024:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori = 0;
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	2200      	movs	r2, #0
 801202a:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert = 0;
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2200      	movs	r2, #0
 8012030:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = 0;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2200      	movs	r2, #0
 8012036:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = 0;
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	2200      	movs	r2, #0
 801203c:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = 0;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	2200      	movs	r2, #0
 8012042:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = 0;
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	2200      	movs	r2, #0
 8012048:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->W = 0;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	2200      	movs	r2, #0
 801204e:	769a      	strb	r2, [r3, #26]
	remoter->S = 0;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2200      	movs	r2, #0
 8012054:	76da      	strb	r2, [r3, #27]
	remoter->A = 0;
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	2200      	movs	r2, #0
 801205a:	771a      	strb	r2, [r3, #28]
	remoter->D = 0;
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	2200      	movs	r2, #0
 8012060:	775a      	strb	r2, [r3, #29]
	remoter->Q = 0;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	2200      	movs	r2, #0
 8012066:	779a      	strb	r2, [r3, #30]
	remoter->E = 0;
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	2200      	movs	r2, #0
 801206c:	77da      	strb	r2, [r3, #31]
	remoter->Shift = 0;
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	2200      	movs	r2, #0
 8012072:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = 0;
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	2200      	movs	r2, #0
 801207a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 801207e:	bf00      	nop
 8012080:	370c      	adds	r7, #12
 8012082:	46bd      	mov	sp, r7
 8012084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012088:	4770      	bx	lr

0801208a <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 801208a:	b480      	push	{r7}
 801208c:	b083      	sub	sp, #12
 801208e:	af00      	add	r7, sp, #0
 8012090:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8012098:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	3304      	adds	r3, #4
 801209e:	f04f 0200 	mov.w	r2, #0
 80120a2:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	3308      	adds	r3, #8
 80120a8:	f04f 0200 	mov.w	r2, #0
 80120ac:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	330c      	adds	r3, #12
 80120b2:	f04f 0200 	mov.w	r2, #0
 80120b6:	601a      	str	r2, [r3, #0]
}
 80120b8:	bf00      	nop
 80120ba:	370c      	adds	r7, #12
 80120bc:	46bd      	mov	sp, r7
 80120be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c2:	4770      	bx	lr

080120c4 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b084      	sub	sp, #16
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	60f8      	str	r0, [r7, #12]
 80120cc:	60b9      	str	r1, [r7, #8]
 80120ce:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 80120d0:	68bb      	ldr	r3, [r7, #8]
 80120d2:	edd3 7a00 	vldr	s15, [r3]
 80120d6:	68bb      	ldr	r3, [r7, #8]
 80120d8:	3304      	adds	r3, #4
 80120da:	ed93 7a00 	vldr	s14, [r3]
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	3308      	adds	r3, #8
 80120e2:	edd3 6a00 	vldr	s13, [r3]
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	ed93 6a00 	vldr	s12, [r3]
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	3304      	adds	r3, #4
 80120f0:	edd3 5a00 	vldr	s11, [r3]
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	3308      	adds	r3, #8
 80120f8:	ed93 5a00 	vldr	s10, [r3]
 80120fc:	eef0 2a45 	vmov.f32	s5, s10
 8012100:	eeb0 2a65 	vmov.f32	s4, s11
 8012104:	eef0 1a46 	vmov.f32	s3, s12
 8012108:	eeb0 1a66 	vmov.f32	s2, s13
 801210c:	eef0 0a47 	vmov.f32	s1, s14
 8012110:	eeb0 0a67 	vmov.f32	s0, s15
 8012114:	68f8      	ldr	r0, [r7, #12]
 8012116:	f7ee fc4d 	bl	80009b4 <MahonyAHRSupdateIMU>
}
 801211a:	bf00      	nop
 801211c:	3710      	adds	r7, #16
 801211e:	46bd      	mov	sp, r7
 8012120:	bd80      	pop	{r7, pc}

08012122 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 8012122:	b580      	push	{r7, lr}
 8012124:	b084      	sub	sp, #16
 8012126:	af00      	add	r7, sp, #0
 8012128:	60f8      	str	r0, [r7, #12]
 801212a:	60b9      	str	r1, [r7, #8]
 801212c:	607a      	str	r2, [r7, #4]
 801212e:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	ed93 7a00 	vldr	s14, [r3]
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	330c      	adds	r3, #12
 801213a:	edd3 7a00 	vldr	s15, [r3]
 801213e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	3304      	adds	r3, #4
 8012146:	edd3 6a00 	vldr	s13, [r3]
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	3308      	adds	r3, #8
 801214e:	edd3 7a00 	vldr	s15, [r3]
 8012152:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012156:	ee77 7a27 	vadd.f32	s15, s14, s15
 801215a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	ed93 7a00 	vldr	s14, [r3]
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	edd3 7a00 	vldr	s15, [r3]
 801216a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	3304      	adds	r3, #4
 8012172:	edd3 6a00 	vldr	s13, [r3]
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	3304      	adds	r3, #4
 801217a:	edd3 7a00 	vldr	s15, [r3]
 801217e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012186:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801218a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801218e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012192:	eef0 0a67 	vmov.f32	s1, s15
 8012196:	eeb0 0a46 	vmov.f32	s0, s12
 801219a:	f001 fc13 	bl	80139c4 <atan2f>
 801219e:	eef0 7a40 	vmov.f32	s15, s0
 80121a2:	68bb      	ldr	r3, [r7, #8]
 80121a4:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	3304      	adds	r3, #4
 80121ac:	ed93 7a00 	vldr	s14, [r3]
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	330c      	adds	r3, #12
 80121b4:	edd3 7a00 	vldr	s15, [r3]
 80121b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	edd3 6a00 	vldr	s13, [r3]
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	3308      	adds	r3, #8
 80121c6:	edd3 7a00 	vldr	s15, [r3]
 80121ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80121ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80121d2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80121d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80121da:	eeb0 0a67 	vmov.f32	s0, s15
 80121de:	f001 fbc5 	bl	801396c <asinf>
 80121e2:	eef0 7a40 	vmov.f32	s15, s0
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	ed93 7a00 	vldr	s14, [r3]
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	3304      	adds	r3, #4
 80121f6:	edd3 7a00 	vldr	s15, [r3]
 80121fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	3308      	adds	r3, #8
 8012202:	edd3 6a00 	vldr	s13, [r3]
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	330c      	adds	r3, #12
 801220a:	edd3 7a00 	vldr	s15, [r3]
 801220e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012216:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	ed93 7a00 	vldr	s14, [r3]
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	edd3 7a00 	vldr	s15, [r3]
 8012226:	ee27 7a27 	vmul.f32	s14, s14, s15
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	330c      	adds	r3, #12
 801222e:	edd3 6a00 	vldr	s13, [r3]
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	330c      	adds	r3, #12
 8012236:	edd3 7a00 	vldr	s15, [r3]
 801223a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801223e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012242:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012246:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801224a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801224e:	eef0 0a67 	vmov.f32	s1, s15
 8012252:	eeb0 0a46 	vmov.f32	s0, s12
 8012256:	f001 fbb5 	bl	80139c4 <atan2f>
 801225a:	eef0 7a40 	vmov.f32	s15, s0
 801225e:	683b      	ldr	r3, [r7, #0]
 8012260:	edc3 7a00 	vstr	s15, [r3]
}
 8012264:	bf00      	nop
 8012266:	3710      	adds	r7, #16
 8012268:	46bd      	mov	sp, r7
 801226a:	bd80      	pop	{r7, pc}

0801226c <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 801226c:	b480      	push	{r7}
 801226e:	b093      	sub	sp, #76	@ 0x4c
 8012270:	af00      	add	r7, sp, #0
 8012272:	60f8      	str	r0, [r7, #12]
 8012274:	60b9      	str	r1, [r7, #8]
 8012276:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	647b      	str	r3, [r7, #68]	@ 0x44
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	685b      	ldr	r3, [r3, #4]
 8012282:	643b      	str	r3, [r7, #64]	@ 0x40
 8012284:	68fb      	ldr	r3, [r7, #12]
 8012286:	689b      	ldr	r3, [r3, #8]
 8012288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	68db      	ldr	r3, [r3, #12]
 801228e:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 8012290:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8012294:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012298:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801229c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80122a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80122a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80122a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80122ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80122b0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 80122b4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80122b8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80122bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80122c0:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80122c4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80122c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80122cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80122d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80122d4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 80122d8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80122dc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80122e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80122e4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80122e8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80122ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80122f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80122f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80122f8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 80122fc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8012300:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8012304:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012308:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801230c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012310:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012318:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801231c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 8012320:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012324:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012328:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801232c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012334:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012338:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801233c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012340:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 8012344:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8012348:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801234c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012350:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8012354:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801235c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012360:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012364:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 8012368:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801236c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012370:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012374:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8012378:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801237c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012384:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012388:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 801238c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8012390:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012394:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012398:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801239c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80123a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80123a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80123a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80123ac:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 80123b0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80123b4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80123b8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80123bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80123c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80123c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80123c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80123cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80123d0:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 80123d4:	68bb      	ldr	r3, [r7, #8]
 80123d6:	ed93 7a00 	vldr	s14, [r3]
 80123da:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80123de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80123e2:	68bb      	ldr	r3, [r7, #8]
 80123e4:	3304      	adds	r3, #4
 80123e6:	edd3 6a00 	vldr	s13, [r3]
 80123ea:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80123ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80123f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80123f6:	68bb      	ldr	r3, [r7, #8]
 80123f8:	3308      	adds	r3, #8
 80123fa:	edd3 6a00 	vldr	s13, [r3]
 80123fe:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8012402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012406:	ee77 7a27 	vadd.f32	s15, s14, s15
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 8012410:	68bb      	ldr	r3, [r7, #8]
 8012412:	ed93 7a00 	vldr	s14, [r3]
 8012416:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801241a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801241e:	68bb      	ldr	r3, [r7, #8]
 8012420:	3304      	adds	r3, #4
 8012422:	edd3 6a00 	vldr	s13, [r3]
 8012426:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 801242a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801242e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012432:	68bb      	ldr	r3, [r7, #8]
 8012434:	3308      	adds	r3, #8
 8012436:	edd3 6a00 	vldr	s13, [r3]
 801243a:	edd7 7a08 	vldr	s15, [r7, #32]
 801243e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	3304      	adds	r3, #4
 8012446:	ee77 7a27 	vadd.f32	s15, s14, s15
 801244a:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 801244e:	68bb      	ldr	r3, [r7, #8]
 8012450:	ed93 7a00 	vldr	s14, [r3]
 8012454:	edd7 7a07 	vldr	s15, [r7, #28]
 8012458:	ee27 7a27 	vmul.f32	s14, s14, s15
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	3304      	adds	r3, #4
 8012460:	edd3 6a00 	vldr	s13, [r3]
 8012464:	edd7 7a06 	vldr	s15, [r7, #24]
 8012468:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801246c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012470:	68bb      	ldr	r3, [r7, #8]
 8012472:	3308      	adds	r3, #8
 8012474:	edd3 6a00 	vldr	s13, [r3]
 8012478:	edd7 7a05 	vldr	s15, [r7, #20]
 801247c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	3308      	adds	r3, #8
 8012484:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012488:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	3308      	adds	r3, #8
 8012490:	edd3 7a00 	vldr	s15, [r3]
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	3308      	adds	r3, #8
 8012498:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80124b0 <TransformAccelToWorldFrame+0x244>
 801249c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80124a0:	edc3 7a00 	vstr	s15, [r3]
}
 80124a4:	bf00      	nop
 80124a6:	374c      	adds	r7, #76	@ 0x4c
 80124a8:	46bd      	mov	sp, r7
 80124aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ae:	4770      	bx	lr
 80124b0:	411cf5c3 	.word	0x411cf5c3

080124b4 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 80124b4:	b480      	push	{r7}
 80124b6:	b085      	sub	sp, #20
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
 80124bc:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	edd3 7a00 	vldr	s15, [r3]
 80124c4:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8012604 <CalculateVelocity+0x150>
 80124c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80124cc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012604 <CalculateVelocity+0x150>
 80124d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80124d4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80124d8:	4b4b      	ldr	r3, [pc, #300]	@ (8012608 <CalculateVelocity+0x154>)
 80124da:	edd3 7a00 	vldr	s15, [r3]
 80124de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80124e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80124e6:	4b48      	ldr	r3, [pc, #288]	@ (8012608 <CalculateVelocity+0x154>)
 80124e8:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	3304      	adds	r3, #4
 80124f0:	edd3 7a00 	vldr	s15, [r3]
 80124f4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8012604 <CalculateVelocity+0x150>
 80124f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80124fc:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8012604 <CalculateVelocity+0x150>
 8012500:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012504:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012508:	4b3f      	ldr	r3, [pc, #252]	@ (8012608 <CalculateVelocity+0x154>)
 801250a:	edd3 7a01 	vldr	s15, [r3, #4]
 801250e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012516:	4b3c      	ldr	r3, [pc, #240]	@ (8012608 <CalculateVelocity+0x154>)
 8012518:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	3308      	adds	r3, #8
 8012520:	edd3 7a00 	vldr	s15, [r3]
 8012524:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8012604 <CalculateVelocity+0x150>
 8012528:	ee27 7a87 	vmul.f32	s14, s15, s14
 801252c:	eddf 7a35 	vldr	s15, [pc, #212]	@ 8012604 <CalculateVelocity+0x150>
 8012530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012534:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012538:	4b33      	ldr	r3, [pc, #204]	@ (8012608 <CalculateVelocity+0x154>)
 801253a:	edd3 7a02 	vldr	s15, [r3, #8]
 801253e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012546:	4b30      	ldr	r3, [pc, #192]	@ (8012608 <CalculateVelocity+0x154>)
 8012548:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	ed93 7a00 	vldr	s14, [r3]
 8012552:	4b2d      	ldr	r3, [pc, #180]	@ (8012608 <CalculateVelocity+0x154>)
 8012554:	edd3 7a00 	vldr	s15, [r3]
 8012558:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 801260c <CalculateVelocity+0x158>
 801255c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012560:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012564:	683b      	ldr	r3, [r7, #0]
 8012566:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 801256a:	683b      	ldr	r3, [r7, #0]
 801256c:	3304      	adds	r3, #4
 801256e:	ed93 7a00 	vldr	s14, [r3]
 8012572:	4b25      	ldr	r3, [pc, #148]	@ (8012608 <CalculateVelocity+0x154>)
 8012574:	edd3 7a01 	vldr	s15, [r3, #4]
 8012578:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801260c <CalculateVelocity+0x158>
 801257c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012580:	683b      	ldr	r3, [r7, #0]
 8012582:	3304      	adds	r3, #4
 8012584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012588:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	3308      	adds	r3, #8
 8012590:	ed93 7a00 	vldr	s14, [r3]
 8012594:	4b1c      	ldr	r3, [pc, #112]	@ (8012608 <CalculateVelocity+0x154>)
 8012596:	edd3 7a02 	vldr	s15, [r3, #8]
 801259a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 801260c <CalculateVelocity+0x158>
 801259e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80125a2:	683b      	ldr	r3, [r7, #0]
 80125a4:	3308      	adds	r3, #8
 80125a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80125aa:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 80125ae:	4b18      	ldr	r3, [pc, #96]	@ (8012610 <CalculateVelocity+0x15c>)
 80125b0:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	ed93 7a00 	vldr	s14, [r3]
 80125b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80125bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	3304      	adds	r3, #4
 80125ca:	ed93 7a00 	vldr	s14, [r3]
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	3304      	adds	r3, #4
 80125d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80125d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80125da:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	3308      	adds	r3, #8
 80125e2:	ed93 7a00 	vldr	s14, [r3]
 80125e6:	683b      	ldr	r3, [r7, #0]
 80125e8:	3308      	adds	r3, #8
 80125ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80125ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80125f2:	edc3 7a00 	vstr	s15, [r3]
}
 80125f6:	bf00      	nop
 80125f8:	3714      	adds	r7, #20
 80125fa:	46bd      	mov	sp, r7
 80125fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012600:	4770      	bx	lr
 8012602:	bf00      	nop
 8012604:	3dcccccd 	.word	0x3dcccccd
 8012608:	240059b0 	.word	0x240059b0
 801260c:	3a83126f 	.word	0x3a83126f
 8012610:	3f7fbe77 	.word	0x3f7fbe77

08012614 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in robot frame
 * @note This gives gravity direction in robot frame, unaffected by yaw rotation
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 8012614:	b580      	push	{r7, lr}
 8012616:	ed2d 8b02 	vpush	{d8}
 801261a:	b084      	sub	sp, #16
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
 8012620:	6039      	str	r1, [r7, #0]
    // Extract pitch and roll angles from quaternion, ignoring yaw
    float pitch = asinf(-2.0f*(quat[1]*quat[3] - quat[0]*quat[2]));
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	3304      	adds	r3, #4
 8012626:	ed93 7a00 	vldr	s14, [r3]
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	330c      	adds	r3, #12
 801262e:	edd3 7a00 	vldr	s15, [r3]
 8012632:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	edd3 6a00 	vldr	s13, [r3]
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	3308      	adds	r3, #8
 8012640:	edd3 7a00 	vldr	s15, [r3]
 8012644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012648:	ee77 7a67 	vsub.f32	s15, s14, s15
 801264c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8012650:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012654:	eeb0 0a67 	vmov.f32	s0, s15
 8012658:	f001 f988 	bl	801396c <asinf>
 801265c:	ed87 0a03 	vstr	s0, [r7, #12]
    float roll = atan2f(2.0f*(quat[0]*quat[1] + quat[2]*quat[3]), 2.0f*(quat[0]*quat[0] + quat[3]*quat[3]) - 1.0f);
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	ed93 7a00 	vldr	s14, [r3]
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	3304      	adds	r3, #4
 801266a:	edd3 7a00 	vldr	s15, [r3]
 801266e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	3308      	adds	r3, #8
 8012676:	edd3 6a00 	vldr	s13, [r3]
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	330c      	adds	r3, #12
 801267e:	edd3 7a00 	vldr	s15, [r3]
 8012682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012686:	ee77 7a27 	vadd.f32	s15, s14, s15
 801268a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	ed93 7a00 	vldr	s14, [r3]
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	edd3 7a00 	vldr	s15, [r3]
 801269a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	330c      	adds	r3, #12
 80126a2:	edd3 6a00 	vldr	s13, [r3]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	330c      	adds	r3, #12
 80126aa:	edd3 7a00 	vldr	s15, [r3]
 80126ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80126b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80126b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80126ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80126be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80126c2:	eef0 0a67 	vmov.f32	s1, s15
 80126c6:	eeb0 0a46 	vmov.f32	s0, s12
 80126ca:	f001 f97b 	bl	80139c4 <atan2f>
 80126ce:	ed87 0a02 	vstr	s0, [r7, #8]
    
    // Calculate gravity vector in robot frame using only pitch and roll
    // When robot is level: gravity = [0, 0, -1]
    // When robot tilts: gravity components change based on tilt angles
    gravity_projected[0] = sinf(pitch);           // X component (forward/backward tilt)
 80126d2:	ed97 0a03 	vldr	s0, [r7, #12]
 80126d6:	f001 f9af 	bl	8013a38 <sinf>
 80126da:	eef0 7a40 	vmov.f32	s15, s0
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = -sinf(roll) * cosf(pitch);  // Y component (left/right tilt)  
 80126e4:	ed97 0a02 	vldr	s0, [r7, #8]
 80126e8:	f001 f9a6 	bl	8013a38 <sinf>
 80126ec:	eef0 7a40 	vmov.f32	s15, s0
 80126f0:	eeb1 8a67 	vneg.f32	s16, s15
 80126f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80126f8:	f001 fa62 	bl	8013bc0 <cosf>
 80126fc:	eef0 7a40 	vmov.f32	s15, s0
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	3304      	adds	r3, #4
 8012704:	ee68 7a27 	vmul.f32	s15, s16, s15
 8012708:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = -cosf(pitch) * cosf(roll);  // Z component (up/down)
 801270c:	ed97 0a03 	vldr	s0, [r7, #12]
 8012710:	f001 fa56 	bl	8013bc0 <cosf>
 8012714:	eef0 7a40 	vmov.f32	s15, s0
 8012718:	eeb1 8a67 	vneg.f32	s16, s15
 801271c:	ed97 0a02 	vldr	s0, [r7, #8]
 8012720:	f001 fa4e 	bl	8013bc0 <cosf>
 8012724:	eef0 7a40 	vmov.f32	s15, s0
 8012728:	683b      	ldr	r3, [r7, #0]
 801272a:	3308      	adds	r3, #8
 801272c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8012730:	edc3 7a00 	vstr	s15, [r3]
}
 8012734:	bf00      	nop
 8012736:	3710      	adds	r7, #16
 8012738:	46bd      	mov	sp, r7
 801273a:	ecbd 8b02 	vpop	{d8}
 801273e:	bd80      	pop	{r7, pc}

08012740 <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 8012740:	b580      	push	{r7, lr}
 8012742:	b082      	sub	sp, #8
 8012744:	af00      	add	r7, sp, #0
 8012746:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 8012748:	200a      	movs	r0, #10
 801274a:	f7fc fdb0 	bl	800f2ae <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 801274e:	e002      	b.n	8012756 <ImuTask_Entry+0x16>
    {
        osDelay(100);
 8012750:	2064      	movs	r0, #100	@ 0x64
 8012752:	f7fc fdac 	bl	800f2ae <osDelay>
    while(BMI088_init())
 8012756:	f7ee fc8d 	bl	8001074 <BMI088_init>
 801275a:	4603      	mov	r3, r0
 801275c:	2b00      	cmp	r3, #0
 801275e:	d1f7      	bne.n	8012750 <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 8012760:	4848      	ldr	r0, [pc, #288]	@ (8012884 <ImuTask_Entry+0x144>)
 8012762:	f7ff fc92 	bl	801208a <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 8012766:	4b48      	ldr	r3, [pc, #288]	@ (8012888 <ImuTask_Entry+0x148>)
 8012768:	f04f 0200 	mov.w	r2, #0
 801276c:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 801276e:	4b46      	ldr	r3, [pc, #280]	@ (8012888 <ImuTask_Entry+0x148>)
 8012770:	f04f 0200 	mov.w	r2, #0
 8012774:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 8012776:	4b44      	ldr	r3, [pc, #272]	@ (8012888 <ImuTask_Entry+0x148>)
 8012778:	f04f 0200 	mov.w	r2, #0
 801277c:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 801277e:	4b43      	ldr	r3, [pc, #268]	@ (801288c <ImuTask_Entry+0x14c>)
 8012780:	f04f 0200 	mov.w	r2, #0
 8012784:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 8012786:	4b41      	ldr	r3, [pc, #260]	@ (801288c <ImuTask_Entry+0x14c>)
 8012788:	f04f 0200 	mov.w	r2, #0
 801278c:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 801278e:	4b3f      	ldr	r3, [pc, #252]	@ (801288c <ImuTask_Entry+0x14c>)
 8012790:	4a3f      	ldr	r2, [pc, #252]	@ (8012890 <ImuTask_Entry+0x150>)
 8012792:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 8012794:	4a3f      	ldr	r2, [pc, #252]	@ (8012894 <ImuTask_Entry+0x154>)
 8012796:	4940      	ldr	r1, [pc, #256]	@ (8012898 <ImuTask_Entry+0x158>)
 8012798:	4840      	ldr	r0, [pc, #256]	@ (801289c <ImuTask_Entry+0x15c>)
 801279a:	f7ee fdd7 	bl	800134c <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 801279e:	4a3e      	ldr	r2, [pc, #248]	@ (8012898 <ImuTask_Entry+0x158>)
 80127a0:	493e      	ldr	r1, [pc, #248]	@ (801289c <ImuTask_Entry+0x15c>)
 80127a2:	4838      	ldr	r0, [pc, #224]	@ (8012884 <ImuTask_Entry+0x144>)
 80127a4:	f7ff fc8e 	bl	80120c4 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 80127a8:	4a3d      	ldr	r2, [pc, #244]	@ (80128a0 <ImuTask_Entry+0x160>)
 80127aa:	4b3e      	ldr	r3, [pc, #248]	@ (80128a4 <ImuTask_Entry+0x164>)
 80127ac:	493e      	ldr	r1, [pc, #248]	@ (80128a8 <ImuTask_Entry+0x168>)
 80127ae:	4835      	ldr	r0, [pc, #212]	@ (8012884 <ImuTask_Entry+0x144>)
 80127b0:	f7ff fcb7 	bl	8012122 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 80127b4:	4a3d      	ldr	r2, [pc, #244]	@ (80128ac <ImuTask_Entry+0x16c>)
 80127b6:	4938      	ldr	r1, [pc, #224]	@ (8012898 <ImuTask_Entry+0x158>)
 80127b8:	4832      	ldr	r0, [pc, #200]	@ (8012884 <ImuTask_Entry+0x144>)
 80127ba:	f7ff fd57 	bl	801226c <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 80127be:	4932      	ldr	r1, [pc, #200]	@ (8012888 <ImuTask_Entry+0x148>)
 80127c0:	483a      	ldr	r0, [pc, #232]	@ (80128ac <ImuTask_Entry+0x16c>)
 80127c2:	f7ff fe77 	bl	80124b4 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 80127c6:	4931      	ldr	r1, [pc, #196]	@ (801288c <ImuTask_Entry+0x14c>)
 80127c8:	482e      	ldr	r0, [pc, #184]	@ (8012884 <ImuTask_Entry+0x144>)
 80127ca:	f7ff ff23 	bl	8012614 <CalculateProjectedGravity>
        
        err_ll = err_l;
 80127ce:	4b38      	ldr	r3, [pc, #224]	@ (80128b0 <ImuTask_Entry+0x170>)
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	4a38      	ldr	r2, [pc, #224]	@ (80128b4 <ImuTask_Entry+0x174>)
 80127d4:	6013      	str	r3, [r2, #0]
        err_l = err;
 80127d6:	4b38      	ldr	r3, [pc, #224]	@ (80128b8 <ImuTask_Entry+0x178>)
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	4a35      	ldr	r2, [pc, #212]	@ (80128b0 <ImuTask_Entry+0x170>)
 80127dc:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 80127de:	4b2d      	ldr	r3, [pc, #180]	@ (8012894 <ImuTask_Entry+0x154>)
 80127e0:	edd3 7a00 	vldr	s15, [r3]
 80127e4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80128bc <ImuTask_Entry+0x17c>
 80127e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80127ec:	4b32      	ldr	r3, [pc, #200]	@ (80128b8 <ImuTask_Entry+0x178>)
 80127ee:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 80127f2:	4b31      	ldr	r3, [pc, #196]	@ (80128b8 <ImuTask_Entry+0x178>)
 80127f4:	edd3 7a00 	vldr	s15, [r3]
 80127f8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80128c0 <ImuTask_Entry+0x180>
 80127fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012800:	4b2d      	ldr	r3, [pc, #180]	@ (80128b8 <ImuTask_Entry+0x178>)
 8012802:	edd3 6a00 	vldr	s13, [r3]
 8012806:	4b2a      	ldr	r3, [pc, #168]	@ (80128b0 <ImuTask_Entry+0x170>)
 8012808:	edd3 7a00 	vldr	s15, [r3]
 801280c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012810:	4b28      	ldr	r3, [pc, #160]	@ (80128b4 <ImuTask_Entry+0x174>)
 8012812:	edd3 7a00 	vldr	s15, [r3]
 8012816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801281a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80128c4 <ImuTask_Entry+0x184>
 801281e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012822:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012826:	4b24      	ldr	r3, [pc, #144]	@ (80128b8 <ImuTask_Entry+0x178>)
 8012828:	edd3 6a00 	vldr	s13, [r3]
 801282c:	4b20      	ldr	r3, [pc, #128]	@ (80128b0 <ImuTask_Entry+0x170>)
 801282e:	edd3 7a00 	vldr	s15, [r3]
 8012832:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012836:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 801283a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801283e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012842:	4b21      	ldr	r3, [pc, #132]	@ (80128c8 <ImuTask_Entry+0x188>)
 8012844:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 8012848:	4b1f      	ldr	r3, [pc, #124]	@ (80128c8 <ImuTask_Entry+0x188>)
 801284a:	edd3 7a00 	vldr	s15, [r3]
 801284e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80128cc <ImuTask_Entry+0x18c>
 8012852:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801285a:	dd02      	ble.n	8012862 <ImuTask_Entry+0x122>
 801285c:	4b1a      	ldr	r3, [pc, #104]	@ (80128c8 <ImuTask_Entry+0x188>)
 801285e:	4a1c      	ldr	r2, [pc, #112]	@ (80128d0 <ImuTask_Entry+0x190>)
 8012860:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 8012862:	4b19      	ldr	r3, [pc, #100]	@ (80128c8 <ImuTask_Entry+0x188>)
 8012864:	edd3 7a00 	vldr	s15, [r3]
 8012868:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801286c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012870:	d503      	bpl.n	801287a <ImuTask_Entry+0x13a>
 8012872:	4b15      	ldr	r3, [pc, #84]	@ (80128c8 <ImuTask_Entry+0x188>)
 8012874:	f04f 0200 	mov.w	r2, #0
 8012878:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 801287a:	2001      	movs	r0, #1
 801287c:	f7fc fd17 	bl	800f2ae <osDelay>
        BMI088_read(gyro, acc, &temp);
 8012880:	e788      	b.n	8012794 <ImuTask_Entry+0x54>
 8012882:	bf00      	nop
 8012884:	24005960 	.word	0x24005960
 8012888:	2400597c 	.word	0x2400597c
 801288c:	24005988 	.word	0x24005988
 8012890:	bf800000 	.word	0xbf800000
 8012894:	2400595c 	.word	0x2400595c
 8012898:	24005950 	.word	0x24005950
 801289c:	24005944 	.word	0x24005944
 80128a0:	24005974 	.word	0x24005974
 80128a4:	24005978 	.word	0x24005978
 80128a8:	24005970 	.word	0x24005970
 80128ac:	240059a4 	.word	0x240059a4
 80128b0:	2400599c 	.word	0x2400599c
 80128b4:	240059a0 	.word	0x240059a0
 80128b8:	24005998 	.word	0x24005998
 80128bc:	42200000 	.word	0x42200000
 80128c0:	42c80000 	.word	0x42c80000
 80128c4:	42480000 	.word	0x42480000
 80128c8:	24005994 	.word	0x24005994
 80128cc:	43fa0000 	.word	0x43fa0000
 80128d0:	43fa0000 	.word	0x43fa0000

080128d4 <j60_10_TASK>:
// Function prototypes
uint8_t Check_All_Motors_Enabled(void);
uint8_t Check_Motors_At_Position(void);
void Set_Motors_To_Desired_Position(void);

void j60_10_TASK(void) {
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b096      	sub	sp, #88	@ 0x58
 80128d8:	af00      	add	r7, sp, #0
	// Initialize motors: (motor, id, can_channel, rad_offset, direction, pos_limit_min, pos_limit_max)
	// direction: 1 = forward, -1 = reverse (flips all commands and feedback)
	Init_J60_Motor(&j60_motor[0], 1, 1, MOTOR0_INIT_POS, -1, -0.32f, MOTOR0_INIT_POS);  // Motor 0: ID=1, CAN1
 80128da:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 8012ba4 <j60_10_TASK+0x2d0>
 80128de:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8012ba4 <j60_10_TASK+0x2d0>
 80128e2:	eeb0 1a47 	vmov.f32	s2, s14
 80128e6:	eddf 0ab0 	vldr	s1, [pc, #704]	@ 8012ba8 <j60_10_TASK+0x2d4>
 80128ea:	f04f 33ff 	mov.w	r3, #4294967295
 80128ee:	eeb0 0a67 	vmov.f32	s0, s15
 80128f2:	2201      	movs	r2, #1
 80128f4:	2101      	movs	r1, #1
 80128f6:	48ad      	ldr	r0, [pc, #692]	@ (8012bac <j60_10_TASK+0x2d8>)
 80128f8:	f7ef f9ac 	bl	8001c54 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[1], 2, 1, MOTOR1_INIT_POS, -1, -1.1f, MOTOR1_INIT_POS);    // Motor 1: ID=2, CAN1
 80128fc:	eddf 7aac 	vldr	s15, [pc, #688]	@ 8012bb0 <j60_10_TASK+0x2dc>
 8012900:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8012bb0 <j60_10_TASK+0x2dc>
 8012904:	eeb0 1a47 	vmov.f32	s2, s14
 8012908:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8012bb4 <j60_10_TASK+0x2e0>
 801290c:	f04f 33ff 	mov.w	r3, #4294967295
 8012910:	eeb0 0a67 	vmov.f32	s0, s15
 8012914:	2201      	movs	r2, #1
 8012916:	2102      	movs	r1, #2
 8012918:	48a7      	ldr	r0, [pc, #668]	@ (8012bb8 <j60_10_TASK+0x2e4>)
 801291a:	f7ef f99b 	bl	8001c54 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[2], 3, 1, MOTOR2_INIT_POS, -1, MOTOR2_INIT_POS, 0.785f);  // Motor 2: ID=3, CAN1
 801291e:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8012bbc <j60_10_TASK+0x2e8>
 8012922:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8012bbc <j60_10_TASK+0x2e8>
 8012926:	ed9f 1aa6 	vldr	s2, [pc, #664]	@ 8012bc0 <j60_10_TASK+0x2ec>
 801292a:	eef0 0a47 	vmov.f32	s1, s14
 801292e:	f04f 33ff 	mov.w	r3, #4294967295
 8012932:	eeb0 0a67 	vmov.f32	s0, s15
 8012936:	2201      	movs	r2, #1
 8012938:	2103      	movs	r1, #3
 801293a:	48a2      	ldr	r0, [pc, #648]	@ (8012bc4 <j60_10_TASK+0x2f0>)
 801293c:	f7ef f98a 	bl	8001c54 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[3], 4, 2, MOTOR3_INIT_POS, -1, MOTOR3_INIT_POS, 0.32f);  // Motor 3: ID=4, CAN1
 8012940:	eddf 7aa1 	vldr	s15, [pc, #644]	@ 8012bc8 <j60_10_TASK+0x2f4>
 8012944:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8012bc8 <j60_10_TASK+0x2f4>
 8012948:	ed9f 1aa0 	vldr	s2, [pc, #640]	@ 8012bcc <j60_10_TASK+0x2f8>
 801294c:	eef0 0a47 	vmov.f32	s1, s14
 8012950:	f04f 33ff 	mov.w	r3, #4294967295
 8012954:	eeb0 0a67 	vmov.f32	s0, s15
 8012958:	2202      	movs	r2, #2
 801295a:	2104      	movs	r1, #4
 801295c:	489c      	ldr	r0, [pc, #624]	@ (8012bd0 <j60_10_TASK+0x2fc>)
 801295e:	f7ef f979 	bl	8001c54 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[4], 5, 2, MOTOR4_INIT_POS, -1, MOTOR4_INIT_POS, 1.1f);  // Motor 4: ID=5, CAN1
 8012962:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 8012bd4 <j60_10_TASK+0x300>
 8012966:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8012bd4 <j60_10_TASK+0x300>
 801296a:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 8012bd8 <j60_10_TASK+0x304>
 801296e:	eef0 0a47 	vmov.f32	s1, s14
 8012972:	f04f 33ff 	mov.w	r3, #4294967295
 8012976:	eeb0 0a67 	vmov.f32	s0, s15
 801297a:	2202      	movs	r2, #2
 801297c:	2105      	movs	r1, #5
 801297e:	4897      	ldr	r0, [pc, #604]	@ (8012bdc <j60_10_TASK+0x308>)
 8012980:	f7ef f968 	bl	8001c54 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[5], 6, 2, MOTOR5_INIT_POS, -1, -0.785f, MOTOR5_INIT_POS);  // Motor 5: ID=6, CAN1
 8012984:	eddf 7a8e 	vldr	s15, [pc, #568]	@ 8012bc0 <j60_10_TASK+0x2ec>
 8012988:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8012bc0 <j60_10_TASK+0x2ec>
 801298c:	eeb0 1a47 	vmov.f32	s2, s14
 8012990:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 8012bbc <j60_10_TASK+0x2e8>
 8012994:	f04f 33ff 	mov.w	r3, #4294967295
 8012998:	eeb0 0a67 	vmov.f32	s0, s15
 801299c:	2202      	movs	r2, #2
 801299e:	2106      	movs	r1, #6
 80129a0:	488f      	ldr	r0, [pc, #572]	@ (8012be0 <j60_10_TASK+0x30c>)
 80129a2:	f7ef f957 	bl	8001c54 <Init_J60_Motor>
	
	// Initialize current positions to motor initial positions
	current_positions[0] = MOTOR0_INIT_POS;
 80129a6:	4a8f      	ldr	r2, [pc, #572]	@ (8012be4 <j60_10_TASK+0x310>)
 80129a8:	4b8f      	ldr	r3, [pc, #572]	@ (8012be8 <j60_10_TASK+0x314>)
 80129aa:	601a      	str	r2, [r3, #0]
	current_positions[1] = MOTOR1_INIT_POS;
 80129ac:	4a8f      	ldr	r2, [pc, #572]	@ (8012bec <j60_10_TASK+0x318>)
 80129ae:	4b8e      	ldr	r3, [pc, #568]	@ (8012be8 <j60_10_TASK+0x314>)
 80129b0:	605a      	str	r2, [r3, #4]
	current_positions[2] = MOTOR2_INIT_POS;
 80129b2:	4a8f      	ldr	r2, [pc, #572]	@ (8012bf0 <j60_10_TASK+0x31c>)
 80129b4:	4b8c      	ldr	r3, [pc, #560]	@ (8012be8 <j60_10_TASK+0x314>)
 80129b6:	609a      	str	r2, [r3, #8]
	current_positions[3] = MOTOR3_INIT_POS;
 80129b8:	4a8e      	ldr	r2, [pc, #568]	@ (8012bf4 <j60_10_TASK+0x320>)
 80129ba:	4b8b      	ldr	r3, [pc, #556]	@ (8012be8 <j60_10_TASK+0x314>)
 80129bc:	60da      	str	r2, [r3, #12]
	current_positions[4] = MOTOR4_INIT_POS;
 80129be:	4a8e      	ldr	r2, [pc, #568]	@ (8012bf8 <j60_10_TASK+0x324>)
 80129c0:	4b89      	ldr	r3, [pc, #548]	@ (8012be8 <j60_10_TASK+0x314>)
 80129c2:	611a      	str	r2, [r3, #16]
	current_positions[5] = MOTOR5_INIT_POS;
 80129c4:	4a8d      	ldr	r2, [pc, #564]	@ (8012bfc <j60_10_TASK+0x328>)
 80129c6:	4b88      	ldr	r3, [pc, #544]	@ (8012be8 <j60_10_TASK+0x314>)
 80129c8:	615a      	str	r2, [r3, #20]
	
	Enable_J60_Motor(&j60_motor[0]);
 80129ca:	4878      	ldr	r0, [pc, #480]	@ (8012bac <j60_10_TASK+0x2d8>)
 80129cc:	f7ef f902 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(100);
 80129d0:	2064      	movs	r0, #100	@ 0x64
 80129d2:	f7fc fc6c 	bl	800f2ae <osDelay>
	Enable_J60_Motor(&j60_motor[1]);
 80129d6:	4878      	ldr	r0, [pc, #480]	@ (8012bb8 <j60_10_TASK+0x2e4>)
 80129d8:	f7ef f8fc 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(100);
 80129dc:	2064      	movs	r0, #100	@ 0x64
 80129de:	f7fc fc66 	bl	800f2ae <osDelay>
	Enable_J60_Motor(&j60_motor[2]);
 80129e2:	4878      	ldr	r0, [pc, #480]	@ (8012bc4 <j60_10_TASK+0x2f0>)
 80129e4:	f7ef f8f6 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(300);
 80129e8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80129ec:	f7fc fc5f 	bl	800f2ae <osDelay>
	Enable_J60_Motor(&j60_motor[3]);
 80129f0:	4877      	ldr	r0, [pc, #476]	@ (8012bd0 <j60_10_TASK+0x2fc>)
 80129f2:	f7ef f8ef 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(300);
 80129f6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80129fa:	f7fc fc58 	bl	800f2ae <osDelay>
	Enable_J60_Motor(&j60_motor[4]);
 80129fe:	4877      	ldr	r0, [pc, #476]	@ (8012bdc <j60_10_TASK+0x308>)
 8012a00:	f7ef f8e8 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(500);
 8012a04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8012a08:	f7fc fc51 	bl	800f2ae <osDelay>
	Enable_J60_Motor(&j60_motor[5]);
 8012a0c:	4874      	ldr	r0, [pc, #464]	@ (8012be0 <j60_10_TASK+0x30c>)
 8012a0e:	f7ef f8e1 	bl	8001bd4 <Enable_J60_Motor>
	osDelay(100);
 8012a12:	2064      	movs	r0, #100	@ 0x64
 8012a14:	f7fc fc4b 	bl	800f2ae <osDelay>
//	pc_mcu_rx_data[3] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
//	pc_mcu_rx_data[4] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
//	pc_mcu_rx_data[5] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
    
    // Play startup melody for 2 seconds before starting motor control
    Buzzer_PlayStartupMelody();
 8012a18:	f7ef f8ae 	bl	8001b78 <Buzzer_PlayStartupMelody>

    for (;;) {
        // Check if remote is online and right switch is valid (not 1)
        if (dji_remote.online == 0 || dji_remote.right_switch == 1) {
 8012a1c:	4b78      	ldr	r3, [pc, #480]	@ (8012c00 <j60_10_TASK+0x32c>)
 8012a1e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d004      	beq.n	8012a30 <j60_10_TASK+0x15c>
 8012a26:	4b76      	ldr	r3, [pc, #472]	@ (8012c00 <j60_10_TASK+0x32c>)
 8012a28:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012a2c:	2b01      	cmp	r3, #1
 8012a2e:	d17e      	bne.n	8012b2e <j60_10_TASK+0x25a>
            // Remote is offline or right switch is in position 1 (invalid)
            // Reset to initialization phase
            robot_state = INIT_PHASE;
 8012a30:	4b74      	ldr	r3, [pc, #464]	@ (8012c04 <j60_10_TASK+0x330>)
 8012a32:	2200      	movs	r2, #0
 8012a34:	701a      	strb	r2, [r3, #0]
            state_timer = 0;
 8012a36:	4b74      	ldr	r3, [pc, #464]	@ (8012c08 <j60_10_TASK+0x334>)
 8012a38:	2200      	movs	r2, #0
 8012a3a:	601a      	str	r2, [r3, #0]
            
            // Reset current positions to actual motor positions
            int start_motor, end_motor;
            if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012a3c:	2302      	movs	r3, #2
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d104      	bne.n	8012a4c <j60_10_TASK+0x178>
                start_motor = 0;
 8012a42:	2300      	movs	r3, #0
 8012a44:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 3;
 8012a46:	2303      	movs	r3, #3
 8012a48:	653b      	str	r3, [r7, #80]	@ 0x50
 8012a4a:	e00b      	b.n	8012a64 <j60_10_TASK+0x190>
            } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012a4c:	2302      	movs	r3, #2
 8012a4e:	2b01      	cmp	r3, #1
 8012a50:	d104      	bne.n	8012a5c <j60_10_TASK+0x188>
                start_motor = 3;
 8012a52:	2303      	movs	r3, #3
 8012a54:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 6;
 8012a56:	2306      	movs	r3, #6
 8012a58:	653b      	str	r3, [r7, #80]	@ 0x50
 8012a5a:	e003      	b.n	8012a64 <j60_10_TASK+0x190>
            } else { // USE_ALL_MOTORS
                start_motor = 0;
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 6;
 8012a60:	2306      	movs	r3, #6
 8012a62:	653b      	str	r3, [r7, #80]	@ 0x50
            }
            
            for (int i = start_motor; i < end_motor; i++) {
 8012a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012a68:	e00f      	b.n	8012a8a <j60_10_TASK+0x1b6>
                current_positions[i] = j60_motor[i].para.pos;
 8012a6a:	4a50      	ldr	r2, [pc, #320]	@ (8012bac <j60_10_TASK+0x2d8>)
 8012a6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a6e:	219c      	movs	r1, #156	@ 0x9c
 8012a70:	fb01 f303 	mul.w	r3, r1, r3
 8012a74:	4413      	add	r3, r2
 8012a76:	3320      	adds	r3, #32
 8012a78:	681a      	ldr	r2, [r3, #0]
 8012a7a:	495b      	ldr	r1, [pc, #364]	@ (8012be8 <j60_10_TASK+0x314>)
 8012a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a7e:	009b      	lsls	r3, r3, #2
 8012a80:	440b      	add	r3, r1
 8012a82:	601a      	str	r2, [r3, #0]
            for (int i = start_motor; i < end_motor; i++) {
 8012a84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a86:	3301      	adds	r3, #1
 8012a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012a8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a8e:	429a      	cmp	r2, r3
 8012a90:	dbeb      	blt.n	8012a6a <j60_10_TASK+0x196>
//            start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
//            end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
//            for (int i = start_motor; i < end_motor; i++) {
//                J60_Cmd_Clear(&j60_motor[i]);
//            }
            J60_Cmd_Clear(&j60_motor[0]);
 8012a92:	4846      	ldr	r0, [pc, #280]	@ (8012bac <j60_10_TASK+0x2d8>)
 8012a94:	f7ef fbe6 	bl	8002264 <J60_Cmd_Clear>
            J60_Cmd_Clear(&j60_motor[1]);
 8012a98:	4847      	ldr	r0, [pc, #284]	@ (8012bb8 <j60_10_TASK+0x2e4>)
 8012a9a:	f7ef fbe3 	bl	8002264 <J60_Cmd_Clear>
			J60_Cmd_Clear(&j60_motor[2]);
 8012a9e:	4849      	ldr	r0, [pc, #292]	@ (8012bc4 <j60_10_TASK+0x2f0>)
 8012aa0:	f7ef fbe0 	bl	8002264 <J60_Cmd_Clear>
			J60_Cmd_Clear(&j60_motor[3]);
 8012aa4:	484a      	ldr	r0, [pc, #296]	@ (8012bd0 <j60_10_TASK+0x2fc>)
 8012aa6:	f7ef fbdd 	bl	8002264 <J60_Cmd_Clear>
			J60_Cmd_Clear(&j60_motor[4]);
 8012aaa:	484c      	ldr	r0, [pc, #304]	@ (8012bdc <j60_10_TASK+0x308>)
 8012aac:	f7ef fbda 	bl	8002264 <J60_Cmd_Clear>
			J60_Cmd_Clear(&j60_motor[5]);
 8012ab0:	484b      	ldr	r0, [pc, #300]	@ (8012be0 <j60_10_TASK+0x30c>)
 8012ab2:	f7ef fbd7 	bl	8002264 <J60_Cmd_Clear>
            // pc_mcu_rx_data[3] = MOTOR3_INIT_POS;
            // pc_mcu_rx_data[4] = MOTOR4_INIT_POS;
            // pc_mcu_rx_data[5] = MOTOR5_INIT_POS;
            
            // Send commands for active motors only
            if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012ab6:	2302      	movs	r3, #2
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d10c      	bne.n	8012ad6 <j60_10_TASK+0x202>
                Send_J60_Motor_Command(&j60_motor[0]);
 8012abc:	483b      	ldr	r0, [pc, #236]	@ (8012bac <j60_10_TASK+0x2d8>)
 8012abe:	f7ef f975 	bl	8001dac <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[1]);
 8012ac2:	483d      	ldr	r0, [pc, #244]	@ (8012bb8 <j60_10_TASK+0x2e4>)
 8012ac4:	f7ef f972 	bl	8001dac <Send_J60_Motor_Command>
                osDelay(1);
 8012ac8:	2001      	movs	r0, #1
 8012aca:	f7fc fbf0 	bl	800f2ae <osDelay>
                Send_J60_Motor_Command(&j60_motor[2]);
 8012ace:	483d      	ldr	r0, [pc, #244]	@ (8012bc4 <j60_10_TASK+0x2f0>)
 8012ad0:	f7ef f96c 	bl	8001dac <Send_J60_Motor_Command>
 8012ad4:	e027      	b.n	8012b26 <j60_10_TASK+0x252>
            } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012ad6:	2302      	movs	r3, #2
 8012ad8:	2b01      	cmp	r3, #1
 8012ada:	d10c      	bne.n	8012af6 <j60_10_TASK+0x222>
                Send_J60_Motor_Command(&j60_motor[3]);
 8012adc:	483c      	ldr	r0, [pc, #240]	@ (8012bd0 <j60_10_TASK+0x2fc>)
 8012ade:	f7ef f965 	bl	8001dac <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[4]);
 8012ae2:	483e      	ldr	r0, [pc, #248]	@ (8012bdc <j60_10_TASK+0x308>)
 8012ae4:	f7ef f962 	bl	8001dac <Send_J60_Motor_Command>
                osDelay(1);
 8012ae8:	2001      	movs	r0, #1
 8012aea:	f7fc fbe0 	bl	800f2ae <osDelay>
                Send_J60_Motor_Command(&j60_motor[5]);
 8012aee:	483c      	ldr	r0, [pc, #240]	@ (8012be0 <j60_10_TASK+0x30c>)
 8012af0:	f7ef f95c 	bl	8001dac <Send_J60_Motor_Command>
 8012af4:	e017      	b.n	8012b26 <j60_10_TASK+0x252>
            } else { // USE_ALL_MOTORS
                Send_J60_Motor_Command(&j60_motor[0]);
 8012af6:	482d      	ldr	r0, [pc, #180]	@ (8012bac <j60_10_TASK+0x2d8>)
 8012af8:	f7ef f958 	bl	8001dac <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[1]);
 8012afc:	482e      	ldr	r0, [pc, #184]	@ (8012bb8 <j60_10_TASK+0x2e4>)
 8012afe:	f7ef f955 	bl	8001dac <Send_J60_Motor_Command>
                osDelay(1);
 8012b02:	2001      	movs	r0, #1
 8012b04:	f7fc fbd3 	bl	800f2ae <osDelay>
                Send_J60_Motor_Command(&j60_motor[2]);
 8012b08:	482e      	ldr	r0, [pc, #184]	@ (8012bc4 <j60_10_TASK+0x2f0>)
 8012b0a:	f7ef f94f 	bl	8001dac <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[3]);
 8012b0e:	4830      	ldr	r0, [pc, #192]	@ (8012bd0 <j60_10_TASK+0x2fc>)
 8012b10:	f7ef f94c 	bl	8001dac <Send_J60_Motor_Command>
                osDelay(1);
 8012b14:	2001      	movs	r0, #1
 8012b16:	f7fc fbca 	bl	800f2ae <osDelay>
                Send_J60_Motor_Command(&j60_motor[4]);
 8012b1a:	4830      	ldr	r0, [pc, #192]	@ (8012bdc <j60_10_TASK+0x308>)
 8012b1c:	f7ef f946 	bl	8001dac <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[5]);
 8012b20:	482f      	ldr	r0, [pc, #188]	@ (8012be0 <j60_10_TASK+0x30c>)
 8012b22:	f7ef f943 	bl	8001dac <Send_J60_Motor_Command>
            }
            osDelay(20);
 8012b26:	2014      	movs	r0, #20
 8012b28:	f7fc fbc1 	bl	800f2ae <osDelay>
            continue;
 8012b2c:	e22e      	b.n	8012f8c <j60_10_TASK+0x6b8>
        }
        
        // State machine for robot initialization and operation
        switch (robot_state) {
 8012b2e:	4b35      	ldr	r3, [pc, #212]	@ (8012c04 <j60_10_TASK+0x330>)
 8012b30:	781b      	ldrb	r3, [r3, #0]
 8012b32:	2b63      	cmp	r3, #99	@ 0x63
 8012b34:	f000 81ab 	beq.w	8012e8e <j60_10_TASK+0x5ba>
 8012b38:	2b63      	cmp	r3, #99	@ 0x63
 8012b3a:	f300 81e0 	bgt.w	8012efe <j60_10_TASK+0x62a>
 8012b3e:	2b02      	cmp	r3, #2
 8012b40:	f000 80b2 	beq.w	8012ca8 <j60_10_TASK+0x3d4>
 8012b44:	2b02      	cmp	r3, #2
 8012b46:	f300 81da 	bgt.w	8012efe <j60_10_TASK+0x62a>
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d003      	beq.n	8012b56 <j60_10_TASK+0x282>
 8012b4e:	2b01      	cmp	r3, #1
 8012b50:	f000 8087 	beq.w	8012c62 <j60_10_TASK+0x38e>
 8012b54:	e1d3      	b.n	8012efe <j60_10_TASK+0x62a>
            case INIT_PHASE:  // Case 0: Check if all motors are enabled
                if (Check_All_Motors_Enabled() && (dji_remote.right_switch == 2 || dji_remote.right_switch == 3)) {
 8012b56:	f000 fa8f 	bl	8013078 <Check_All_Motors_Enabled>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d071      	beq.n	8012c44 <j60_10_TASK+0x370>
 8012b60:	4b27      	ldr	r3, [pc, #156]	@ (8012c00 <j60_10_TASK+0x32c>)
 8012b62:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012b66:	2b02      	cmp	r3, #2
 8012b68:	d004      	beq.n	8012b74 <j60_10_TASK+0x2a0>
 8012b6a:	4b25      	ldr	r3, [pc, #148]	@ (8012c00 <j60_10_TASK+0x32c>)
 8012b6c:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012b70:	2b03      	cmp	r3, #3
 8012b72:	d167      	bne.n	8012c44 <j60_10_TASK+0x370>
                    // Reset current positions to actual motor positions before entering positioning phase
                    int start_motor, end_motor;
                    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012b74:	2302      	movs	r3, #2
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d104      	bne.n	8012b84 <j60_10_TASK+0x2b0>
                        start_motor = 0;
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
                        end_motor = 3;
 8012b7e:	2303      	movs	r3, #3
 8012b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8012b82:	e00b      	b.n	8012b9c <j60_10_TASK+0x2c8>
                    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012b84:	2302      	movs	r3, #2
 8012b86:	2b01      	cmp	r3, #1
 8012b88:	d104      	bne.n	8012b94 <j60_10_TASK+0x2c0>
                        start_motor = 3;
 8012b8a:	2303      	movs	r3, #3
 8012b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
                        end_motor = 6;
 8012b8e:	2306      	movs	r3, #6
 8012b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8012b92:	e003      	b.n	8012b9c <j60_10_TASK+0x2c8>
                    } else { // USE_ALL_MOTORS
                        start_motor = 0;
 8012b94:	2300      	movs	r3, #0
 8012b96:	64bb      	str	r3, [r7, #72]	@ 0x48
                        end_motor = 6;
 8012b98:	2306      	movs	r3, #6
 8012b9a:	647b      	str	r3, [r7, #68]	@ 0x44
                    }
                    
                    // Reset current positions to actual motor positions
                    for (int i = start_motor; i < end_motor; i++) {
 8012b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ba0:	e044      	b.n	8012c2c <j60_10_TASK+0x358>
 8012ba2:	bf00      	nop
 8012ba4:	3e75c28f 	.word	0x3e75c28f
 8012ba8:	bea3d70a 	.word	0xbea3d70a
 8012bac:	240059bc 	.word	0x240059bc
 8012bb0:	3f5c28f6 	.word	0x3f5c28f6
 8012bb4:	bf8ccccd 	.word	0xbf8ccccd
 8012bb8:	24005a58 	.word	0x24005a58
 8012bbc:	bf48f5c3 	.word	0xbf48f5c3
 8012bc0:	3f48f5c3 	.word	0x3f48f5c3
 8012bc4:	24005af4 	.word	0x24005af4
 8012bc8:	be75c28f 	.word	0xbe75c28f
 8012bcc:	3ea3d70a 	.word	0x3ea3d70a
 8012bd0:	24005b90 	.word	0x24005b90
 8012bd4:	bf5c28f6 	.word	0xbf5c28f6
 8012bd8:	3f8ccccd 	.word	0x3f8ccccd
 8012bdc:	24005c2c 	.word	0x24005c2c
 8012be0:	24005cc8 	.word	0x24005cc8
 8012be4:	3e75c28f 	.word	0x3e75c28f
 8012be8:	24005d68 	.word	0x24005d68
 8012bec:	3f5c28f6 	.word	0x3f5c28f6
 8012bf0:	bf48f5c3 	.word	0xbf48f5c3
 8012bf4:	be75c28f 	.word	0xbe75c28f
 8012bf8:	bf5c28f6 	.word	0xbf5c28f6
 8012bfc:	3f48f5c3 	.word	0x3f48f5c3
 8012c00:	24005914 	.word	0x24005914
 8012c04:	24005d98 	.word	0x24005d98
 8012c08:	24005d9c 	.word	0x24005d9c
                        current_positions[i] = j60_motor[i].para.pos;
 8012c0c:	4aa6      	ldr	r2, [pc, #664]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012c0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c10:	219c      	movs	r1, #156	@ 0x9c
 8012c12:	fb01 f303 	mul.w	r3, r1, r3
 8012c16:	4413      	add	r3, r2
 8012c18:	3320      	adds	r3, #32
 8012c1a:	681a      	ldr	r2, [r3, #0]
 8012c1c:	49a3      	ldr	r1, [pc, #652]	@ (8012eac <j60_10_TASK+0x5d8>)
 8012c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c20:	009b      	lsls	r3, r3, #2
 8012c22:	440b      	add	r3, r1
 8012c24:	601a      	str	r2, [r3, #0]
                    for (int i = start_motor; i < end_motor; i++) {
 8012c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c28:	3301      	adds	r3, #1
 8012c2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8012c2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012c2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012c30:	429a      	cmp	r2, r3
 8012c32:	dbeb      	blt.n	8012c0c <j60_10_TASK+0x338>
                    }
                    
                    robot_state = POSITIONING_PHASE;
 8012c34:	4b9e      	ldr	r3, [pc, #632]	@ (8012eb0 <j60_10_TASK+0x5dc>)
 8012c36:	2201      	movs	r2, #1
 8012c38:	701a      	strb	r2, [r3, #0]
                    state_timer = 0;
 8012c3a:	4b9e      	ldr	r3, [pc, #632]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c3c:	2200      	movs	r2, #0
 8012c3e:	601a      	str	r2, [r3, #0]
                if (Check_All_Motors_Enabled() && (dji_remote.right_switch == 2 || dji_remote.right_switch == 3)) {
 8012c40:	bf00      	nop
                    state_timer++;
                    if (state_timer > 500) {  // 5 seconds timeout
                        robot_state = ERROR_PHASE;
                    }
                }
                break;
 8012c42:	e159      	b.n	8012ef8 <j60_10_TASK+0x624>
                    state_timer++;
 8012c44:	4b9b      	ldr	r3, [pc, #620]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	3301      	adds	r3, #1
 8012c4a:	4a9a      	ldr	r2, [pc, #616]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c4c:	6013      	str	r3, [r2, #0]
                    if (state_timer > 500) {  // 5 seconds timeout
 8012c4e:	4b99      	ldr	r3, [pc, #612]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012c56:	f240 814f 	bls.w	8012ef8 <j60_10_TASK+0x624>
                        robot_state = ERROR_PHASE;
 8012c5a:	4b95      	ldr	r3, [pc, #596]	@ (8012eb0 <j60_10_TASK+0x5dc>)
 8012c5c:	2263      	movs	r2, #99	@ 0x63
 8012c5e:	701a      	strb	r2, [r3, #0]
                break;
 8012c60:	e14a      	b.n	8012ef8 <j60_10_TASK+0x624>
                
            case POSITIONING_PHASE:  // Case 1: Move motors to desired position and check feedback
                Set_Motors_To_Desired_Position();
 8012c62:	f000 facf 	bl	8013204 <Set_Motors_To_Desired_Position>
                state_timer++;
 8012c66:	4b93      	ldr	r3, [pc, #588]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	3301      	adds	r3, #1
 8012c6c:	4a91      	ldr	r2, [pc, #580]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c6e:	6013      	str	r3, [r2, #0]
                
                // Allow 3 seconds for positioning
                if (state_timer > 500) {
 8012c70:	4b90      	ldr	r3, [pc, #576]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012c78:	f240 8140 	bls.w	8012efc <j60_10_TASK+0x628>
                    if (Check_Motors_At_Position()) {
 8012c7c:	f000 fa3c 	bl	80130f8 <Check_Motors_At_Position>
 8012c80:	4603      	mov	r3, r0
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d00c      	beq.n	8012ca0 <j60_10_TASK+0x3cc>
                    	if(dji_remote.right_switch == 2){
 8012c86:	4b8c      	ldr	r3, [pc, #560]	@ (8012eb8 <j60_10_TASK+0x5e4>)
 8012c88:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012c8c:	2b02      	cmp	r3, #2
 8012c8e:	f040 8135 	bne.w	8012efc <j60_10_TASK+0x628>
                    		robot_state = NORMAL_OPERATION;
 8012c92:	4b87      	ldr	r3, [pc, #540]	@ (8012eb0 <j60_10_TASK+0x5dc>)
 8012c94:	2202      	movs	r2, #2
 8012c96:	701a      	strb	r2, [r3, #0]
                    		state_timer = 0;
 8012c98:	4b86      	ldr	r3, [pc, #536]	@ (8012eb4 <j60_10_TASK+0x5e0>)
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	601a      	str	r2, [r3, #0]

                    } else {
                        robot_state = ERROR_PHASE;  // Go to error if not at position or right switch not 2
                    }
                }
                break;
 8012c9e:	e12d      	b.n	8012efc <j60_10_TASK+0x628>
                        robot_state = ERROR_PHASE;  // Go to error if not at position or right switch not 2
 8012ca0:	4b83      	ldr	r3, [pc, #524]	@ (8012eb0 <j60_10_TASK+0x5dc>)
 8012ca2:	2263      	movs	r2, #99	@ 0x63
 8012ca4:	701a      	strb	r2, [r3, #0]
                break;
 8012ca6:	e129      	b.n	8012efc <j60_10_TASK+0x628>
                
            case NORMAL_OPERATION:  // Case 2: Normal operation
                // Check if any active motor is offline or enable failed
                {
                    uint8_t motor_error = 0;
 8012ca8:	2300      	movs	r3, #0
 8012caa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                    int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012cae:	2302      	movs	r3, #2
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d101      	bne.n	8012cb8 <j60_10_TASK+0x3e4>
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	e000      	b.n	8012cba <j60_10_TASK+0x3e6>
 8012cb8:	2303      	movs	r3, #3
 8012cba:	60bb      	str	r3, [r7, #8]
                    int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012cbc:	2302      	movs	r3, #2
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d101      	bne.n	8012cc6 <j60_10_TASK+0x3f2>
 8012cc2:	2303      	movs	r3, #3
 8012cc4:	e000      	b.n	8012cc8 <j60_10_TASK+0x3f4>
 8012cc6:	2306      	movs	r3, #6
 8012cc8:	607b      	str	r3, [r7, #4]
                    
                    for (int i = start_motor; i < end_motor; i++) {
 8012cca:	68bb      	ldr	r3, [r7, #8]
 8012ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012cce:	e01a      	b.n	8012d06 <j60_10_TASK+0x432>
                        if (j60_motor[i].para.enable_failed == 1 || j60_motor[i].para.online == 0) {
 8012cd0:	4a75      	ldr	r2, [pc, #468]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cd4:	219c      	movs	r1, #156	@ 0x9c
 8012cd6:	fb01 f303 	mul.w	r3, r1, r3
 8012cda:	4413      	add	r3, r2
 8012cdc:	3360      	adds	r3, #96	@ 0x60
 8012cde:	781b      	ldrb	r3, [r3, #0]
 8012ce0:	2b01      	cmp	r3, #1
 8012ce2:	d009      	beq.n	8012cf8 <j60_10_TASK+0x424>
 8012ce4:	4a70      	ldr	r2, [pc, #448]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ce8:	219c      	movs	r1, #156	@ 0x9c
 8012cea:	fb01 f303 	mul.w	r3, r1, r3
 8012cee:	4413      	add	r3, r2
 8012cf0:	335c      	adds	r3, #92	@ 0x5c
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d103      	bne.n	8012d00 <j60_10_TASK+0x42c>
                            motor_error = 1;
 8012cf8:	2301      	movs	r3, #1
 8012cfa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                            break;
 8012cfe:	e006      	b.n	8012d0e <j60_10_TASK+0x43a>
                    for (int i = start_motor; i < end_motor; i++) {
 8012d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d02:	3301      	adds	r3, #1
 8012d04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012d06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	429a      	cmp	r2, r3
 8012d0c:	dbe0      	blt.n	8012cd0 <j60_10_TASK+0x3fc>
                        }
                    }
                    
                    if (motor_error) {
 8012d0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d016      	beq.n	8012d44 <j60_10_TASK+0x470>
                        // Clear commands for active motors
                        for (int i = start_motor; i < end_motor; i++) {
 8012d16:	68bb      	ldr	r3, [r7, #8]
 8012d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8012d1a:	e00b      	b.n	8012d34 <j60_10_TASK+0x460>
                            J60_Cmd_Clear(&j60_motor[i]);
 8012d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012d1e:	229c      	movs	r2, #156	@ 0x9c
 8012d20:	fb02 f303 	mul.w	r3, r2, r3
 8012d24:	4a60      	ldr	r2, [pc, #384]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012d26:	4413      	add	r3, r2
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f7ef fa9b 	bl	8002264 <J60_Cmd_Clear>
                        for (int i = start_motor; i < end_motor; i++) {
 8012d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012d30:	3301      	adds	r3, #1
 8012d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8012d34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	dbef      	blt.n	8012d1c <j60_10_TASK+0x448>
                         // pc_mcu_rx_data[2] = MOTOR2_INIT_POS;
                         // pc_mcu_rx_data[3] = MOTOR3_INIT_POS;
                         // pc_mcu_rx_data[4] = MOTOR4_INIT_POS;
                         // pc_mcu_rx_data[5] = MOTOR5_INIT_POS;
                         
                         osDelay(10);
 8012d3c:	200a      	movs	r0, #10
 8012d3e:	f7fc fab6 	bl	800f2ae <osDelay>
                         continue;
 8012d42:	e123      	b.n	8012f8c <j60_10_TASK+0x6b8>
                     }
                 }
                 
                 // Safety check for active motors: Stop motor if torque exceeds 8.0 N路m for 0.5 seconds
                 {
                     uint8_t safety_error = 0;
 8012d44:	2300      	movs	r3, #0
 8012d46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                     int start_motor, end_motor;
                     
                     if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012d4a:	2302      	movs	r3, #2
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d104      	bne.n	8012d5a <j60_10_TASK+0x486>
                         start_motor = 0;
 8012d50:	2300      	movs	r3, #0
 8012d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
                         end_motor = 3;
 8012d54:	2303      	movs	r3, #3
 8012d56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012d58:	e00b      	b.n	8012d72 <j60_10_TASK+0x49e>
                     } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012d5a:	2302      	movs	r3, #2
 8012d5c:	2b01      	cmp	r3, #1
 8012d5e:	d104      	bne.n	8012d6a <j60_10_TASK+0x496>
                         start_motor = 3;
 8012d60:	2303      	movs	r3, #3
 8012d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
                         end_motor = 6;
 8012d64:	2306      	movs	r3, #6
 8012d66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012d68:	e003      	b.n	8012d72 <j60_10_TASK+0x49e>
                     } else { // USE_ALL_MOTORS
                         start_motor = 0;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                         end_motor = 6;
 8012d6e:	2306      	movs	r3, #6
 8012d70:	62bb      	str	r3, [r7, #40]	@ 0x28
                     }
                     
                     for (int i = start_motor; i < end_motor; i++) {
 8012d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d76:	e029      	b.n	8012dcc <j60_10_TASK+0x4f8>
                         if (J60_Safety_Check(&j60_motor[i], 8.0f) == 1) {
 8012d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d7a:	229c      	movs	r2, #156	@ 0x9c
 8012d7c:	fb02 f303 	mul.w	r3, r2, r3
 8012d80:	4a49      	ldr	r2, [pc, #292]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012d82:	4413      	add	r3, r2
 8012d84:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f7ef fabe 	bl	800230a <J60_Safety_Check>
 8012d8e:	4603      	mov	r3, r0
 8012d90:	2b01      	cmp	r3, #1
 8012d92:	d113      	bne.n	8012dbc <j60_10_TASK+0x4e8>
                             // Motor is over torque limit - increment violation count
                             safety_violation_count[i]++;
 8012d94:	4a49      	ldr	r2, [pc, #292]	@ (8012ebc <j60_10_TASK+0x5e8>)
 8012d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d9c:	1c5a      	adds	r2, r3, #1
 8012d9e:	4947      	ldr	r1, [pc, #284]	@ (8012ebc <j60_10_TASK+0x5e8>)
 8012da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                             
                             // Check if violation has persisted for 0.5 seconds
                             if (safety_violation_count[i] >= SAFETY_THRESHOLD_COUNT) {
 8012da6:	4a45      	ldr	r2, [pc, #276]	@ (8012ebc <j60_10_TASK+0x5e8>)
 8012da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012dae:	2232      	movs	r2, #50	@ 0x32
 8012db0:	4293      	cmp	r3, r2
 8012db2:	d308      	bcc.n	8012dc6 <j60_10_TASK+0x4f2>
                                 safety_error = 1;
 8012db4:	2301      	movs	r3, #1
 8012db6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                                 break;
 8012dba:	e00b      	b.n	8012dd4 <j60_10_TASK+0x500>
                             }
                         } else {
                             // Motor is within safe limits - reset violation count
                             safety_violation_count[i] = 0;
 8012dbc:	4a3f      	ldr	r2, [pc, #252]	@ (8012ebc <j60_10_TASK+0x5e8>)
 8012dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dc0:	2100      	movs	r1, #0
 8012dc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                     for (int i = start_motor; i < end_motor; i++) {
 8012dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dc8:	3301      	adds	r3, #1
 8012dca:	627b      	str	r3, [r7, #36]	@ 0x24
 8012dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dd0:	429a      	cmp	r2, r3
 8012dd2:	dbd1      	blt.n	8012d78 <j60_10_TASK+0x4a4>
                         }
                     }
                     
                     if (safety_error) {
 8012dd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d005      	beq.n	8012de8 <j60_10_TASK+0x514>
                         // One or more motors in safety stop - alert
                         Buzzer_Alert();
 8012ddc:	f7ee fe4a 	bl	8001a74 <Buzzer_Alert>
                         osDelay(10);
 8012de0:	200a      	movs	r0, #10
 8012de2:	f7fc fa64 	bl	800f2ae <osDelay>
                         continue;
 8012de6:	e0d1      	b.n	8012f8c <j60_10_TASK+0x6b8>
                 
                                   // Set motor commands for active motors only
                  {
                      int start_motor, end_motor;
                      
                      if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012de8:	2302      	movs	r3, #2
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d104      	bne.n	8012df8 <j60_10_TASK+0x524>
                          start_motor = 0;
 8012dee:	2300      	movs	r3, #0
 8012df0:	623b      	str	r3, [r7, #32]
                          end_motor = 3;
 8012df2:	2303      	movs	r3, #3
 8012df4:	61fb      	str	r3, [r7, #28]
 8012df6:	e00b      	b.n	8012e10 <j60_10_TASK+0x53c>
                      } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012df8:	2302      	movs	r3, #2
 8012dfa:	2b01      	cmp	r3, #1
 8012dfc:	d104      	bne.n	8012e08 <j60_10_TASK+0x534>
                          start_motor = 3;
 8012dfe:	2303      	movs	r3, #3
 8012e00:	623b      	str	r3, [r7, #32]
                          end_motor = 6;
 8012e02:	2306      	movs	r3, #6
 8012e04:	61fb      	str	r3, [r7, #28]
 8012e06:	e003      	b.n	8012e10 <j60_10_TASK+0x53c>
                      } else { // USE_ALL_MOTORS
                          start_motor = 0;
 8012e08:	2300      	movs	r3, #0
 8012e0a:	623b      	str	r3, [r7, #32]
                          end_motor = 6;
 8012e0c:	2306      	movs	r3, #6
 8012e0e:	61fb      	str	r3, [r7, #28]
                      }
                      
                      for (int i = start_motor; i < end_motor; i++) {
 8012e10:	6a3b      	ldr	r3, [r7, #32]
 8012e12:	61bb      	str	r3, [r7, #24]
 8012e14:	e036      	b.n	8012e84 <j60_10_TASK+0x5b0>
                          j60_motor[i].cmd.pos_set = pc_mcu_rx_data[i];  // Position from PC
 8012e16:	4a2a      	ldr	r2, [pc, #168]	@ (8012ec0 <j60_10_TASK+0x5ec>)
 8012e18:	69bb      	ldr	r3, [r7, #24]
 8012e1a:	009b      	lsls	r3, r3, #2
 8012e1c:	4413      	add	r3, r2
 8012e1e:	681a      	ldr	r2, [r3, #0]
 8012e20:	4921      	ldr	r1, [pc, #132]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012e22:	69bb      	ldr	r3, [r7, #24]
 8012e24:	209c      	movs	r0, #156	@ 0x9c
 8012e26:	fb00 f303 	mul.w	r3, r0, r3
 8012e2a:	440b      	add	r3, r1
 8012e2c:	3374      	adds	r3, #116	@ 0x74
 8012e2e:	601a      	str	r2, [r3, #0]
                          j60_motor[i].cmd.vel_set = 0.0f;    // No velocity
 8012e30:	4a1d      	ldr	r2, [pc, #116]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012e32:	69bb      	ldr	r3, [r7, #24]
 8012e34:	219c      	movs	r1, #156	@ 0x9c
 8012e36:	fb01 f303 	mul.w	r3, r1, r3
 8012e3a:	4413      	add	r3, r2
 8012e3c:	3378      	adds	r3, #120	@ 0x78
 8012e3e:	f04f 0200 	mov.w	r2, #0
 8012e42:	601a      	str	r2, [r3, #0]
                          j60_motor[i].cmd.kp_set = MOTOR_KP;   // Position gain
 8012e44:	4a1f      	ldr	r2, [pc, #124]	@ (8012ec4 <j60_10_TASK+0x5f0>)
 8012e46:	4918      	ldr	r1, [pc, #96]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012e48:	69bb      	ldr	r3, [r7, #24]
 8012e4a:	209c      	movs	r0, #156	@ 0x9c
 8012e4c:	fb00 f303 	mul.w	r3, r0, r3
 8012e50:	440b      	add	r3, r1
 8012e52:	337c      	adds	r3, #124	@ 0x7c
 8012e54:	601a      	str	r2, [r3, #0]
                          j60_motor[i].cmd.kd_set = MOTOR_KD;     // Damping gain
 8012e56:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8012e5a:	4913      	ldr	r1, [pc, #76]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012e5c:	69bb      	ldr	r3, [r7, #24]
 8012e5e:	209c      	movs	r0, #156	@ 0x9c
 8012e60:	fb00 f303 	mul.w	r3, r0, r3
 8012e64:	440b      	add	r3, r1
 8012e66:	3380      	adds	r3, #128	@ 0x80
 8012e68:	601a      	str	r2, [r3, #0]
                          j60_motor[i].cmd.tor_set = 0.0f;    // No torque
 8012e6a:	4a0f      	ldr	r2, [pc, #60]	@ (8012ea8 <j60_10_TASK+0x5d4>)
 8012e6c:	69bb      	ldr	r3, [r7, #24]
 8012e6e:	219c      	movs	r1, #156	@ 0x9c
 8012e70:	fb01 f303 	mul.w	r3, r1, r3
 8012e74:	4413      	add	r3, r2
 8012e76:	3384      	adds	r3, #132	@ 0x84
 8012e78:	f04f 0200 	mov.w	r2, #0
 8012e7c:	601a      	str	r2, [r3, #0]
                      for (int i = start_motor; i < end_motor; i++) {
 8012e7e:	69bb      	ldr	r3, [r7, #24]
 8012e80:	3301      	adds	r3, #1
 8012e82:	61bb      	str	r3, [r7, #24]
 8012e84:	69ba      	ldr	r2, [r7, #24]
 8012e86:	69fb      	ldr	r3, [r7, #28]
 8012e88:	429a      	cmp	r2, r3
 8012e8a:	dbc4      	blt.n	8012e16 <j60_10_TASK+0x542>
                      }
                  }
                break;
 8012e8c:	e037      	b.n	8012efe <j60_10_TASK+0x62a>
                
            case ERROR_PHASE:  // Case 99: Error handling
                // Clear commands for active motors
                {
                    int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012e8e:	2302      	movs	r3, #2
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d101      	bne.n	8012e98 <j60_10_TASK+0x5c4>
 8012e94:	2300      	movs	r3, #0
 8012e96:	e000      	b.n	8012e9a <j60_10_TASK+0x5c6>
 8012e98:	2303      	movs	r3, #3
 8012e9a:	613b      	str	r3, [r7, #16]
                    int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012e9c:	2302      	movs	r3, #2
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d112      	bne.n	8012ec8 <j60_10_TASK+0x5f4>
 8012ea2:	2303      	movs	r3, #3
 8012ea4:	e011      	b.n	8012eca <j60_10_TASK+0x5f6>
 8012ea6:	bf00      	nop
 8012ea8:	240059bc 	.word	0x240059bc
 8012eac:	24005d68 	.word	0x24005d68
 8012eb0:	24005d98 	.word	0x24005d98
 8012eb4:	24005d9c 	.word	0x24005d9c
 8012eb8:	24005914 	.word	0x24005914
 8012ebc:	24005d80 	.word	0x24005d80
 8012ec0:	24000050 	.word	0x24000050
 8012ec4:	41200000 	.word	0x41200000
 8012ec8:	2306      	movs	r3, #6
 8012eca:	60fb      	str	r3, [r7, #12]
                    for (int i = start_motor; i < end_motor; i++) {
 8012ecc:	693b      	ldr	r3, [r7, #16]
 8012ece:	617b      	str	r3, [r7, #20]
 8012ed0:	e00b      	b.n	8012eea <j60_10_TASK+0x616>
                        J60_Cmd_Clear(&j60_motor[i]);
 8012ed2:	697b      	ldr	r3, [r7, #20]
 8012ed4:	229c      	movs	r2, #156	@ 0x9c
 8012ed6:	fb02 f303 	mul.w	r3, r2, r3
 8012eda:	4a2d      	ldr	r2, [pc, #180]	@ (8012f90 <j60_10_TASK+0x6bc>)
 8012edc:	4413      	add	r3, r2
 8012ede:	4618      	mov	r0, r3
 8012ee0:	f7ef f9c0 	bl	8002264 <J60_Cmd_Clear>
                    for (int i = start_motor; i < end_motor; i++) {
 8012ee4:	697b      	ldr	r3, [r7, #20]
 8012ee6:	3301      	adds	r3, #1
 8012ee8:	617b      	str	r3, [r7, #20]
 8012eea:	697a      	ldr	r2, [r7, #20]
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	429a      	cmp	r2, r3
 8012ef0:	dbef      	blt.n	8012ed2 <j60_10_TASK+0x5fe>
                    }
                }
                
                // Start beeping
                Buzzer_Alert();
 8012ef2:	f7ee fdbf 	bl	8001a74 <Buzzer_Alert>
                
                // Stay in error state until remote is cycled
                break;
 8012ef6:	e002      	b.n	8012efe <j60_10_TASK+0x62a>
                break;
 8012ef8:	bf00      	nop
 8012efa:	e000      	b.n	8012efe <j60_10_TASK+0x62a>
                break;
 8012efc:	bf00      	nop
        }
        
        // Send commands to active motors only
        if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012efe:	2302      	movs	r3, #2
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d10c      	bne.n	8012f1e <j60_10_TASK+0x64a>
            Send_J60_Motor_Command(&j60_motor[0]);
 8012f04:	4822      	ldr	r0, [pc, #136]	@ (8012f90 <j60_10_TASK+0x6bc>)
 8012f06:	f7ee ff51 	bl	8001dac <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[1]);
 8012f0a:	4822      	ldr	r0, [pc, #136]	@ (8012f94 <j60_10_TASK+0x6c0>)
 8012f0c:	f7ee ff4e 	bl	8001dac <Send_J60_Motor_Command>
            osDelay(1);
 8012f10:	2001      	movs	r0, #1
 8012f12:	f7fc f9cc 	bl	800f2ae <osDelay>
            Send_J60_Motor_Command(&j60_motor[2]);
 8012f16:	4820      	ldr	r0, [pc, #128]	@ (8012f98 <j60_10_TASK+0x6c4>)
 8012f18:	f7ee ff48 	bl	8001dac <Send_J60_Motor_Command>
 8012f1c:	e027      	b.n	8012f6e <j60_10_TASK+0x69a>
        } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012f1e:	2302      	movs	r3, #2
 8012f20:	2b01      	cmp	r3, #1
 8012f22:	d10c      	bne.n	8012f3e <j60_10_TASK+0x66a>
            Send_J60_Motor_Command(&j60_motor[3]);
 8012f24:	481d      	ldr	r0, [pc, #116]	@ (8012f9c <j60_10_TASK+0x6c8>)
 8012f26:	f7ee ff41 	bl	8001dac <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[4]);
 8012f2a:	481d      	ldr	r0, [pc, #116]	@ (8012fa0 <j60_10_TASK+0x6cc>)
 8012f2c:	f7ee ff3e 	bl	8001dac <Send_J60_Motor_Command>
            osDelay(1);
 8012f30:	2001      	movs	r0, #1
 8012f32:	f7fc f9bc 	bl	800f2ae <osDelay>
            Send_J60_Motor_Command(&j60_motor[5]);
 8012f36:	481b      	ldr	r0, [pc, #108]	@ (8012fa4 <j60_10_TASK+0x6d0>)
 8012f38:	f7ee ff38 	bl	8001dac <Send_J60_Motor_Command>
 8012f3c:	e017      	b.n	8012f6e <j60_10_TASK+0x69a>
        } else { // USE_ALL_MOTORS
            Send_J60_Motor_Command(&j60_motor[0]);
 8012f3e:	4814      	ldr	r0, [pc, #80]	@ (8012f90 <j60_10_TASK+0x6bc>)
 8012f40:	f7ee ff34 	bl	8001dac <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[1]);
 8012f44:	4813      	ldr	r0, [pc, #76]	@ (8012f94 <j60_10_TASK+0x6c0>)
 8012f46:	f7ee ff31 	bl	8001dac <Send_J60_Motor_Command>
            osDelay(1);
 8012f4a:	2001      	movs	r0, #1
 8012f4c:	f7fc f9af 	bl	800f2ae <osDelay>
            Send_J60_Motor_Command(&j60_motor[2]);
 8012f50:	4811      	ldr	r0, [pc, #68]	@ (8012f98 <j60_10_TASK+0x6c4>)
 8012f52:	f7ee ff2b 	bl	8001dac <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[3]);
 8012f56:	4811      	ldr	r0, [pc, #68]	@ (8012f9c <j60_10_TASK+0x6c8>)
 8012f58:	f7ee ff28 	bl	8001dac <Send_J60_Motor_Command>
            osDelay(1);
 8012f5c:	2001      	movs	r0, #1
 8012f5e:	f7fc f9a6 	bl	800f2ae <osDelay>
            Send_J60_Motor_Command(&j60_motor[4]);
 8012f62:	480f      	ldr	r0, [pc, #60]	@ (8012fa0 <j60_10_TASK+0x6cc>)
 8012f64:	f7ee ff22 	bl	8001dac <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[5]);
 8012f68:	480e      	ldr	r0, [pc, #56]	@ (8012fa4 <j60_10_TASK+0x6d0>)
 8012f6a:	f7ee ff1f 	bl	8001dac <Send_J60_Motor_Command>
        }
        
        // Increment time (10ms per loop = 0.01 seconds)
        time_counter += 0.01f;
 8012f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8012fa8 <j60_10_TASK+0x6d4>)
 8012f70:	edd3 7a00 	vldr	s15, [r3]
 8012f74:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8012fac <j60_10_TASK+0x6d8>
 8012f78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8012fa8 <j60_10_TASK+0x6d4>)
 8012f7e:	edc3 7a00 	vstr	s15, [r3]
        J60_10_MOTOR_ONLINE_CHECK();
 8012f82:	f000 f815 	bl	8012fb0 <J60_10_MOTOR_ONLINE_CHECK>
        // DJI_NDJ_REMOTE_CHECK_ONLINE(); // Check remote online status
        osDelay(10);  // Wait 10ms for reasonable CAN bus timing
 8012f86:	200a      	movs	r0, #10
 8012f88:	f7fc f991 	bl	800f2ae <osDelay>
        if (dji_remote.online == 0 || dji_remote.right_switch == 1) {
 8012f8c:	e546      	b.n	8012a1c <j60_10_TASK+0x148>
 8012f8e:	bf00      	nop
 8012f90:	240059bc 	.word	0x240059bc
 8012f94:	24005a58 	.word	0x24005a58
 8012f98:	24005af4 	.word	0x24005af4
 8012f9c:	24005b90 	.word	0x24005b90
 8012fa0:	24005c2c 	.word	0x24005c2c
 8012fa4:	24005cc8 	.word	0x24005cc8
 8012fa8:	24005d64 	.word	0x24005d64
 8012fac:	3c23d70a 	.word	0x3c23d70a

08012fb0 <J60_10_MOTOR_ONLINE_CHECK>:
    }
}

void J60_10_MOTOR_ONLINE_CHECK(void){
 8012fb0:	b480      	push	{r7}
 8012fb2:	b085      	sub	sp, #20
 8012fb4:	af00      	add	r7, sp, #0
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012fb6:	2302      	movs	r3, #2
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d104      	bne.n	8012fc6 <J60_10_MOTOR_ONLINE_CHECK+0x16>
        start_motor = 0;
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	60fb      	str	r3, [r7, #12]
        end_motor = 3;
 8012fc0:	2303      	movs	r3, #3
 8012fc2:	60bb      	str	r3, [r7, #8]
 8012fc4:	e00b      	b.n	8012fde <J60_10_MOTOR_ONLINE_CHECK+0x2e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012fc6:	2302      	movs	r3, #2
 8012fc8:	2b01      	cmp	r3, #1
 8012fca:	d104      	bne.n	8012fd6 <J60_10_MOTOR_ONLINE_CHECK+0x26>
        start_motor = 3;
 8012fcc:	2303      	movs	r3, #3
 8012fce:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012fd0:	2306      	movs	r3, #6
 8012fd2:	60bb      	str	r3, [r7, #8]
 8012fd4:	e003      	b.n	8012fde <J60_10_MOTOR_ONLINE_CHECK+0x2e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012fda:	2306      	movs	r3, #6
 8012fdc:	60bb      	str	r3, [r7, #8]
    }
    
    // Check online status for active motors only
    for (int i = start_motor; i < end_motor; i++) {
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	607b      	str	r3, [r7, #4]
 8012fe2:	e01f      	b.n	8013024 <J60_10_MOTOR_ONLINE_CHECK+0x74>
        if (j60_motor[i].para.ping > 5){
 8012fe4:	4a23      	ldr	r2, [pc, #140]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	219c      	movs	r1, #156	@ 0x9c
 8012fea:	fb01 f303 	mul.w	r3, r1, r3
 8012fee:	4413      	add	r3, r2
 8012ff0:	3358      	adds	r3, #88	@ 0x58
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	2b05      	cmp	r3, #5
 8012ff6:	dd09      	ble.n	801300c <J60_10_MOTOR_ONLINE_CHECK+0x5c>
            j60_motor[i].para.online = 0;
 8012ff8:	4a1e      	ldr	r2, [pc, #120]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	219c      	movs	r1, #156	@ 0x9c
 8012ffe:	fb01 f303 	mul.w	r3, r1, r3
 8013002:	4413      	add	r3, r2
 8013004:	335c      	adds	r3, #92	@ 0x5c
 8013006:	2200      	movs	r2, #0
 8013008:	601a      	str	r2, [r3, #0]
 801300a:	e008      	b.n	801301e <J60_10_MOTOR_ONLINE_CHECK+0x6e>
        }else{
            j60_motor[i].para.online = 1;
 801300c:	4a19      	ldr	r2, [pc, #100]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	219c      	movs	r1, #156	@ 0x9c
 8013012:	fb01 f303 	mul.w	r3, r1, r3
 8013016:	4413      	add	r3, r2
 8013018:	335c      	adds	r3, #92	@ 0x5c
 801301a:	2201      	movs	r2, #1
 801301c:	601a      	str	r2, [r3, #0]
    for (int i = start_motor; i < end_motor; i++) {
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	3301      	adds	r3, #1
 8013022:	607b      	str	r3, [r7, #4]
 8013024:	687a      	ldr	r2, [r7, #4]
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	429a      	cmp	r2, r3
 801302a:	dbdb      	blt.n	8012fe4 <J60_10_MOTOR_ONLINE_CHECK+0x34>
        }
    }
    
    // Set inactive motors as offline to avoid interference (only if not using all motors)
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 801302c:	2302      	movs	r3, #2
 801302e:	2b00      	cmp	r3, #0
 8013030:	d10c      	bne.n	801304c <J60_10_MOTOR_ONLINE_CHECK+0x9c>
        // Motors 3,4,5 are inactive
        j60_motor[3].para.online = 0;
 8013032:	4b10      	ldr	r3, [pc, #64]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8013034:	2200      	movs	r2, #0
 8013036:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
        j60_motor[4].para.online = 0;
 801303a:	4b0e      	ldr	r3, [pc, #56]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 801303c:	2200      	movs	r2, #0
 801303e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
        j60_motor[5].para.online = 0;
 8013042:	4b0c      	ldr	r3, [pc, #48]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8013044:	2200      	movs	r2, #0
 8013046:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368
        j60_motor[0].para.online = 0;
        j60_motor[1].para.online = 0;
        j60_motor[2].para.online = 0;
    }
    // If USE_ALL_MOTORS, no motors need to be set offline
}
 801304a:	e00d      	b.n	8013068 <J60_10_MOTOR_ONLINE_CHECK+0xb8>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 801304c:	2302      	movs	r3, #2
 801304e:	2b01      	cmp	r3, #1
 8013050:	d10a      	bne.n	8013068 <J60_10_MOTOR_ONLINE_CHECK+0xb8>
        j60_motor[0].para.online = 0;
 8013052:	4b08      	ldr	r3, [pc, #32]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8013054:	2200      	movs	r2, #0
 8013056:	65da      	str	r2, [r3, #92]	@ 0x5c
        j60_motor[1].para.online = 0;
 8013058:	4b06      	ldr	r3, [pc, #24]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 801305a:	2200      	movs	r2, #0
 801305c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        j60_motor[2].para.online = 0;
 8013060:	4b04      	ldr	r3, [pc, #16]	@ (8013074 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8013062:	2200      	movs	r2, #0
 8013064:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
}
 8013068:	bf00      	nop
 801306a:	3714      	adds	r7, #20
 801306c:	46bd      	mov	sp, r7
 801306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013072:	4770      	bx	lr
 8013074:	240059bc 	.word	0x240059bc

08013078 <Check_All_Motors_Enabled>:

uint8_t Check_All_Motors_Enabled(void) {
 8013078:	b480      	push	{r7}
 801307a:	b085      	sub	sp, #20
 801307c:	af00      	add	r7, sp, #0
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 801307e:	2302      	movs	r3, #2
 8013080:	2b00      	cmp	r3, #0
 8013082:	d104      	bne.n	801308e <Check_All_Motors_Enabled+0x16>
        start_motor = 0;
 8013084:	2300      	movs	r3, #0
 8013086:	60fb      	str	r3, [r7, #12]
        end_motor = 3;
 8013088:	2303      	movs	r3, #3
 801308a:	60bb      	str	r3, [r7, #8]
 801308c:	e00b      	b.n	80130a6 <Check_All_Motors_Enabled+0x2e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 801308e:	2302      	movs	r3, #2
 8013090:	2b01      	cmp	r3, #1
 8013092:	d104      	bne.n	801309e <Check_All_Motors_Enabled+0x26>
        start_motor = 3;
 8013094:	2303      	movs	r3, #3
 8013096:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8013098:	2306      	movs	r3, #6
 801309a:	60bb      	str	r3, [r7, #8]
 801309c:	e003      	b.n	80130a6 <Check_All_Motors_Enabled+0x2e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 801309e:	2300      	movs	r3, #0
 80130a0:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 80130a2:	2306      	movs	r3, #6
 80130a4:	60bb      	str	r3, [r7, #8]
    }
    
    for (int i = start_motor; i < end_motor; i++) {
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	607b      	str	r3, [r7, #4]
 80130aa:	e018      	b.n	80130de <Check_All_Motors_Enabled+0x66>
        if (j60_motor[i].para.enable_failed == 1 || j60_motor[i].para.online == 0) {
 80130ac:	4a11      	ldr	r2, [pc, #68]	@ (80130f4 <Check_All_Motors_Enabled+0x7c>)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	219c      	movs	r1, #156	@ 0x9c
 80130b2:	fb01 f303 	mul.w	r3, r1, r3
 80130b6:	4413      	add	r3, r2
 80130b8:	3360      	adds	r3, #96	@ 0x60
 80130ba:	781b      	ldrb	r3, [r3, #0]
 80130bc:	2b01      	cmp	r3, #1
 80130be:	d009      	beq.n	80130d4 <Check_All_Motors_Enabled+0x5c>
 80130c0:	4a0c      	ldr	r2, [pc, #48]	@ (80130f4 <Check_All_Motors_Enabled+0x7c>)
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	219c      	movs	r1, #156	@ 0x9c
 80130c6:	fb01 f303 	mul.w	r3, r1, r3
 80130ca:	4413      	add	r3, r2
 80130cc:	335c      	adds	r3, #92	@ 0x5c
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d101      	bne.n	80130d8 <Check_All_Motors_Enabled+0x60>
            return 0; // Not all motors enabled or online
 80130d4:	2300      	movs	r3, #0
 80130d6:	e007      	b.n	80130e8 <Check_All_Motors_Enabled+0x70>
    for (int i = start_motor; i < end_motor; i++) {
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	3301      	adds	r3, #1
 80130dc:	607b      	str	r3, [r7, #4]
 80130de:	687a      	ldr	r2, [r7, #4]
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	429a      	cmp	r2, r3
 80130e4:	dbe2      	blt.n	80130ac <Check_All_Motors_Enabled+0x34>
        }
    }
    return 1; // All motors enabled and online
 80130e6:	2301      	movs	r3, #1
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	3714      	adds	r7, #20
 80130ec:	46bd      	mov	sp, r7
 80130ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f2:	4770      	bx	lr
 80130f4:	240059bc 	.word	0x240059bc

080130f8 <Check_Motors_At_Position>:

uint8_t Check_Motors_At_Position(void) {
 80130f8:	b480      	push	{r7}
 80130fa:	b08b      	sub	sp, #44	@ 0x2c
 80130fc:	af00      	add	r7, sp, #0
    float desired_positions[6] = {MOTOR0_DESIRED_POS, MOTOR1_DESIRED_POS, MOTOR2_DESIRED_POS, 
 80130fe:	f04f 0300 	mov.w	r3, #0
 8013102:	603b      	str	r3, [r7, #0]
 8013104:	f04f 0300 	mov.w	r3, #0
 8013108:	607b      	str	r3, [r7, #4]
 801310a:	4b38      	ldr	r3, [pc, #224]	@ (80131ec <Check_Motors_At_Position+0xf4>)
 801310c:	60bb      	str	r3, [r7, #8]
 801310e:	f04f 0300 	mov.w	r3, #0
 8013112:	60fb      	str	r3, [r7, #12]
 8013114:	f04f 0300 	mov.w	r3, #0
 8013118:	613b      	str	r3, [r7, #16]
 801311a:	4b35      	ldr	r3, [pc, #212]	@ (80131f0 <Check_Motors_At_Position+0xf8>)
 801311c:	617b      	str	r3, [r7, #20]
                                  MOTOR3_DESIRED_POS, MOTOR4_DESIRED_POS, MOTOR5_DESIRED_POS};
    
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 801311e:	2302      	movs	r3, #2
 8013120:	2b00      	cmp	r3, #0
 8013122:	d104      	bne.n	801312e <Check_Motors_At_Position+0x36>
        start_motor = 0;
 8013124:	2300      	movs	r3, #0
 8013126:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 3;
 8013128:	2303      	movs	r3, #3
 801312a:	623b      	str	r3, [r7, #32]
 801312c:	e00b      	b.n	8013146 <Check_Motors_At_Position+0x4e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 801312e:	2302      	movs	r3, #2
 8013130:	2b01      	cmp	r3, #1
 8013132:	d104      	bne.n	801313e <Check_Motors_At_Position+0x46>
        start_motor = 3;
 8013134:	2303      	movs	r3, #3
 8013136:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013138:	2306      	movs	r3, #6
 801313a:	623b      	str	r3, [r7, #32]
 801313c:	e003      	b.n	8013146 <Check_Motors_At_Position+0x4e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 801313e:	2300      	movs	r3, #0
 8013140:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013142:	2306      	movs	r3, #6
 8013144:	623b      	str	r3, [r7, #32]
    }
    
    // First check if all current_positions have reached desired positions
    for (int i = start_motor; i < end_motor; i++) {
 8013146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013148:	61fb      	str	r3, [r7, #28]
 801314a:	e01c      	b.n	8013186 <Check_Motors_At_Position+0x8e>
        if (fabs(current_positions[i] - desired_positions[i]) > 0.001f) {
 801314c:	4a29      	ldr	r2, [pc, #164]	@ (80131f4 <Check_Motors_At_Position+0xfc>)
 801314e:	69fb      	ldr	r3, [r7, #28]
 8013150:	009b      	lsls	r3, r3, #2
 8013152:	4413      	add	r3, r2
 8013154:	ed93 7a00 	vldr	s14, [r3]
 8013158:	69fb      	ldr	r3, [r7, #28]
 801315a:	009b      	lsls	r3, r3, #2
 801315c:	3328      	adds	r3, #40	@ 0x28
 801315e:	443b      	add	r3, r7
 8013160:	3b28      	subs	r3, #40	@ 0x28
 8013162:	edd3 7a00 	vldr	s15, [r3]
 8013166:	ee77 7a67 	vsub.f32	s15, s14, s15
 801316a:	eef0 7ae7 	vabs.f32	s15, s15
 801316e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80131f8 <Check_Motors_At_Position+0x100>
 8013172:	eef4 7ac7 	vcmpe.f32	s15, s14
 8013176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801317a:	dd01      	ble.n	8013180 <Check_Motors_At_Position+0x88>
            return 0; // Not all target positions have been reached
 801317c:	2300      	movs	r3, #0
 801317e:	e02e      	b.n	80131de <Check_Motors_At_Position+0xe6>
    for (int i = start_motor; i < end_motor; i++) {
 8013180:	69fb      	ldr	r3, [r7, #28]
 8013182:	3301      	adds	r3, #1
 8013184:	61fb      	str	r3, [r7, #28]
 8013186:	69fa      	ldr	r2, [r7, #28]
 8013188:	6a3b      	ldr	r3, [r7, #32]
 801318a:	429a      	cmp	r2, r3
 801318c:	dbde      	blt.n	801314c <Check_Motors_At_Position+0x54>
        }
    }
    
    // Then check if the actual motor positions match the target positions
    for (int i = start_motor; i < end_motor; i++) {
 801318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013190:	61bb      	str	r3, [r7, #24]
 8013192:	e01f      	b.n	80131d4 <Check_Motors_At_Position+0xdc>
        // Check if the motor's current position is within the tolerance of its desired position
        if (fabs(j60_motor[i].para.pos - desired_positions[i]) > POSITION_TOLERANCE) {
 8013194:	4a19      	ldr	r2, [pc, #100]	@ (80131fc <Check_Motors_At_Position+0x104>)
 8013196:	69bb      	ldr	r3, [r7, #24]
 8013198:	219c      	movs	r1, #156	@ 0x9c
 801319a:	fb01 f303 	mul.w	r3, r1, r3
 801319e:	4413      	add	r3, r2
 80131a0:	3320      	adds	r3, #32
 80131a2:	ed93 7a00 	vldr	s14, [r3]
 80131a6:	69bb      	ldr	r3, [r7, #24]
 80131a8:	009b      	lsls	r3, r3, #2
 80131aa:	3328      	adds	r3, #40	@ 0x28
 80131ac:	443b      	add	r3, r7
 80131ae:	3b28      	subs	r3, #40	@ 0x28
 80131b0:	edd3 7a00 	vldr	s15, [r3]
 80131b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80131b8:	eef0 7ae7 	vabs.f32	s15, s15
 80131bc:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8013200 <Check_Motors_At_Position+0x108>
 80131c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80131c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131c8:	dd01      	ble.n	80131ce <Check_Motors_At_Position+0xd6>
            return 0; // Not all motors at desired position
 80131ca:	2300      	movs	r3, #0
 80131cc:	e007      	b.n	80131de <Check_Motors_At_Position+0xe6>
    for (int i = start_motor; i < end_motor; i++) {
 80131ce:	69bb      	ldr	r3, [r7, #24]
 80131d0:	3301      	adds	r3, #1
 80131d2:	61bb      	str	r3, [r7, #24]
 80131d4:	69ba      	ldr	r2, [r7, #24]
 80131d6:	6a3b      	ldr	r3, [r7, #32]
 80131d8:	429a      	cmp	r2, r3
 80131da:	dbdb      	blt.n	8013194 <Check_Motors_At_Position+0x9c>
        }
    }
    return 1; // All motors at desired position
 80131dc:	2301      	movs	r3, #1
}
 80131de:	4618      	mov	r0, r3
 80131e0:	372c      	adds	r7, #44	@ 0x2c
 80131e2:	46bd      	mov	sp, r7
 80131e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e8:	4770      	bx	lr
 80131ea:	bf00      	nop
 80131ec:	bf48f5c3 	.word	0xbf48f5c3
 80131f0:	3f48f5c3 	.word	0x3f48f5c3
 80131f4:	24005d68 	.word	0x24005d68
 80131f8:	3a83126f 	.word	0x3a83126f
 80131fc:	240059bc 	.word	0x240059bc
 8013200:	3d4ccccd 	.word	0x3d4ccccd

08013204 <Set_Motors_To_Desired_Position>:

void Set_Motors_To_Desired_Position(void) {
 8013204:	b480      	push	{r7}
 8013206:	b08b      	sub	sp, #44	@ 0x2c
 8013208:	af00      	add	r7, sp, #0
    float desired_positions[6] = {MOTOR0_DESIRED_POS, MOTOR1_DESIRED_POS, MOTOR2_DESIRED_POS, 
 801320a:	f04f 0300 	mov.w	r3, #0
 801320e:	603b      	str	r3, [r7, #0]
 8013210:	f04f 0300 	mov.w	r3, #0
 8013214:	607b      	str	r3, [r7, #4]
 8013216:	4b59      	ldr	r3, [pc, #356]	@ (801337c <Set_Motors_To_Desired_Position+0x178>)
 8013218:	60bb      	str	r3, [r7, #8]
 801321a:	f04f 0300 	mov.w	r3, #0
 801321e:	60fb      	str	r3, [r7, #12]
 8013220:	f04f 0300 	mov.w	r3, #0
 8013224:	613b      	str	r3, [r7, #16]
 8013226:	4b56      	ldr	r3, [pc, #344]	@ (8013380 <Set_Motors_To_Desired_Position+0x17c>)
 8013228:	617b      	str	r3, [r7, #20]
                                  MOTOR3_DESIRED_POS, MOTOR4_DESIRED_POS, MOTOR5_DESIRED_POS};
    
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 801322a:	2302      	movs	r3, #2
 801322c:	2b00      	cmp	r3, #0
 801322e:	d104      	bne.n	801323a <Set_Motors_To_Desired_Position+0x36>
        start_motor = 0;
 8013230:	2300      	movs	r3, #0
 8013232:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 3;
 8013234:	2303      	movs	r3, #3
 8013236:	623b      	str	r3, [r7, #32]
 8013238:	e00b      	b.n	8013252 <Set_Motors_To_Desired_Position+0x4e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 801323a:	2302      	movs	r3, #2
 801323c:	2b01      	cmp	r3, #1
 801323e:	d104      	bne.n	801324a <Set_Motors_To_Desired_Position+0x46>
        start_motor = 3;
 8013240:	2303      	movs	r3, #3
 8013242:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013244:	2306      	movs	r3, #6
 8013246:	623b      	str	r3, [r7, #32]
 8013248:	e003      	b.n	8013252 <Set_Motors_To_Desired_Position+0x4e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 801324a:	2300      	movs	r3, #0
 801324c:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 801324e:	2306      	movs	r3, #6
 8013250:	623b      	str	r3, [r7, #32]
    }
    
    // Gradually move each motor's position toward the desired position
    for (int i = start_motor; i < end_motor; i++) {
 8013252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013254:	61fb      	str	r3, [r7, #28]
 8013256:	e085      	b.n	8013364 <Set_Motors_To_Desired_Position+0x160>
        // Calculate position difference
        float pos_diff = desired_positions[i] - current_positions[i];
 8013258:	69fb      	ldr	r3, [r7, #28]
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	3328      	adds	r3, #40	@ 0x28
 801325e:	443b      	add	r3, r7
 8013260:	3b28      	subs	r3, #40	@ 0x28
 8013262:	ed93 7a00 	vldr	s14, [r3]
 8013266:	4a47      	ldr	r2, [pc, #284]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 8013268:	69fb      	ldr	r3, [r7, #28]
 801326a:	009b      	lsls	r3, r3, #2
 801326c:	4413      	add	r3, r2
 801326e:	edd3 7a00 	vldr	s15, [r3]
 8013272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013276:	edc7 7a06 	vstr	s15, [r7, #24]
        
        // Increment position by a small amount toward the desired position
        if (fabs(pos_diff) < POSITION_INCREMENT) {
 801327a:	edd7 7a06 	vldr	s15, [r7, #24]
 801327e:	eef0 7ae7 	vabs.f32	s15, s15
 8013282:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8013388 <Set_Motors_To_Desired_Position+0x184>
 8013286:	eef4 7ac7 	vcmpe.f32	s15, s14
 801328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801328e:	d50b      	bpl.n	80132a8 <Set_Motors_To_Desired_Position+0xa4>
            // If close enough, just set to the desired position
            current_positions[i] = desired_positions[i];
 8013290:	69fb      	ldr	r3, [r7, #28]
 8013292:	009b      	lsls	r3, r3, #2
 8013294:	3328      	adds	r3, #40	@ 0x28
 8013296:	443b      	add	r3, r7
 8013298:	3b28      	subs	r3, #40	@ 0x28
 801329a:	681a      	ldr	r2, [r3, #0]
 801329c:	4939      	ldr	r1, [pc, #228]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 801329e:	69fb      	ldr	r3, [r7, #28]
 80132a0:	009b      	lsls	r3, r3, #2
 80132a2:	440b      	add	r3, r1
 80132a4:	601a      	str	r2, [r3, #0]
 80132a6:	e027      	b.n	80132f8 <Set_Motors_To_Desired_Position+0xf4>
        } else if (pos_diff > 0) {
 80132a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80132ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80132b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132b4:	dd10      	ble.n	80132d8 <Set_Motors_To_Desired_Position+0xd4>
            // Move toward positive direction
            current_positions[i] += POSITION_INCREMENT;
 80132b6:	4a33      	ldr	r2, [pc, #204]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 80132b8:	69fb      	ldr	r3, [r7, #28]
 80132ba:	009b      	lsls	r3, r3, #2
 80132bc:	4413      	add	r3, r2
 80132be:	edd3 7a00 	vldr	s15, [r3]
 80132c2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013388 <Set_Motors_To_Desired_Position+0x184>
 80132c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80132ca:	4a2e      	ldr	r2, [pc, #184]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 80132cc:	69fb      	ldr	r3, [r7, #28]
 80132ce:	009b      	lsls	r3, r3, #2
 80132d0:	4413      	add	r3, r2
 80132d2:	edc3 7a00 	vstr	s15, [r3]
 80132d6:	e00f      	b.n	80132f8 <Set_Motors_To_Desired_Position+0xf4>
        } else {
            // Move toward negative direction
            current_positions[i] -= POSITION_INCREMENT;
 80132d8:	4a2a      	ldr	r2, [pc, #168]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 80132da:	69fb      	ldr	r3, [r7, #28]
 80132dc:	009b      	lsls	r3, r3, #2
 80132de:	4413      	add	r3, r2
 80132e0:	edd3 7a00 	vldr	s15, [r3]
 80132e4:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8013388 <Set_Motors_To_Desired_Position+0x184>
 80132e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80132ec:	4a25      	ldr	r2, [pc, #148]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 80132ee:	69fb      	ldr	r3, [r7, #28]
 80132f0:	009b      	lsls	r3, r3, #2
 80132f2:	4413      	add	r3, r2
 80132f4:	edc3 7a00 	vstr	s15, [r3]
        }
        
        // Set the incremented position
        j60_motor[i].cmd.pos_set = current_positions[i];
 80132f8:	4a22      	ldr	r2, [pc, #136]	@ (8013384 <Set_Motors_To_Desired_Position+0x180>)
 80132fa:	69fb      	ldr	r3, [r7, #28]
 80132fc:	009b      	lsls	r3, r3, #2
 80132fe:	4413      	add	r3, r2
 8013300:	681a      	ldr	r2, [r3, #0]
 8013302:	4922      	ldr	r1, [pc, #136]	@ (801338c <Set_Motors_To_Desired_Position+0x188>)
 8013304:	69fb      	ldr	r3, [r7, #28]
 8013306:	209c      	movs	r0, #156	@ 0x9c
 8013308:	fb00 f303 	mul.w	r3, r0, r3
 801330c:	440b      	add	r3, r1
 801330e:	3374      	adds	r3, #116	@ 0x74
 8013310:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.vel_set = 0.0f;
 8013312:	4a1e      	ldr	r2, [pc, #120]	@ (801338c <Set_Motors_To_Desired_Position+0x188>)
 8013314:	69fb      	ldr	r3, [r7, #28]
 8013316:	219c      	movs	r1, #156	@ 0x9c
 8013318:	fb01 f303 	mul.w	r3, r1, r3
 801331c:	4413      	add	r3, r2
 801331e:	3378      	adds	r3, #120	@ 0x78
 8013320:	f04f 0200 	mov.w	r2, #0
 8013324:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.kp_set = 30.0f;  // Normal gain for accurate positioning
 8013326:	4a19      	ldr	r2, [pc, #100]	@ (801338c <Set_Motors_To_Desired_Position+0x188>)
 8013328:	69fb      	ldr	r3, [r7, #28]
 801332a:	219c      	movs	r1, #156	@ 0x9c
 801332c:	fb01 f303 	mul.w	r3, r1, r3
 8013330:	4413      	add	r3, r2
 8013332:	337c      	adds	r3, #124	@ 0x7c
 8013334:	4a16      	ldr	r2, [pc, #88]	@ (8013390 <Set_Motors_To_Desired_Position+0x18c>)
 8013336:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.kd_set = 3.0f;   // Normal damping for stability
 8013338:	4a14      	ldr	r2, [pc, #80]	@ (801338c <Set_Motors_To_Desired_Position+0x188>)
 801333a:	69fb      	ldr	r3, [r7, #28]
 801333c:	219c      	movs	r1, #156	@ 0x9c
 801333e:	fb01 f303 	mul.w	r3, r1, r3
 8013342:	4413      	add	r3, r2
 8013344:	3380      	adds	r3, #128	@ 0x80
 8013346:	4a13      	ldr	r2, [pc, #76]	@ (8013394 <Set_Motors_To_Desired_Position+0x190>)
 8013348:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.tor_set = 0.0f;
 801334a:	4a10      	ldr	r2, [pc, #64]	@ (801338c <Set_Motors_To_Desired_Position+0x188>)
 801334c:	69fb      	ldr	r3, [r7, #28]
 801334e:	219c      	movs	r1, #156	@ 0x9c
 8013350:	fb01 f303 	mul.w	r3, r1, r3
 8013354:	4413      	add	r3, r2
 8013356:	3384      	adds	r3, #132	@ 0x84
 8013358:	f04f 0200 	mov.w	r2, #0
 801335c:	601a      	str	r2, [r3, #0]
    for (int i = start_motor; i < end_motor; i++) {
 801335e:	69fb      	ldr	r3, [r7, #28]
 8013360:	3301      	adds	r3, #1
 8013362:	61fb      	str	r3, [r7, #28]
 8013364:	69fa      	ldr	r2, [r7, #28]
 8013366:	6a3b      	ldr	r3, [r7, #32]
 8013368:	429a      	cmp	r2, r3
 801336a:	f6ff af75 	blt.w	8013258 <Set_Motors_To_Desired_Position+0x54>
    }
}
 801336e:	bf00      	nop
 8013370:	bf00      	nop
 8013372:	372c      	adds	r7, #44	@ 0x2c
 8013374:	46bd      	mov	sp, r7
 8013376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337a:	4770      	bx	lr
 801337c:	bf48f5c3 	.word	0xbf48f5c3
 8013380:	3f48f5c3 	.word	0x3f48f5c3
 8013384:	24005d68 	.word	0x24005d68
 8013388:	3bc49ba6 	.word	0x3bc49ba6
 801338c:	240059bc 	.word	0x240059bc
 8013390:	41f00000 	.word	0x41f00000
 8013394:	40400000 	.word	0x40400000

08013398 <MCU_TO_PC_DATA_ASSIGN>:
// Error handling configuration
#define MAX_CONSECUTIVE_ERRORS  5      // Max consecutive errors before recovery
#define RECEIVE_TIMEOUT_MS      2000   // 2 second timeout
#define RECOVERY_DELAY_MS       10    // Delay during recovery

void MCU_TO_PC_DATA_ASSIGN(){
 8013398:	b580      	push	{r7, lr}
 801339a:	af00      	add	r7, sp, #0
	// Add some specific test values to MCU transmission
	pc_mcu_tx_data[0] = imuVelocity[0];
 801339c:	4b3f      	ldr	r3, [pc, #252]	@ (801349c <MCU_TO_PC_DATA_ASSIGN+0x104>)
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	4a3f      	ldr	r2, [pc, #252]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133a2:	6013      	str	r3, [r2, #0]
	pc_mcu_tx_data[1] = imuVelocity[1];
 80133a4:	4b3d      	ldr	r3, [pc, #244]	@ (801349c <MCU_TO_PC_DATA_ASSIGN+0x104>)
 80133a6:	685b      	ldr	r3, [r3, #4]
 80133a8:	4a3d      	ldr	r2, [pc, #244]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133aa:	6053      	str	r3, [r2, #4]
	pc_mcu_tx_data[2] = imuVelocity[2];
 80133ac:	4b3b      	ldr	r3, [pc, #236]	@ (801349c <MCU_TO_PC_DATA_ASSIGN+0x104>)
 80133ae:	689b      	ldr	r3, [r3, #8]
 80133b0:	4a3b      	ldr	r2, [pc, #236]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133b2:	6093      	str	r3, [r2, #8]
	pc_mcu_tx_data[3] = gyro[0];
 80133b4:	4b3b      	ldr	r3, [pc, #236]	@ (80134a4 <MCU_TO_PC_DATA_ASSIGN+0x10c>)
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	4a39      	ldr	r2, [pc, #228]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133ba:	60d3      	str	r3, [r2, #12]
	pc_mcu_tx_data[4] = gyro[1];
 80133bc:	4b39      	ldr	r3, [pc, #228]	@ (80134a4 <MCU_TO_PC_DATA_ASSIGN+0x10c>)
 80133be:	685b      	ldr	r3, [r3, #4]
 80133c0:	4a37      	ldr	r2, [pc, #220]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133c2:	6113      	str	r3, [r2, #16]
	pc_mcu_tx_data[5] = gyro[2];
 80133c4:	4b37      	ldr	r3, [pc, #220]	@ (80134a4 <MCU_TO_PC_DATA_ASSIGN+0x10c>)
 80133c6:	689b      	ldr	r3, [r3, #8]
 80133c8:	4a35      	ldr	r2, [pc, #212]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133ca:	6153      	str	r3, [r2, #20]
	pc_mcu_tx_data[6] = imuGravityProjected[0];
 80133cc:	4b36      	ldr	r3, [pc, #216]	@ (80134a8 <MCU_TO_PC_DATA_ASSIGN+0x110>)
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	4a33      	ldr	r2, [pc, #204]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133d2:	6193      	str	r3, [r2, #24]
    pc_mcu_tx_data[7] = imuGravityProjected[1];
 80133d4:	4b34      	ldr	r3, [pc, #208]	@ (80134a8 <MCU_TO_PC_DATA_ASSIGN+0x110>)
 80133d6:	685b      	ldr	r3, [r3, #4]
 80133d8:	4a31      	ldr	r2, [pc, #196]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133da:	61d3      	str	r3, [r2, #28]
    pc_mcu_tx_data[8] = imuGravityProjected[2];
 80133dc:	4b32      	ldr	r3, [pc, #200]	@ (80134a8 <MCU_TO_PC_DATA_ASSIGN+0x110>)
 80133de:	689b      	ldr	r3, [r3, #8]
 80133e0:	4a2f      	ldr	r2, [pc, #188]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133e2:	6213      	str	r3, [r2, #32]
    pc_mcu_tx_data[9] = j60_motor[0].para.pos;
 80133e4:	4b31      	ldr	r3, [pc, #196]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 80133e6:	6a1b      	ldr	r3, [r3, #32]
 80133e8:	4a2d      	ldr	r2, [pc, #180]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133ea:	6253      	str	r3, [r2, #36]	@ 0x24
    pc_mcu_tx_data[10] = j60_motor[1].para.pos;
 80133ec:	4b2f      	ldr	r3, [pc, #188]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 80133ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80133f2:	4a2b      	ldr	r2, [pc, #172]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133f4:	6293      	str	r3, [r2, #40]	@ 0x28
    pc_mcu_tx_data[11] = j60_motor[2].para.pos;
 80133f6:	4b2d      	ldr	r3, [pc, #180]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 80133f8:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80133fc:	4a28      	ldr	r2, [pc, #160]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 80133fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
    pc_mcu_tx_data[12] = j60_motor[3].para.pos;
 8013400:	4b2a      	ldr	r3, [pc, #168]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013402:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 8013406:	4a26      	ldr	r2, [pc, #152]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013408:	6313      	str	r3, [r2, #48]	@ 0x30
    pc_mcu_tx_data[13] = j60_motor[4].para.pos;
 801340a:	4b28      	ldr	r3, [pc, #160]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 801340c:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8013410:	4a23      	ldr	r2, [pc, #140]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013412:	6353      	str	r3, [r2, #52]	@ 0x34
    pc_mcu_tx_data[14] = j60_motor[5].para.pos;
 8013414:	4b25      	ldr	r3, [pc, #148]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013416:	f8d3 332c 	ldr.w	r3, [r3, #812]	@ 0x32c
 801341a:	4a21      	ldr	r2, [pc, #132]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 801341c:	6393      	str	r3, [r2, #56]	@ 0x38
    pc_mcu_tx_data[15] = j60_motor[0].para.vel;
 801341e:	4b23      	ldr	r3, [pc, #140]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013422:	4a1f      	ldr	r2, [pc, #124]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013424:	63d3      	str	r3, [r2, #60]	@ 0x3c
    pc_mcu_tx_data[16] = j60_motor[1].para.vel;
 8013426:	4b21      	ldr	r3, [pc, #132]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013428:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801342c:	4a1c      	ldr	r2, [pc, #112]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 801342e:	6413      	str	r3, [r2, #64]	@ 0x40
    pc_mcu_tx_data[17] = j60_motor[2].para.vel;
 8013430:	4b1e      	ldr	r3, [pc, #120]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013432:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8013436:	4a1a      	ldr	r2, [pc, #104]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013438:	6453      	str	r3, [r2, #68]	@ 0x44
    pc_mcu_tx_data[18] = j60_motor[3].para.vel;
 801343a:	4b1c      	ldr	r3, [pc, #112]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 801343c:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
 8013440:	4a17      	ldr	r2, [pc, #92]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013442:	6493      	str	r3, [r2, #72]	@ 0x48
    pc_mcu_tx_data[19] = j60_motor[4].para.vel;
 8013444:	4b19      	ldr	r3, [pc, #100]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013446:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801344a:	4a15      	ldr	r2, [pc, #84]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 801344c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    pc_mcu_tx_data[20] = j60_motor[5].para.vel;
 801344e:	4b17      	ldr	r3, [pc, #92]	@ (80134ac <MCU_TO_PC_DATA_ASSIGN+0x114>)
 8013450:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 8013454:	4a12      	ldr	r2, [pc, #72]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013456:	6513      	str	r3, [r2, #80]	@ 0x50
    pc_mcu_tx_data[21] = 0.001f;
 8013458:	4b11      	ldr	r3, [pc, #68]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 801345a:	4a15      	ldr	r2, [pc, #84]	@ (80134b0 <MCU_TO_PC_DATA_ASSIGN+0x118>)
 801345c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    // Add UART connection status and error statistics for debugging
    pc_mcu_tx_data[22] = (float)PC_MCU_UART_Is_Connected();                    // 1.0 = connected, 0.0 = disconnected
 801345e:	f000 f95b 	bl	8013718 <PC_MCU_UART_Is_Connected>
 8013462:	4603      	mov	r3, r0
 8013464:	ee07 3a90 	vmov	s15, r3
 8013468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801346c:	4b0c      	ldr	r3, [pc, #48]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 801346e:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    pc_mcu_tx_data[23] = (float)PC_MCU_UART_Get_Time_Since_Last_Receive();   // Time since last receive (ms)
 8013472:	f000 f96d 	bl	8013750 <PC_MCU_UART_Get_Time_Since_Last_Receive>
 8013476:	ee07 0a90 	vmov	s15, r0
 801347a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801347e:	4b08      	ldr	r3, [pc, #32]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013480:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    pc_mcu_tx_data[24] = (float)error_handler.crc_errors;                     // Total CRC errors
 8013484:	4b0b      	ldr	r3, [pc, #44]	@ (80134b4 <MCU_TO_PC_DATA_ASSIGN+0x11c>)
 8013486:	685b      	ldr	r3, [r3, #4]
 8013488:	ee07 3a90 	vmov	s15, r3
 801348c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013490:	4b03      	ldr	r3, [pc, #12]	@ (80134a0 <MCU_TO_PC_DATA_ASSIGN+0x108>)
 8013492:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 8013496:	bf00      	nop
 8013498:	bd80      	pop	{r7, pc}
 801349a:	bf00      	nop
 801349c:	2400597c 	.word	0x2400597c
 80134a0:	24005da0 	.word	0x24005da0
 80134a4:	24005944 	.word	0x24005944
 80134a8:	24005988 	.word	0x24005988
 80134ac:	240059bc 	.word	0x240059bc
 80134b0:	3a83126f 	.word	0x3a83126f
 80134b4:	24005e8c 	.word	0x24005e8c

080134b8 <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 80134b8:	b480      	push	{r7}
 80134ba:	b085      	sub	sp, #20
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
 80134c0:	460b      	mov	r3, r1
 80134c2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80134c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80134c8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 80134ca:	2300      	movs	r3, #0
 80134cc:	81bb      	strh	r3, [r7, #12]
 80134ce:	e028      	b.n	8013522 <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 80134d0:	89bb      	ldrh	r3, [r7, #12]
 80134d2:	687a      	ldr	r2, [r7, #4]
 80134d4:	4413      	add	r3, r2
 80134d6:	781b      	ldrb	r3, [r3, #0]
 80134d8:	b21b      	sxth	r3, r3
 80134da:	021b      	lsls	r3, r3, #8
 80134dc:	b21a      	sxth	r2, r3
 80134de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80134e2:	4053      	eors	r3, r2
 80134e4:	b21b      	sxth	r3, r3
 80134e6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80134e8:	2300      	movs	r3, #0
 80134ea:	72fb      	strb	r3, [r7, #11]
 80134ec:	e013      	b.n	8013516 <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 80134ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	da09      	bge.n	801350a <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 80134f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80134fa:	005b      	lsls	r3, r3, #1
 80134fc:	b21a      	sxth	r2, r3
 80134fe:	f241 0321 	movw	r3, #4129	@ 0x1021
 8013502:	4053      	eors	r3, r2
 8013504:	b21b      	sxth	r3, r3
 8013506:	81fb      	strh	r3, [r7, #14]
 8013508:	e002      	b.n	8013510 <crc16_ccitt+0x58>
            else
                crc <<= 1;
 801350a:	89fb      	ldrh	r3, [r7, #14]
 801350c:	005b      	lsls	r3, r3, #1
 801350e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8013510:	7afb      	ldrb	r3, [r7, #11]
 8013512:	3301      	adds	r3, #1
 8013514:	72fb      	strb	r3, [r7, #11]
 8013516:	7afb      	ldrb	r3, [r7, #11]
 8013518:	2b07      	cmp	r3, #7
 801351a:	d9e8      	bls.n	80134ee <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 801351c:	89bb      	ldrh	r3, [r7, #12]
 801351e:	3301      	adds	r3, #1
 8013520:	81bb      	strh	r3, [r7, #12]
 8013522:	89ba      	ldrh	r2, [r7, #12]
 8013524:	887b      	ldrh	r3, [r7, #2]
 8013526:	429a      	cmp	r2, r3
 8013528:	d3d2      	bcc.n	80134d0 <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 801352a:	89fb      	ldrh	r3, [r7, #14]
}
 801352c:	4618      	mov	r0, r3
 801352e:	3714      	adds	r7, #20
 8013530:	46bd      	mov	sp, r7
 8013532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013536:	4770      	bx	lr

08013538 <UART_Error_Recovery>:

void UART_Error_Recovery(void) {
 8013538:	b580      	push	{r7, lr}
 801353a:	b082      	sub	sp, #8
 801353c:	af00      	add	r7, sp, #0
    // Perform UART error recovery
    error_handler.recovery_count++;
 801353e:	4b12      	ldr	r3, [pc, #72]	@ (8013588 <UART_Error_Recovery+0x50>)
 8013540:	68db      	ldr	r3, [r3, #12]
 8013542:	3301      	adds	r3, #1
 8013544:	4a10      	ldr	r2, [pc, #64]	@ (8013588 <UART_Error_Recovery+0x50>)
 8013546:	60d3      	str	r3, [r2, #12]
    error_handler.consecutive_errors = 0;
 8013548:	4b0f      	ldr	r3, [pc, #60]	@ (8013588 <UART_Error_Recovery+0x50>)
 801354a:	2200      	movs	r2, #0
 801354c:	609a      	str	r2, [r3, #8]
    error_handler.error_state = 1;
 801354e:	4b0e      	ldr	r3, [pc, #56]	@ (8013588 <UART_Error_Recovery+0x50>)
 8013550:	2201      	movs	r2, #1
 8013552:	751a      	strb	r2, [r3, #20]
    
    // 2. Clear UART error flags
//    __HAL_UART_CLEAR_FLAG(&huart10, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
    
    // 3. Clear receive buffer
    memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 8013554:	221e      	movs	r2, #30
 8013556:	2100      	movs	r1, #0
 8013558:	480c      	ldr	r0, [pc, #48]	@ (801358c <UART_Error_Recovery+0x54>)
 801355a:	f000 f911 	bl	8013780 <memset>
    
    // 4. Small delay to let line stabilize
    osDelay(RECOVERY_DELAY_MS);
 801355e:	200a      	movs	r0, #10
 8013560:	f7fb fea5 	bl	800f2ae <osDelay>
    
    // 5. Restart UART receive
    HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013564:	221e      	movs	r2, #30
 8013566:	4909      	ldr	r1, [pc, #36]	@ (801358c <UART_Error_Recovery+0x54>)
 8013568:	4809      	ldr	r0, [pc, #36]	@ (8013590 <UART_Error_Recovery+0x58>)
 801356a:	f7f9 f855 	bl	800c618 <HAL_UART_Receive_IT>
 801356e:	4603      	mov	r3, r0
 8013570:	71fb      	strb	r3, [r7, #7]
    
    if (status == HAL_OK) {
 8013572:	79fb      	ldrb	r3, [r7, #7]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d102      	bne.n	801357e <UART_Error_Recovery+0x46>
        error_handler.error_state = 0;  // Recovery successful
 8013578:	4b03      	ldr	r3, [pc, #12]	@ (8013588 <UART_Error_Recovery+0x50>)
 801357a:	2200      	movs	r2, #0
 801357c:	751a      	strb	r2, [r3, #20]
    }
}
 801357e:	bf00      	nop
 8013580:	3708      	adds	r7, #8
 8013582:	46bd      	mov	sp, r7
 8013584:	bd80      	pop	{r7, pc}
 8013586:	bf00      	nop
 8013588:	24005e8c 	.word	0x24005e8c
 801358c:	24005e6c 	.word	0x24005e6c
 8013590:	24001968 	.word	0x24001968

08013594 <Check_Receive_Timeout>:

void Check_Receive_Timeout(void) {
 8013594:	b580      	push	{r7, lr}
 8013596:	b082      	sub	sp, #8
 8013598:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 801359a:	f7f0 fa35 	bl	8003a08 <HAL_GetTick>
 801359e:	6078      	str	r0, [r7, #4]
    
    // Check if too much time has passed since last successful receive
    if (error_handler.last_receive_time > 0 && 
 80135a0:	4b08      	ldr	r3, [pc, #32]	@ (80135c4 <Check_Receive_Timeout+0x30>)
 80135a2:	691b      	ldr	r3, [r3, #16]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d008      	beq.n	80135ba <Check_Receive_Timeout+0x26>
        (current_time - error_handler.last_receive_time) > RECEIVE_TIMEOUT_MS) {
 80135a8:	4b06      	ldr	r3, [pc, #24]	@ (80135c4 <Check_Receive_Timeout+0x30>)
 80135aa:	691b      	ldr	r3, [r3, #16]
 80135ac:	687a      	ldr	r2, [r7, #4]
 80135ae:	1ad3      	subs	r3, r2, r3
    if (error_handler.last_receive_time > 0 && 
 80135b0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80135b4:	d901      	bls.n	80135ba <Check_Receive_Timeout+0x26>
        
        // Timeout occurred - perform recovery
        UART_Error_Recovery();
 80135b6:	f7ff ffbf 	bl	8013538 <UART_Error_Recovery>
//        error_handler.last_receive_time = current_time;  // Reset timeout
    }
}
 80135ba:	bf00      	nop
 80135bc:	3708      	adds	r7, #8
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	24005e8c 	.word	0x24005e8c

080135c8 <PC_MCU_UART_Process_Received_Data>:

void PC_MCU_UART_Process_Received_Data(void) {
 80135c8:	b5b0      	push	{r4, r5, r7, lr}
 80135ca:	b082      	sub	sp, #8
 80135cc:	af00      	add	r7, sp, #0
    // Process data that MCU RECEIVED from PC (7 floats)
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 80135ce:	4b2a      	ldr	r3, [pc, #168]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80135d0:	7f1b      	ldrb	r3, [r3, #28]
 80135d2:	b21a      	sxth	r2, r3
                           ((uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4 + 1] << 8);
 80135d4:	4b28      	ldr	r3, [pc, #160]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80135d6:	7f5b      	ldrb	r3, [r3, #29]
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 80135d8:	b21b      	sxth	r3, r3
 80135da:	021b      	lsls	r3, r3, #8
 80135dc:	b21b      	sxth	r3, r3
 80135de:	4313      	orrs	r3, r2
 80135e0:	b21b      	sxth	r3, r3
 80135e2:	80fb      	strh	r3, [r7, #6]
    uint16_t calculated_crc = crc16_ccitt(rx_buffer, PC_TO_MCU_FLOATS * 4);
 80135e4:	211c      	movs	r1, #28
 80135e6:	4824      	ldr	r0, [pc, #144]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80135e8:	f7ff ff66 	bl	80134b8 <crc16_ccitt>
 80135ec:	4603      	mov	r3, r0
 80135ee:	80bb      	strh	r3, [r7, #4]
    
    error_handler.total_received++;
 80135f0:	4b22      	ldr	r3, [pc, #136]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	3301      	adds	r3, #1
 80135f6:	4a21      	ldr	r2, [pc, #132]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 80135f8:	6013      	str	r3, [r2, #0]
    
    if (received_crc == calculated_crc) {
 80135fa:	88fa      	ldrh	r2, [r7, #6]
 80135fc:	88bb      	ldrh	r3, [r7, #4]
 80135fe:	429a      	cmp	r2, r3
 8013600:	d11a      	bne.n	8013638 <PC_MCU_UART_Process_Received_Data+0x70>
        // *** CRC SUCCESS ***
        // Copy received floats to pc_mcu_rx_data[] (MCU received data)
        memcpy(pc_mcu_rx_data, rx_buffer, PC_TO_MCU_FLOATS * 4);
 8013602:	4a1f      	ldr	r2, [pc, #124]	@ (8013680 <PC_MCU_UART_Process_Received_Data+0xb8>)
 8013604:	4b1c      	ldr	r3, [pc, #112]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013606:	4614      	mov	r4, r2
 8013608:	461d      	mov	r5, r3
 801360a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801360c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801360e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8013612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        // Reset error tracking on successful receive
        error_handler.consecutive_errors = 0;
 8013616:	4b19      	ldr	r3, [pc, #100]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013618:	2200      	movs	r2, #0
 801361a:	609a      	str	r2, [r3, #8]
        error_handler.last_receive_time = HAL_GetTick();
 801361c:	f7f0 f9f4 	bl	8003a08 <HAL_GetTick>
 8013620:	4603      	mov	r3, r0
 8013622:	4a16      	ldr	r2, [pc, #88]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013624:	6113      	str	r3, [r2, #16]
        error_handler.error_state = 0;
 8013626:	4b15      	ldr	r3, [pc, #84]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013628:	2200      	movs	r2, #0
 801362a:	751a      	strb	r2, [r3, #20]
        
        // Re-arm UART receive for next message from PC
        HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 801362c:	221e      	movs	r2, #30
 801362e:	4912      	ldr	r1, [pc, #72]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013630:	4814      	ldr	r0, [pc, #80]	@ (8013684 <PC_MCU_UART_Process_Received_Data+0xbc>)
 8013632:	f7f8 fff1 	bl	800c618 <HAL_UART_Receive_IT>
            // Simple recovery - clear buffer and restart receive
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
        }
    }
}
 8013636:	e01a      	b.n	801366e <PC_MCU_UART_Process_Received_Data+0xa6>
        error_handler.crc_errors++;
 8013638:	4b10      	ldr	r3, [pc, #64]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 801363a:	685b      	ldr	r3, [r3, #4]
 801363c:	3301      	adds	r3, #1
 801363e:	4a0f      	ldr	r2, [pc, #60]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013640:	6053      	str	r3, [r2, #4]
        error_handler.consecutive_errors++;
 8013642:	4b0e      	ldr	r3, [pc, #56]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013644:	689b      	ldr	r3, [r3, #8]
 8013646:	3301      	adds	r3, #1
 8013648:	4a0c      	ldr	r2, [pc, #48]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 801364a:	6093      	str	r3, [r2, #8]
        if (error_handler.consecutive_errors >= MAX_CONSECUTIVE_ERRORS) {
 801364c:	4b0b      	ldr	r3, [pc, #44]	@ (801367c <PC_MCU_UART_Process_Received_Data+0xb4>)
 801364e:	689b      	ldr	r3, [r3, #8]
 8013650:	2b04      	cmp	r3, #4
 8013652:	d902      	bls.n	801365a <PC_MCU_UART_Process_Received_Data+0x92>
            UART_Error_Recovery();
 8013654:	f7ff ff70 	bl	8013538 <UART_Error_Recovery>
}
 8013658:	e009      	b.n	801366e <PC_MCU_UART_Process_Received_Data+0xa6>
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 801365a:	221e      	movs	r2, #30
 801365c:	2100      	movs	r1, #0
 801365e:	4806      	ldr	r0, [pc, #24]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013660:	f000 f88e 	bl	8013780 <memset>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013664:	221e      	movs	r2, #30
 8013666:	4904      	ldr	r1, [pc, #16]	@ (8013678 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013668:	4806      	ldr	r0, [pc, #24]	@ (8013684 <PC_MCU_UART_Process_Received_Data+0xbc>)
 801366a:	f7f8 ffd5 	bl	800c618 <HAL_UART_Receive_IT>
}
 801366e:	bf00      	nop
 8013670:	3708      	adds	r7, #8
 8013672:	46bd      	mov	sp, r7
 8013674:	bdb0      	pop	{r4, r5, r7, pc}
 8013676:	bf00      	nop
 8013678:	24005e6c 	.word	0x24005e6c
 801367c:	24005e8c 	.word	0x24005e8c
 8013680:	24000050 	.word	0x24000050
 8013684:	24001968 	.word	0x24001968

08013688 <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 8013688:	b580      	push	{r7, lr}
 801368a:	b082      	sub	sp, #8
 801368c:	af00      	add	r7, sp, #0
    // Initialize error handler
    error_handler.last_receive_time = HAL_GetTick();
 801368e:	f7f0 f9bb 	bl	8003a08 <HAL_GetTick>
 8013692:	4603      	mov	r3, r0
 8013694:	4a1b      	ldr	r2, [pc, #108]	@ (8013704 <PC_MCU_UART_TASK+0x7c>)
 8013696:	6113      	str	r3, [r2, #16]
    
    // Start first receive (expecting 7 floats from PC)
    HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013698:	221e      	movs	r2, #30
 801369a:	491b      	ldr	r1, [pc, #108]	@ (8013708 <PC_MCU_UART_TASK+0x80>)
 801369c:	481b      	ldr	r0, [pc, #108]	@ (801370c <PC_MCU_UART_TASK+0x84>)
 801369e:	f7f8 ffbb 	bl	800c618 <HAL_UART_Receive_IT>

    for (;;) {
        // Check for receive timeout
        Check_Receive_Timeout();
 80136a2:	f7ff ff77 	bl	8013594 <Check_Receive_Timeout>
        
        // Prepare data that MCU will TRANSMIT to PC (25 floats)
        MCU_TO_PC_DATA_ASSIGN();
 80136a6:	f7ff fe77 	bl	8013398 <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, MCU_TO_PC_FLOATS * 4);
 80136aa:	4a19      	ldr	r2, [pc, #100]	@ (8013710 <PC_MCU_UART_TASK+0x88>)
 80136ac:	4b19      	ldr	r3, [pc, #100]	@ (8013714 <PC_MCU_UART_TASK+0x8c>)
 80136ae:	4610      	mov	r0, r2
 80136b0:	4619      	mov	r1, r3
 80136b2:	2364      	movs	r3, #100	@ 0x64
 80136b4:	461a      	mov	r2, r3
 80136b6:	f000 f8f5 	bl	80138a4 <memcpy>
        uint16_t crc = crc16_ccitt(tx_buffer, MCU_TO_PC_FLOATS * 4);
 80136ba:	2164      	movs	r1, #100	@ 0x64
 80136bc:	4814      	ldr	r0, [pc, #80]	@ (8013710 <PC_MCU_UART_TASK+0x88>)
 80136be:	f7ff fefb 	bl	80134b8 <crc16_ccitt>
 80136c2:	4603      	mov	r3, r0
 80136c4:	80fb      	strh	r3, [r7, #6]
        tx_buffer[MCU_TO_PC_FLOATS * 4] = crc & 0xFF;
 80136c6:	88fb      	ldrh	r3, [r7, #6]
 80136c8:	b2da      	uxtb	r2, r3
 80136ca:	4b11      	ldr	r3, [pc, #68]	@ (8013710 <PC_MCU_UART_TASK+0x88>)
 80136cc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        tx_buffer[MCU_TO_PC_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 80136d0:	88fb      	ldrh	r3, [r7, #6]
 80136d2:	0a1b      	lsrs	r3, r3, #8
 80136d4:	b29b      	uxth	r3, r3
 80136d6:	b2da      	uxtb	r2, r3
 80136d8:	4b0d      	ldr	r3, [pc, #52]	@ (8013710 <PC_MCU_UART_TASK+0x88>)
 80136da:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

        // MCU TRANSMITS message to PC (25 floats)
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_TO_PC_MSG_SIZE);
 80136de:	2266      	movs	r2, #102	@ 0x66
 80136e0:	490b      	ldr	r1, [pc, #44]	@ (8013710 <PC_MCU_UART_TASK+0x88>)
 80136e2:	480a      	ldr	r0, [pc, #40]	@ (801370c <PC_MCU_UART_TASK+0x84>)
 80136e4:	f7f8 ff04 	bl	800c4f0 <HAL_UART_Transmit_IT>

        // Re-arm UART receive periodically to ensure it's always active
        // Only if not in error state
        if (!error_handler.error_state) {
 80136e8:	4b06      	ldr	r3, [pc, #24]	@ (8013704 <PC_MCU_UART_TASK+0x7c>)
 80136ea:	7d1b      	ldrb	r3, [r3, #20]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d104      	bne.n	80136fa <PC_MCU_UART_TASK+0x72>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80136f0:	221e      	movs	r2, #30
 80136f2:	4905      	ldr	r1, [pc, #20]	@ (8013708 <PC_MCU_UART_TASK+0x80>)
 80136f4:	4805      	ldr	r0, [pc, #20]	@ (801370c <PC_MCU_UART_TASK+0x84>)
 80136f6:	f7f8 ff8f 	bl	800c618 <HAL_UART_Receive_IT>
        }

        osDelay(10); // Send every 5ms
 80136fa:	200a      	movs	r0, #10
 80136fc:	f7fb fdd7 	bl	800f2ae <osDelay>
    for (;;) {
 8013700:	e7cf      	b.n	80136a2 <PC_MCU_UART_TASK+0x1a>
 8013702:	bf00      	nop
 8013704:	24005e8c 	.word	0x24005e8c
 8013708:	24005e6c 	.word	0x24005e6c
 801370c:	24001968 	.word	0x24001968
 8013710:	24005e04 	.word	0x24005e04
 8013714:	24005da0 	.word	0x24005da0

08013718 <PC_MCU_UART_Is_Connected>:

/**
 * @brief Check if UART communication is connected/active
 * @return 1 if connected, 0 if disconnected
 */
uint8_t PC_MCU_UART_Is_Connected(void) {
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 801371e:	f7f0 f973 	bl	8003a08 <HAL_GetTick>
 8013722:	6078      	str	r0, [r7, #4]
    
    // If we never received anything, consider disconnected
    if (error_handler.last_receive_time == 0) {
 8013724:	4b09      	ldr	r3, [pc, #36]	@ (801374c <PC_MCU_UART_Is_Connected+0x34>)
 8013726:	691b      	ldr	r3, [r3, #16]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d101      	bne.n	8013730 <PC_MCU_UART_Is_Connected+0x18>
        return 0;
 801372c:	2300      	movs	r3, #0
 801372e:	e009      	b.n	8013744 <PC_MCU_UART_Is_Connected+0x2c>
    }
    
    // Check if time since last receive exceeds timeout threshold
    if ((current_time - error_handler.last_receive_time) > UART_CONNECTION_TIMEOUT_MS) {
 8013730:	4b06      	ldr	r3, [pc, #24]	@ (801374c <PC_MCU_UART_Is_Connected+0x34>)
 8013732:	691b      	ldr	r3, [r3, #16]
 8013734:	687a      	ldr	r2, [r7, #4]
 8013736:	1ad3      	subs	r3, r2, r3
 8013738:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 801373c:	d901      	bls.n	8013742 <PC_MCU_UART_Is_Connected+0x2a>
        return 0; // Disconnected
 801373e:	2300      	movs	r3, #0
 8013740:	e000      	b.n	8013744 <PC_MCU_UART_Is_Connected+0x2c>
    }
    
    return 1; // Connected
 8013742:	2301      	movs	r3, #1
}
 8013744:	4618      	mov	r0, r3
 8013746:	3708      	adds	r7, #8
 8013748:	46bd      	mov	sp, r7
 801374a:	bd80      	pop	{r7, pc}
 801374c:	24005e8c 	.word	0x24005e8c

08013750 <PC_MCU_UART_Get_Time_Since_Last_Receive>:

/**
 * @brief Get time elapsed since last successful UART receive
 * @return Time in milliseconds since last receive (0 if never received)
 */
uint32_t PC_MCU_UART_Get_Time_Since_Last_Receive(void) {
 8013750:	b580      	push	{r7, lr}
 8013752:	b082      	sub	sp, #8
 8013754:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8013756:	f7f0 f957 	bl	8003a08 <HAL_GetTick>
 801375a:	6078      	str	r0, [r7, #4]
    
    if (error_handler.last_receive_time == 0) {
 801375c:	4b07      	ldr	r3, [pc, #28]	@ (801377c <PC_MCU_UART_Get_Time_Since_Last_Receive+0x2c>)
 801375e:	691b      	ldr	r3, [r3, #16]
 8013760:	2b00      	cmp	r3, #0
 8013762:	d102      	bne.n	801376a <PC_MCU_UART_Get_Time_Since_Last_Receive+0x1a>
        return 0xFFFFFFFF; // Never received - return max value
 8013764:	f04f 33ff 	mov.w	r3, #4294967295
 8013768:	e003      	b.n	8013772 <PC_MCU_UART_Get_Time_Since_Last_Receive+0x22>
    }
    
    return (current_time - error_handler.last_receive_time);
 801376a:	4b04      	ldr	r3, [pc, #16]	@ (801377c <PC_MCU_UART_Get_Time_Since_Last_Receive+0x2c>)
 801376c:	691b      	ldr	r3, [r3, #16]
 801376e:	687a      	ldr	r2, [r7, #4]
 8013770:	1ad3      	subs	r3, r2, r3
}
 8013772:	4618      	mov	r0, r3
 8013774:	3708      	adds	r7, #8
 8013776:	46bd      	mov	sp, r7
 8013778:	bd80      	pop	{r7, pc}
 801377a:	bf00      	nop
 801377c:	24005e8c 	.word	0x24005e8c

08013780 <memset>:
 8013780:	4402      	add	r2, r0
 8013782:	4603      	mov	r3, r0
 8013784:	4293      	cmp	r3, r2
 8013786:	d100      	bne.n	801378a <memset+0xa>
 8013788:	4770      	bx	lr
 801378a:	f803 1b01 	strb.w	r1, [r3], #1
 801378e:	e7f9      	b.n	8013784 <memset+0x4>

08013790 <_reclaim_reent>:
 8013790:	4b2d      	ldr	r3, [pc, #180]	@ (8013848 <_reclaim_reent+0xb8>)
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	4283      	cmp	r3, r0
 8013796:	b570      	push	{r4, r5, r6, lr}
 8013798:	4604      	mov	r4, r0
 801379a:	d053      	beq.n	8013844 <_reclaim_reent+0xb4>
 801379c:	69c3      	ldr	r3, [r0, #28]
 801379e:	b31b      	cbz	r3, 80137e8 <_reclaim_reent+0x58>
 80137a0:	68db      	ldr	r3, [r3, #12]
 80137a2:	b163      	cbz	r3, 80137be <_reclaim_reent+0x2e>
 80137a4:	2500      	movs	r5, #0
 80137a6:	69e3      	ldr	r3, [r4, #28]
 80137a8:	68db      	ldr	r3, [r3, #12]
 80137aa:	5959      	ldr	r1, [r3, r5]
 80137ac:	b9b1      	cbnz	r1, 80137dc <_reclaim_reent+0x4c>
 80137ae:	3504      	adds	r5, #4
 80137b0:	2d80      	cmp	r5, #128	@ 0x80
 80137b2:	d1f8      	bne.n	80137a6 <_reclaim_reent+0x16>
 80137b4:	69e3      	ldr	r3, [r4, #28]
 80137b6:	4620      	mov	r0, r4
 80137b8:	68d9      	ldr	r1, [r3, #12]
 80137ba:	f000 f881 	bl	80138c0 <_free_r>
 80137be:	69e3      	ldr	r3, [r4, #28]
 80137c0:	6819      	ldr	r1, [r3, #0]
 80137c2:	b111      	cbz	r1, 80137ca <_reclaim_reent+0x3a>
 80137c4:	4620      	mov	r0, r4
 80137c6:	f000 f87b 	bl	80138c0 <_free_r>
 80137ca:	69e3      	ldr	r3, [r4, #28]
 80137cc:	689d      	ldr	r5, [r3, #8]
 80137ce:	b15d      	cbz	r5, 80137e8 <_reclaim_reent+0x58>
 80137d0:	4629      	mov	r1, r5
 80137d2:	4620      	mov	r0, r4
 80137d4:	682d      	ldr	r5, [r5, #0]
 80137d6:	f000 f873 	bl	80138c0 <_free_r>
 80137da:	e7f8      	b.n	80137ce <_reclaim_reent+0x3e>
 80137dc:	680e      	ldr	r6, [r1, #0]
 80137de:	4620      	mov	r0, r4
 80137e0:	f000 f86e 	bl	80138c0 <_free_r>
 80137e4:	4631      	mov	r1, r6
 80137e6:	e7e1      	b.n	80137ac <_reclaim_reent+0x1c>
 80137e8:	6961      	ldr	r1, [r4, #20]
 80137ea:	b111      	cbz	r1, 80137f2 <_reclaim_reent+0x62>
 80137ec:	4620      	mov	r0, r4
 80137ee:	f000 f867 	bl	80138c0 <_free_r>
 80137f2:	69e1      	ldr	r1, [r4, #28]
 80137f4:	b111      	cbz	r1, 80137fc <_reclaim_reent+0x6c>
 80137f6:	4620      	mov	r0, r4
 80137f8:	f000 f862 	bl	80138c0 <_free_r>
 80137fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80137fe:	b111      	cbz	r1, 8013806 <_reclaim_reent+0x76>
 8013800:	4620      	mov	r0, r4
 8013802:	f000 f85d 	bl	80138c0 <_free_r>
 8013806:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013808:	b111      	cbz	r1, 8013810 <_reclaim_reent+0x80>
 801380a:	4620      	mov	r0, r4
 801380c:	f000 f858 	bl	80138c0 <_free_r>
 8013810:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8013812:	b111      	cbz	r1, 801381a <_reclaim_reent+0x8a>
 8013814:	4620      	mov	r0, r4
 8013816:	f000 f853 	bl	80138c0 <_free_r>
 801381a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801381c:	b111      	cbz	r1, 8013824 <_reclaim_reent+0x94>
 801381e:	4620      	mov	r0, r4
 8013820:	f000 f84e 	bl	80138c0 <_free_r>
 8013824:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013826:	b111      	cbz	r1, 801382e <_reclaim_reent+0x9e>
 8013828:	4620      	mov	r0, r4
 801382a:	f000 f849 	bl	80138c0 <_free_r>
 801382e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013830:	b111      	cbz	r1, 8013838 <_reclaim_reent+0xa8>
 8013832:	4620      	mov	r0, r4
 8013834:	f000 f844 	bl	80138c0 <_free_r>
 8013838:	6a23      	ldr	r3, [r4, #32]
 801383a:	b11b      	cbz	r3, 8013844 <_reclaim_reent+0xb4>
 801383c:	4620      	mov	r0, r4
 801383e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013842:	4718      	bx	r3
 8013844:	bd70      	pop	{r4, r5, r6, pc}
 8013846:	bf00      	nop
 8013848:	2400006c 	.word	0x2400006c

0801384c <__errno>:
 801384c:	4b01      	ldr	r3, [pc, #4]	@ (8013854 <__errno+0x8>)
 801384e:	6818      	ldr	r0, [r3, #0]
 8013850:	4770      	bx	lr
 8013852:	bf00      	nop
 8013854:	2400006c 	.word	0x2400006c

08013858 <__libc_init_array>:
 8013858:	b570      	push	{r4, r5, r6, lr}
 801385a:	4d0d      	ldr	r5, [pc, #52]	@ (8013890 <__libc_init_array+0x38>)
 801385c:	4c0d      	ldr	r4, [pc, #52]	@ (8013894 <__libc_init_array+0x3c>)
 801385e:	1b64      	subs	r4, r4, r5
 8013860:	10a4      	asrs	r4, r4, #2
 8013862:	2600      	movs	r6, #0
 8013864:	42a6      	cmp	r6, r4
 8013866:	d109      	bne.n	801387c <__libc_init_array+0x24>
 8013868:	4d0b      	ldr	r5, [pc, #44]	@ (8013898 <__libc_init_array+0x40>)
 801386a:	4c0c      	ldr	r4, [pc, #48]	@ (801389c <__libc_init_array+0x44>)
 801386c:	f000 fcc0 	bl	80141f0 <_init>
 8013870:	1b64      	subs	r4, r4, r5
 8013872:	10a4      	asrs	r4, r4, #2
 8013874:	2600      	movs	r6, #0
 8013876:	42a6      	cmp	r6, r4
 8013878:	d105      	bne.n	8013886 <__libc_init_array+0x2e>
 801387a:	bd70      	pop	{r4, r5, r6, pc}
 801387c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013880:	4798      	blx	r3
 8013882:	3601      	adds	r6, #1
 8013884:	e7ee      	b.n	8013864 <__libc_init_array+0xc>
 8013886:	f855 3b04 	ldr.w	r3, [r5], #4
 801388a:	4798      	blx	r3
 801388c:	3601      	adds	r6, #1
 801388e:	e7f2      	b.n	8013876 <__libc_init_array+0x1e>
 8013890:	08014568 	.word	0x08014568
 8013894:	08014568 	.word	0x08014568
 8013898:	08014568 	.word	0x08014568
 801389c:	0801456c 	.word	0x0801456c

080138a0 <__retarget_lock_acquire_recursive>:
 80138a0:	4770      	bx	lr

080138a2 <__retarget_lock_release_recursive>:
 80138a2:	4770      	bx	lr

080138a4 <memcpy>:
 80138a4:	440a      	add	r2, r1
 80138a6:	4291      	cmp	r1, r2
 80138a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80138ac:	d100      	bne.n	80138b0 <memcpy+0xc>
 80138ae:	4770      	bx	lr
 80138b0:	b510      	push	{r4, lr}
 80138b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80138b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80138ba:	4291      	cmp	r1, r2
 80138bc:	d1f9      	bne.n	80138b2 <memcpy+0xe>
 80138be:	bd10      	pop	{r4, pc}

080138c0 <_free_r>:
 80138c0:	b538      	push	{r3, r4, r5, lr}
 80138c2:	4605      	mov	r5, r0
 80138c4:	2900      	cmp	r1, #0
 80138c6:	d041      	beq.n	801394c <_free_r+0x8c>
 80138c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138cc:	1f0c      	subs	r4, r1, #4
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	bfb8      	it	lt
 80138d2:	18e4      	addlt	r4, r4, r3
 80138d4:	f000 f83e 	bl	8013954 <__malloc_lock>
 80138d8:	4a1d      	ldr	r2, [pc, #116]	@ (8013950 <_free_r+0x90>)
 80138da:	6813      	ldr	r3, [r2, #0]
 80138dc:	b933      	cbnz	r3, 80138ec <_free_r+0x2c>
 80138de:	6063      	str	r3, [r4, #4]
 80138e0:	6014      	str	r4, [r2, #0]
 80138e2:	4628      	mov	r0, r5
 80138e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138e8:	f000 b83a 	b.w	8013960 <__malloc_unlock>
 80138ec:	42a3      	cmp	r3, r4
 80138ee:	d908      	bls.n	8013902 <_free_r+0x42>
 80138f0:	6820      	ldr	r0, [r4, #0]
 80138f2:	1821      	adds	r1, r4, r0
 80138f4:	428b      	cmp	r3, r1
 80138f6:	bf01      	itttt	eq
 80138f8:	6819      	ldreq	r1, [r3, #0]
 80138fa:	685b      	ldreq	r3, [r3, #4]
 80138fc:	1809      	addeq	r1, r1, r0
 80138fe:	6021      	streq	r1, [r4, #0]
 8013900:	e7ed      	b.n	80138de <_free_r+0x1e>
 8013902:	461a      	mov	r2, r3
 8013904:	685b      	ldr	r3, [r3, #4]
 8013906:	b10b      	cbz	r3, 801390c <_free_r+0x4c>
 8013908:	42a3      	cmp	r3, r4
 801390a:	d9fa      	bls.n	8013902 <_free_r+0x42>
 801390c:	6811      	ldr	r1, [r2, #0]
 801390e:	1850      	adds	r0, r2, r1
 8013910:	42a0      	cmp	r0, r4
 8013912:	d10b      	bne.n	801392c <_free_r+0x6c>
 8013914:	6820      	ldr	r0, [r4, #0]
 8013916:	4401      	add	r1, r0
 8013918:	1850      	adds	r0, r2, r1
 801391a:	4283      	cmp	r3, r0
 801391c:	6011      	str	r1, [r2, #0]
 801391e:	d1e0      	bne.n	80138e2 <_free_r+0x22>
 8013920:	6818      	ldr	r0, [r3, #0]
 8013922:	685b      	ldr	r3, [r3, #4]
 8013924:	6053      	str	r3, [r2, #4]
 8013926:	4408      	add	r0, r1
 8013928:	6010      	str	r0, [r2, #0]
 801392a:	e7da      	b.n	80138e2 <_free_r+0x22>
 801392c:	d902      	bls.n	8013934 <_free_r+0x74>
 801392e:	230c      	movs	r3, #12
 8013930:	602b      	str	r3, [r5, #0]
 8013932:	e7d6      	b.n	80138e2 <_free_r+0x22>
 8013934:	6820      	ldr	r0, [r4, #0]
 8013936:	1821      	adds	r1, r4, r0
 8013938:	428b      	cmp	r3, r1
 801393a:	bf04      	itt	eq
 801393c:	6819      	ldreq	r1, [r3, #0]
 801393e:	685b      	ldreq	r3, [r3, #4]
 8013940:	6063      	str	r3, [r4, #4]
 8013942:	bf04      	itt	eq
 8013944:	1809      	addeq	r1, r1, r0
 8013946:	6021      	streq	r1, [r4, #0]
 8013948:	6054      	str	r4, [r2, #4]
 801394a:	e7ca      	b.n	80138e2 <_free_r+0x22>
 801394c:	bd38      	pop	{r3, r4, r5, pc}
 801394e:	bf00      	nop
 8013950:	24005fe8 	.word	0x24005fe8

08013954 <__malloc_lock>:
 8013954:	4801      	ldr	r0, [pc, #4]	@ (801395c <__malloc_lock+0x8>)
 8013956:	f7ff bfa3 	b.w	80138a0 <__retarget_lock_acquire_recursive>
 801395a:	bf00      	nop
 801395c:	24005fe4 	.word	0x24005fe4

08013960 <__malloc_unlock>:
 8013960:	4801      	ldr	r0, [pc, #4]	@ (8013968 <__malloc_unlock+0x8>)
 8013962:	f7ff bf9e 	b.w	80138a2 <__retarget_lock_release_recursive>
 8013966:	bf00      	nop
 8013968:	24005fe4 	.word	0x24005fe4

0801396c <asinf>:
 801396c:	b508      	push	{r3, lr}
 801396e:	ed2d 8b02 	vpush	{d8}
 8013972:	eeb0 8a40 	vmov.f32	s16, s0
 8013976:	f000 f9e1 	bl	8013d3c <__ieee754_asinf>
 801397a:	eeb4 8a48 	vcmp.f32	s16, s16
 801397e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013982:	eef0 8a40 	vmov.f32	s17, s0
 8013986:	d615      	bvs.n	80139b4 <asinf+0x48>
 8013988:	eeb0 0a48 	vmov.f32	s0, s16
 801398c:	f000 f81c 	bl	80139c8 <fabsf>
 8013990:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013994:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801399c:	dd0a      	ble.n	80139b4 <asinf+0x48>
 801399e:	f7ff ff55 	bl	801384c <__errno>
 80139a2:	ecbd 8b02 	vpop	{d8}
 80139a6:	2321      	movs	r3, #33	@ 0x21
 80139a8:	6003      	str	r3, [r0, #0]
 80139aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80139ae:	4804      	ldr	r0, [pc, #16]	@ (80139c0 <asinf+0x54>)
 80139b0:	f000 b812 	b.w	80139d8 <nanf>
 80139b4:	eeb0 0a68 	vmov.f32	s0, s17
 80139b8:	ecbd 8b02 	vpop	{d8}
 80139bc:	bd08      	pop	{r3, pc}
 80139be:	bf00      	nop
 80139c0:	080143e4 	.word	0x080143e4

080139c4 <atan2f>:
 80139c4:	f000 ba9e 	b.w	8013f04 <__ieee754_atan2f>

080139c8 <fabsf>:
 80139c8:	ee10 3a10 	vmov	r3, s0
 80139cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80139d0:	ee00 3a10 	vmov	s0, r3
 80139d4:	4770      	bx	lr
	...

080139d8 <nanf>:
 80139d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80139e0 <nanf+0x8>
 80139dc:	4770      	bx	lr
 80139de:	bf00      	nop
 80139e0:	7fc00000 	.word	0x7fc00000

080139e4 <sinf_poly>:
 80139e4:	07cb      	lsls	r3, r1, #31
 80139e6:	d412      	bmi.n	8013a0e <sinf_poly+0x2a>
 80139e8:	ee21 5b00 	vmul.f64	d5, d1, d0
 80139ec:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80139f0:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 80139f4:	eea6 7b01 	vfma.f64	d7, d6, d1
 80139f8:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 80139fc:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013a00:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013a04:	eea7 0b01 	vfma.f64	d0, d7, d1
 8013a08:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013a0c:	4770      	bx	lr
 8013a0e:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8013a12:	ee21 5b01 	vmul.f64	d5, d1, d1
 8013a16:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8013a1a:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8013a1e:	eea1 7b06 	vfma.f64	d7, d1, d6
 8013a22:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8013a26:	eea1 0b06 	vfma.f64	d0, d1, d6
 8013a2a:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8013a2e:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013a32:	eea5 0b06 	vfma.f64	d0, d5, d6
 8013a36:	e7e5      	b.n	8013a04 <sinf_poly+0x20>

08013a38 <sinf>:
 8013a38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013a3a:	ee10 4a10 	vmov	r4, s0
 8013a3e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8013a42:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8013a46:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8013a4a:	eef0 7a40 	vmov.f32	s15, s0
 8013a4e:	d218      	bcs.n	8013a82 <sinf+0x4a>
 8013a50:	ee26 1b06 	vmul.f64	d1, d6, d6
 8013a54:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8013a58:	d20a      	bcs.n	8013a70 <sinf+0x38>
 8013a5a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8013a5e:	d103      	bne.n	8013a68 <sinf+0x30>
 8013a60:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8013a64:	ed8d 1a01 	vstr	s2, [sp, #4]
 8013a68:	eeb0 0a67 	vmov.f32	s0, s15
 8013a6c:	b003      	add	sp, #12
 8013a6e:	bd30      	pop	{r4, r5, pc}
 8013a70:	483b      	ldr	r0, [pc, #236]	@ (8013b60 <sinf+0x128>)
 8013a72:	eeb0 0b46 	vmov.f64	d0, d6
 8013a76:	2100      	movs	r1, #0
 8013a78:	b003      	add	sp, #12
 8013a7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013a7e:	f7ff bfb1 	b.w	80139e4 <sinf_poly>
 8013a82:	f240 422e 	movw	r2, #1070	@ 0x42e
 8013a86:	4293      	cmp	r3, r2
 8013a88:	d824      	bhi.n	8013ad4 <sinf+0x9c>
 8013a8a:	4b35      	ldr	r3, [pc, #212]	@ (8013b60 <sinf+0x128>)
 8013a8c:	ed93 7b08 	vldr	d7, [r3, #32]
 8013a90:	ee26 7b07 	vmul.f64	d7, d6, d7
 8013a94:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8013a98:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013a9c:	ee17 1a90 	vmov	r1, s15
 8013aa0:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8013aa4:	1609      	asrs	r1, r1, #24
 8013aa6:	ee07 1a90 	vmov	s15, r1
 8013aaa:	f001 0203 	and.w	r2, r1, #3
 8013aae:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013ab2:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8013ab6:	ed92 0b00 	vldr	d0, [r2]
 8013aba:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8013abe:	f011 0f02 	tst.w	r1, #2
 8013ac2:	eea5 6b47 	vfms.f64	d6, d5, d7
 8013ac6:	bf08      	it	eq
 8013ac8:	4618      	moveq	r0, r3
 8013aca:	ee26 1b06 	vmul.f64	d1, d6, d6
 8013ace:	ee20 0b06 	vmul.f64	d0, d0, d6
 8013ad2:	e7d1      	b.n	8013a78 <sinf+0x40>
 8013ad4:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8013ad8:	d237      	bcs.n	8013b4a <sinf+0x112>
 8013ada:	4922      	ldr	r1, [pc, #136]	@ (8013b64 <sinf+0x12c>)
 8013adc:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8013ae0:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8013ae4:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8013ae8:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8013aec:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013af0:	6a10      	ldr	r0, [r2, #32]
 8013af2:	6912      	ldr	r2, [r2, #16]
 8013af4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013af8:	40ab      	lsls	r3, r5
 8013afa:	fba0 5003 	umull	r5, r0, r0, r3
 8013afe:	4359      	muls	r1, r3
 8013b00:	fbe3 0102 	umlal	r0, r1, r3, r2
 8013b04:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8013b08:	0f9d      	lsrs	r5, r3, #30
 8013b0a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8013b0e:	1ac9      	subs	r1, r1, r3
 8013b10:	f7ec fd8c 	bl	800062c <__aeabi_l2d>
 8013b14:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8013b18:	4b11      	ldr	r3, [pc, #68]	@ (8013b60 <sinf+0x128>)
 8013b1a:	f004 0203 	and.w	r2, r4, #3
 8013b1e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013b22:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8013b58 <sinf+0x120>
 8013b26:	ed92 0b00 	vldr	d0, [r2]
 8013b2a:	ec41 0b17 	vmov	d7, r0, r1
 8013b2e:	f014 0f02 	tst.w	r4, #2
 8013b32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013b36:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013b3a:	4629      	mov	r1, r5
 8013b3c:	bf08      	it	eq
 8013b3e:	4618      	moveq	r0, r3
 8013b40:	ee27 1b07 	vmul.f64	d1, d7, d7
 8013b44:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013b48:	e796      	b.n	8013a78 <sinf+0x40>
 8013b4a:	b003      	add	sp, #12
 8013b4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013b50:	f000 b8e4 	b.w	8013d1c <__math_invalidf>
 8013b54:	f3af 8000 	nop.w
 8013b58:	54442d18 	.word	0x54442d18
 8013b5c:	3c1921fb 	.word	0x3c1921fb
 8013b60:	08014448 	.word	0x08014448
 8013b64:	080143e8 	.word	0x080143e8

08013b68 <sinf_poly>:
 8013b68:	07cb      	lsls	r3, r1, #31
 8013b6a:	d412      	bmi.n	8013b92 <sinf_poly+0x2a>
 8013b6c:	ee21 5b00 	vmul.f64	d5, d1, d0
 8013b70:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8013b74:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8013b78:	eea6 7b01 	vfma.f64	d7, d6, d1
 8013b7c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8013b80:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013b84:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013b88:	eea7 0b01 	vfma.f64	d0, d7, d1
 8013b8c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013b90:	4770      	bx	lr
 8013b92:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8013b96:	ee21 5b01 	vmul.f64	d5, d1, d1
 8013b9a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8013b9e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8013ba2:	eea1 7b06 	vfma.f64	d7, d1, d6
 8013ba6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8013baa:	eea1 0b06 	vfma.f64	d0, d1, d6
 8013bae:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8013bb2:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013bb6:	eea5 0b06 	vfma.f64	d0, d5, d6
 8013bba:	e7e5      	b.n	8013b88 <sinf_poly+0x20>
 8013bbc:	0000      	movs	r0, r0
	...

08013bc0 <cosf>:
 8013bc0:	b538      	push	{r3, r4, r5, lr}
 8013bc2:	ee10 4a10 	vmov	r4, s0
 8013bc6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8013bca:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8013bce:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8013bd2:	d21f      	bcs.n	8013c14 <cosf+0x54>
 8013bd4:	ee27 7b07 	vmul.f64	d7, d7, d7
 8013bd8:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8013bdc:	f0c0 8082 	bcc.w	8013ce4 <cosf+0x124>
 8013be0:	ee27 4b07 	vmul.f64	d4, d7, d7
 8013be4:	4b44      	ldr	r3, [pc, #272]	@ (8013cf8 <cosf+0x138>)
 8013be6:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8013bea:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8013bee:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 8013bf2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013bf6:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8013bfa:	eea7 0b05 	vfma.f64	d0, d7, d5
 8013bfe:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 8013c02:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013c06:	eea4 0b05 	vfma.f64	d0, d4, d5
 8013c0a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013c0e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013c12:	bd38      	pop	{r3, r4, r5, pc}
 8013c14:	f240 422e 	movw	r2, #1070	@ 0x42e
 8013c18:	4293      	cmp	r3, r2
 8013c1a:	d829      	bhi.n	8013c70 <cosf+0xb0>
 8013c1c:	4b36      	ldr	r3, [pc, #216]	@ (8013cf8 <cosf+0x138>)
 8013c1e:	ed93 6b08 	vldr	d6, [r3, #32]
 8013c22:	ee27 6b06 	vmul.f64	d6, d7, d6
 8013c26:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8013c2a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013c2e:	ee16 1a90 	vmov	r1, s13
 8013c32:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8013c36:	1609      	asrs	r1, r1, #24
 8013c38:	ee06 1a90 	vmov	s13, r1
 8013c3c:	f001 0203 	and.w	r2, r1, #3
 8013c40:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013c44:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8013c48:	ed92 0b00 	vldr	d0, [r2]
 8013c4c:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8013c50:	f011 0f02 	tst.w	r1, #2
 8013c54:	f081 0101 	eor.w	r1, r1, #1
 8013c58:	eea5 7b46 	vfms.f64	d7, d5, d6
 8013c5c:	bf08      	it	eq
 8013c5e:	4618      	moveq	r0, r3
 8013c60:	ee27 1b07 	vmul.f64	d1, d7, d7
 8013c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c68:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013c6c:	f7ff bf7c 	b.w	8013b68 <sinf_poly>
 8013c70:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8013c74:	d232      	bcs.n	8013cdc <cosf+0x11c>
 8013c76:	4921      	ldr	r1, [pc, #132]	@ (8013cfc <cosf+0x13c>)
 8013c78:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8013c7c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8013c80:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8013c84:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8013c88:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013c8c:	6a10      	ldr	r0, [r2, #32]
 8013c8e:	6912      	ldr	r2, [r2, #16]
 8013c90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013c94:	40ab      	lsls	r3, r5
 8013c96:	fba0 5003 	umull	r5, r0, r0, r3
 8013c9a:	4359      	muls	r1, r3
 8013c9c:	fbe3 0102 	umlal	r0, r1, r3, r2
 8013ca0:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8013ca4:	0f9d      	lsrs	r5, r3, #30
 8013ca6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8013caa:	1ac9      	subs	r1, r1, r3
 8013cac:	f7ec fcbe 	bl	800062c <__aeabi_l2d>
 8013cb0:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8013cb4:	4b10      	ldr	r3, [pc, #64]	@ (8013cf8 <cosf+0x138>)
 8013cb6:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8013cf0 <cosf+0x130>
 8013cba:	ec41 0b17 	vmov	d7, r0, r1
 8013cbe:	f004 0203 	and.w	r2, r4, #3
 8013cc2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013cc6:	ed92 0b00 	vldr	d0, [r2]
 8013cca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013cce:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013cd2:	f014 0f02 	tst.w	r4, #2
 8013cd6:	f085 0101 	eor.w	r1, r5, #1
 8013cda:	e7bf      	b.n	8013c5c <cosf+0x9c>
 8013cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ce0:	f000 b81c 	b.w	8013d1c <__math_invalidf>
 8013ce4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013ce8:	e793      	b.n	8013c12 <cosf+0x52>
 8013cea:	bf00      	nop
 8013cec:	f3af 8000 	nop.w
 8013cf0:	54442d18 	.word	0x54442d18
 8013cf4:	3c1921fb 	.word	0x3c1921fb
 8013cf8:	08014448 	.word	0x08014448
 8013cfc:	080143e8 	.word	0x080143e8

08013d00 <with_errnof>:
 8013d00:	b510      	push	{r4, lr}
 8013d02:	ed2d 8b02 	vpush	{d8}
 8013d06:	eeb0 8a40 	vmov.f32	s16, s0
 8013d0a:	4604      	mov	r4, r0
 8013d0c:	f7ff fd9e 	bl	801384c <__errno>
 8013d10:	eeb0 0a48 	vmov.f32	s0, s16
 8013d14:	ecbd 8b02 	vpop	{d8}
 8013d18:	6004      	str	r4, [r0, #0]
 8013d1a:	bd10      	pop	{r4, pc}

08013d1c <__math_invalidf>:
 8013d1c:	eef0 7a40 	vmov.f32	s15, s0
 8013d20:	ee30 7a40 	vsub.f32	s14, s0, s0
 8013d24:	eef4 7a67 	vcmp.f32	s15, s15
 8013d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d2c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8013d30:	d602      	bvs.n	8013d38 <__math_invalidf+0x1c>
 8013d32:	2021      	movs	r0, #33	@ 0x21
 8013d34:	f7ff bfe4 	b.w	8013d00 <with_errnof>
 8013d38:	4770      	bx	lr
	...

08013d3c <__ieee754_asinf>:
 8013d3c:	b538      	push	{r3, r4, r5, lr}
 8013d3e:	ee10 5a10 	vmov	r5, s0
 8013d42:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013d46:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8013d4a:	ed2d 8b04 	vpush	{d8-d9}
 8013d4e:	d10c      	bne.n	8013d6a <__ieee754_asinf+0x2e>
 8013d50:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013ec4 <__ieee754_asinf+0x188>
 8013d54:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013ec8 <__ieee754_asinf+0x18c>
 8013d58:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013d5c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013d60:	eeb0 0a67 	vmov.f32	s0, s15
 8013d64:	ecbd 8b04 	vpop	{d8-d9}
 8013d68:	bd38      	pop	{r3, r4, r5, pc}
 8013d6a:	d904      	bls.n	8013d76 <__ieee754_asinf+0x3a>
 8013d6c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013d70:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013d74:	e7f6      	b.n	8013d64 <__ieee754_asinf+0x28>
 8013d76:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8013d7a:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8013d7e:	d20b      	bcs.n	8013d98 <__ieee754_asinf+0x5c>
 8013d80:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8013d84:	d252      	bcs.n	8013e2c <__ieee754_asinf+0xf0>
 8013d86:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013ecc <__ieee754_asinf+0x190>
 8013d8a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013d8e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d96:	dce5      	bgt.n	8013d64 <__ieee754_asinf+0x28>
 8013d98:	f7ff fe16 	bl	80139c8 <fabsf>
 8013d9c:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8013da0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013da4:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013da8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013ed0 <__ieee754_asinf+0x194>
 8013dac:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013ed4 <__ieee754_asinf+0x198>
 8013db0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013ed8 <__ieee754_asinf+0x19c>
 8013db4:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013db8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013edc <__ieee754_asinf+0x1a0>
 8013dbc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013dc0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8013ee0 <__ieee754_asinf+0x1a4>
 8013dc4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013dc8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013ee4 <__ieee754_asinf+0x1a8>
 8013dcc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013dd0:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013ee8 <__ieee754_asinf+0x1ac>
 8013dd4:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013dd8:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013eec <__ieee754_asinf+0x1b0>
 8013ddc:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013de0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8013ef0 <__ieee754_asinf+0x1b4>
 8013de4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013de8:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8013ef4 <__ieee754_asinf+0x1b8>
 8013dec:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013df0:	eeb0 0a48 	vmov.f32	s0, s16
 8013df4:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013df8:	f000 f9f6 	bl	80141e8 <__ieee754_sqrtf>
 8013dfc:	4b3e      	ldr	r3, [pc, #248]	@ (8013ef8 <__ieee754_asinf+0x1bc>)
 8013dfe:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013e02:	429c      	cmp	r4, r3
 8013e04:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013e08:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013e0c:	d93d      	bls.n	8013e8a <__ieee754_asinf+0x14e>
 8013e0e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013e12:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8013efc <__ieee754_asinf+0x1c0>
 8013e16:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013e1a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013ec8 <__ieee754_asinf+0x18c>
 8013e1e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013e22:	2d00      	cmp	r5, #0
 8013e24:	bfd8      	it	le
 8013e26:	eeb1 0a40 	vnegle.f32	s0, s0
 8013e2a:	e79b      	b.n	8013d64 <__ieee754_asinf+0x28>
 8013e2c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013e30:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013ed4 <__ieee754_asinf+0x198>
 8013e34:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8013ed0 <__ieee754_asinf+0x194>
 8013e38:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013ee8 <__ieee754_asinf+0x1ac>
 8013e3c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013e40:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013edc <__ieee754_asinf+0x1a0>
 8013e44:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013e48:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8013ee0 <__ieee754_asinf+0x1a4>
 8013e4c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e50:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013ee4 <__ieee754_asinf+0x1a8>
 8013e54:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013e58:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013ed8 <__ieee754_asinf+0x19c>
 8013e5c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e60:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013eec <__ieee754_asinf+0x1b0>
 8013e64:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013e68:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8013ef0 <__ieee754_asinf+0x1b4>
 8013e6c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013e70:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8013ef4 <__ieee754_asinf+0x1b8>
 8013e74:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013e7c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013e80:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013e84:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013e88:	e76c      	b.n	8013d64 <__ieee754_asinf+0x28>
 8013e8a:	ee10 3a10 	vmov	r3, s0
 8013e8e:	f36f 030b 	bfc	r3, #0, #12
 8013e92:	ee07 3a10 	vmov	s14, r3
 8013e96:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013e9a:	ee70 5a00 	vadd.f32	s11, s0, s0
 8013e9e:	ee30 0a07 	vadd.f32	s0, s0, s14
 8013ea2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013ec4 <__ieee754_asinf+0x188>
 8013ea6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013eaa:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8013f00 <__ieee754_asinf+0x1c4>
 8013eae:	eee5 7a66 	vfms.f32	s15, s10, s13
 8013eb2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013eb6:	eeb0 6a40 	vmov.f32	s12, s0
 8013eba:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013ebe:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013ec2:	e7ac      	b.n	8013e1e <__ieee754_asinf+0xe2>
 8013ec4:	b33bbd2e 	.word	0xb33bbd2e
 8013ec8:	3fc90fdb 	.word	0x3fc90fdb
 8013ecc:	7149f2ca 	.word	0x7149f2ca
 8013ed0:	3a4f7f04 	.word	0x3a4f7f04
 8013ed4:	3811ef08 	.word	0x3811ef08
 8013ed8:	3e2aaaab 	.word	0x3e2aaaab
 8013edc:	bd241146 	.word	0xbd241146
 8013ee0:	3e4e0aa8 	.word	0x3e4e0aa8
 8013ee4:	bea6b090 	.word	0xbea6b090
 8013ee8:	3d9dc62e 	.word	0x3d9dc62e
 8013eec:	bf303361 	.word	0xbf303361
 8013ef0:	4001572d 	.word	0x4001572d
 8013ef4:	c019d139 	.word	0xc019d139
 8013ef8:	3f799999 	.word	0x3f799999
 8013efc:	333bbd2e 	.word	0x333bbd2e
 8013f00:	3f490fdb 	.word	0x3f490fdb

08013f04 <__ieee754_atan2f>:
 8013f04:	ee10 2a90 	vmov	r2, s1
 8013f08:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013f0c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013f10:	b510      	push	{r4, lr}
 8013f12:	eef0 7a40 	vmov.f32	s15, s0
 8013f16:	d806      	bhi.n	8013f26 <__ieee754_atan2f+0x22>
 8013f18:	ee10 0a10 	vmov	r0, s0
 8013f1c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8013f20:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013f24:	d904      	bls.n	8013f30 <__ieee754_atan2f+0x2c>
 8013f26:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8013f2e:	bd10      	pop	{r4, pc}
 8013f30:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8013f34:	d103      	bne.n	8013f3e <__ieee754_atan2f+0x3a>
 8013f36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f3a:	f000 b881 	b.w	8014040 <atanf>
 8013f3e:	1794      	asrs	r4, r2, #30
 8013f40:	f004 0402 	and.w	r4, r4, #2
 8013f44:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013f48:	b93b      	cbnz	r3, 8013f5a <__ieee754_atan2f+0x56>
 8013f4a:	2c02      	cmp	r4, #2
 8013f4c:	d05c      	beq.n	8014008 <__ieee754_atan2f+0x104>
 8013f4e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801401c <__ieee754_atan2f+0x118>
 8013f52:	2c03      	cmp	r4, #3
 8013f54:	fe47 7a00 	vseleq.f32	s15, s14, s0
 8013f58:	e7e7      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8013f5a:	b939      	cbnz	r1, 8013f6c <__ieee754_atan2f+0x68>
 8013f5c:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8014020 <__ieee754_atan2f+0x11c>
 8013f60:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8014024 <__ieee754_atan2f+0x120>
 8013f64:	2800      	cmp	r0, #0
 8013f66:	fe67 7a27 	vselge.f32	s15, s14, s15
 8013f6a:	e7de      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8013f6c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013f70:	d110      	bne.n	8013f94 <__ieee754_atan2f+0x90>
 8013f72:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013f76:	f104 34ff 	add.w	r4, r4, #4294967295
 8013f7a:	d107      	bne.n	8013f8c <__ieee754_atan2f+0x88>
 8013f7c:	2c02      	cmp	r4, #2
 8013f7e:	d846      	bhi.n	801400e <__ieee754_atan2f+0x10a>
 8013f80:	4b29      	ldr	r3, [pc, #164]	@ (8014028 <__ieee754_atan2f+0x124>)
 8013f82:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013f86:	edd3 7a00 	vldr	s15, [r3]
 8013f8a:	e7ce      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8013f8c:	2c02      	cmp	r4, #2
 8013f8e:	d841      	bhi.n	8014014 <__ieee754_atan2f+0x110>
 8013f90:	4b26      	ldr	r3, [pc, #152]	@ (801402c <__ieee754_atan2f+0x128>)
 8013f92:	e7f6      	b.n	8013f82 <__ieee754_atan2f+0x7e>
 8013f94:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013f98:	d0e0      	beq.n	8013f5c <__ieee754_atan2f+0x58>
 8013f9a:	1a5b      	subs	r3, r3, r1
 8013f9c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013fa0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013fa4:	da1a      	bge.n	8013fdc <__ieee754_atan2f+0xd8>
 8013fa6:	2a00      	cmp	r2, #0
 8013fa8:	da01      	bge.n	8013fae <__ieee754_atan2f+0xaa>
 8013faa:	313c      	adds	r1, #60	@ 0x3c
 8013fac:	db19      	blt.n	8013fe2 <__ieee754_atan2f+0xde>
 8013fae:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013fb2:	f7ff fd09 	bl	80139c8 <fabsf>
 8013fb6:	f000 f843 	bl	8014040 <atanf>
 8013fba:	eef0 7a40 	vmov.f32	s15, s0
 8013fbe:	2c01      	cmp	r4, #1
 8013fc0:	d012      	beq.n	8013fe8 <__ieee754_atan2f+0xe4>
 8013fc2:	2c02      	cmp	r4, #2
 8013fc4:	d017      	beq.n	8013ff6 <__ieee754_atan2f+0xf2>
 8013fc6:	2c00      	cmp	r4, #0
 8013fc8:	d0af      	beq.n	8013f2a <__ieee754_atan2f+0x26>
 8013fca:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014030 <__ieee754_atan2f+0x12c>
 8013fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013fd2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8014034 <__ieee754_atan2f+0x130>
 8013fd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013fda:	e7a6      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8013fdc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8014024 <__ieee754_atan2f+0x120>
 8013fe0:	e7ed      	b.n	8013fbe <__ieee754_atan2f+0xba>
 8013fe2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014038 <__ieee754_atan2f+0x134>
 8013fe6:	e7ea      	b.n	8013fbe <__ieee754_atan2f+0xba>
 8013fe8:	ee17 3a90 	vmov	r3, s15
 8013fec:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013ff0:	ee07 3a90 	vmov	s15, r3
 8013ff4:	e799      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8013ff6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014030 <__ieee754_atan2f+0x12c>
 8013ffa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013ffe:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8014034 <__ieee754_atan2f+0x130>
 8014002:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014006:	e790      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8014008:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8014034 <__ieee754_atan2f+0x130>
 801400c:	e78d      	b.n	8013f2a <__ieee754_atan2f+0x26>
 801400e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801403c <__ieee754_atan2f+0x138>
 8014012:	e78a      	b.n	8013f2a <__ieee754_atan2f+0x26>
 8014014:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014038 <__ieee754_atan2f+0x134>
 8014018:	e787      	b.n	8013f2a <__ieee754_atan2f+0x26>
 801401a:	bf00      	nop
 801401c:	c0490fdb 	.word	0xc0490fdb
 8014020:	bfc90fdb 	.word	0xbfc90fdb
 8014024:	3fc90fdb 	.word	0x3fc90fdb
 8014028:	08014534 	.word	0x08014534
 801402c:	08014528 	.word	0x08014528
 8014030:	33bbbd2e 	.word	0x33bbbd2e
 8014034:	40490fdb 	.word	0x40490fdb
 8014038:	00000000 	.word	0x00000000
 801403c:	3f490fdb 	.word	0x3f490fdb

08014040 <atanf>:
 8014040:	b538      	push	{r3, r4, r5, lr}
 8014042:	ee10 5a10 	vmov	r5, s0
 8014046:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801404a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801404e:	eef0 7a40 	vmov.f32	s15, s0
 8014052:	d30f      	bcc.n	8014074 <atanf+0x34>
 8014054:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014058:	d904      	bls.n	8014064 <atanf+0x24>
 801405a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801405e:	eeb0 0a67 	vmov.f32	s0, s15
 8014062:	bd38      	pop	{r3, r4, r5, pc}
 8014064:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801419c <atanf+0x15c>
 8014068:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80141a0 <atanf+0x160>
 801406c:	2d00      	cmp	r5, #0
 801406e:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8014072:	e7f4      	b.n	801405e <atanf+0x1e>
 8014074:	4b4b      	ldr	r3, [pc, #300]	@ (80141a4 <atanf+0x164>)
 8014076:	429c      	cmp	r4, r3
 8014078:	d810      	bhi.n	801409c <atanf+0x5c>
 801407a:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801407e:	d20a      	bcs.n	8014096 <atanf+0x56>
 8014080:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80141a8 <atanf+0x168>
 8014084:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801408c:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014094:	dce3      	bgt.n	801405e <atanf+0x1e>
 8014096:	f04f 33ff 	mov.w	r3, #4294967295
 801409a:	e013      	b.n	80140c4 <atanf+0x84>
 801409c:	f7ff fc94 	bl	80139c8 <fabsf>
 80140a0:	4b42      	ldr	r3, [pc, #264]	@ (80141ac <atanf+0x16c>)
 80140a2:	429c      	cmp	r4, r3
 80140a4:	d84f      	bhi.n	8014146 <atanf+0x106>
 80140a6:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80140aa:	429c      	cmp	r4, r3
 80140ac:	d841      	bhi.n	8014132 <atanf+0xf2>
 80140ae:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80140b2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80140b6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80140ba:	2300      	movs	r3, #0
 80140bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80140c0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80140c4:	1c5a      	adds	r2, r3, #1
 80140c6:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80140ca:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80141b0 <atanf+0x170>
 80140ce:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80141b4 <atanf+0x174>
 80140d2:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 80141b8 <atanf+0x178>
 80140d6:	ee66 6a06 	vmul.f32	s13, s12, s12
 80140da:	eee6 5a87 	vfma.f32	s11, s13, s14
 80140de:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80141bc <atanf+0x17c>
 80140e2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80140e6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80141c0 <atanf+0x180>
 80140ea:	eee7 5a26 	vfma.f32	s11, s14, s13
 80140ee:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80141c4 <atanf+0x184>
 80140f2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80140f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80141c8 <atanf+0x188>
 80140fa:	eee7 5a26 	vfma.f32	s11, s14, s13
 80140fe:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80141cc <atanf+0x18c>
 8014102:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014106:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80141d0 <atanf+0x190>
 801410a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801410e:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 80141d4 <atanf+0x194>
 8014112:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014116:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80141d8 <atanf+0x198>
 801411a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801411e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014122:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014126:	ee27 7a87 	vmul.f32	s14, s15, s14
 801412a:	d121      	bne.n	8014170 <atanf+0x130>
 801412c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014130:	e795      	b.n	801405e <atanf+0x1e>
 8014132:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014136:	ee30 7a67 	vsub.f32	s14, s0, s15
 801413a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801413e:	2301      	movs	r3, #1
 8014140:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014144:	e7be      	b.n	80140c4 <atanf+0x84>
 8014146:	4b25      	ldr	r3, [pc, #148]	@ (80141dc <atanf+0x19c>)
 8014148:	429c      	cmp	r4, r3
 801414a:	d80b      	bhi.n	8014164 <atanf+0x124>
 801414c:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014150:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014154:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014158:	2302      	movs	r3, #2
 801415a:	ee70 6a67 	vsub.f32	s13, s0, s15
 801415e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014162:	e7af      	b.n	80140c4 <atanf+0x84>
 8014164:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014168:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801416c:	2303      	movs	r3, #3
 801416e:	e7a9      	b.n	80140c4 <atanf+0x84>
 8014170:	4a1b      	ldr	r2, [pc, #108]	@ (80141e0 <atanf+0x1a0>)
 8014172:	491c      	ldr	r1, [pc, #112]	@ (80141e4 <atanf+0x1a4>)
 8014174:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014178:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801417c:	edd3 6a00 	vldr	s13, [r3]
 8014180:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014184:	2d00      	cmp	r5, #0
 8014186:	ee37 7a67 	vsub.f32	s14, s14, s15
 801418a:	edd2 7a00 	vldr	s15, [r2]
 801418e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014192:	bfb8      	it	lt
 8014194:	eef1 7a67 	vneglt.f32	s15, s15
 8014198:	e761      	b.n	801405e <atanf+0x1e>
 801419a:	bf00      	nop
 801419c:	bfc90fdb 	.word	0xbfc90fdb
 80141a0:	3fc90fdb 	.word	0x3fc90fdb
 80141a4:	3edfffff 	.word	0x3edfffff
 80141a8:	7149f2ca 	.word	0x7149f2ca
 80141ac:	3f97ffff 	.word	0x3f97ffff
 80141b0:	3c8569d7 	.word	0x3c8569d7
 80141b4:	3d4bda59 	.word	0x3d4bda59
 80141b8:	bd6ef16b 	.word	0xbd6ef16b
 80141bc:	3d886b35 	.word	0x3d886b35
 80141c0:	3dba2e6e 	.word	0x3dba2e6e
 80141c4:	3e124925 	.word	0x3e124925
 80141c8:	3eaaaaab 	.word	0x3eaaaaab
 80141cc:	bd15a221 	.word	0xbd15a221
 80141d0:	bd9d8795 	.word	0xbd9d8795
 80141d4:	bde38e38 	.word	0xbde38e38
 80141d8:	be4ccccd 	.word	0xbe4ccccd
 80141dc:	401bffff 	.word	0x401bffff
 80141e0:	08014550 	.word	0x08014550
 80141e4:	08014540 	.word	0x08014540

080141e8 <__ieee754_sqrtf>:
 80141e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80141ec:	4770      	bx	lr
	...

080141f0 <_init>:
 80141f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141f2:	bf00      	nop
 80141f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80141f6:	bc08      	pop	{r3}
 80141f8:	469e      	mov	lr, r3
 80141fa:	4770      	bx	lr

080141fc <_fini>:
 80141fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141fe:	bf00      	nop
 8014200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014202:	bc08      	pop	{r3}
 8014204:	469e      	mov	lr, r3
 8014206:	4770      	bx	lr
