

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Fri Oct  6 09:59:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.789 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     1283|  30.000 ns|  12.830 us|    3|  1283|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_89_1  |        1|     1281|         2|          1|          1|  1 ~ 1281|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      45|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      81|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      81|      99|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_4_fu_83_p2                    |         +|   0|  0|  21|          14|           4|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_146                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |tmp_s_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1027_fu_77_p2              |      icmp|   0|  0|  12|          14|          14|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          34|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_3   |   9|          2|   14|         28|
    |i_V_fu_44                |   9|          2|   14|         28|
    |out_buffer_blk_n         |   9|          2|    1|          2|
    |out_r_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_44                |  14|   0|   14|          0|
    |out_buffer_read_reg_107  |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_89_1|  return value|
|out_buffer_dout     |   in|   64|     ap_fifo|                    out_buffer|       pointer|
|out_buffer_empty_n  |   in|    1|     ap_fifo|                    out_buffer|       pointer|
|out_buffer_read     |  out|    1|     ap_fifo|                    out_buffer|       pointer|
|out_r_din           |  out|   64|     ap_fifo|                         out_r|       pointer|
|out_r_full_n        |   in|    1|     ap_fifo|                         out_r|       pointer|
|out_r_write         |  out|    1|     ap_fifo|                         out_r|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

