<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>Main_Code.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xc9500/data/xc9572.chp</devFile><mfdFile>Main_Code.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-20-2018" design="Main_Code" device="XC9572" eqnType="1" pkg="PC84" speed="-7" status="1" statusStr="Successful" swVersion="P.68d" time=" 10:01PM" version="1.0"/><inputs id="ADD3_SPECSIG" userloc="P70"/><inputs id="ADD2_SPECSIG" userloc="P68"/><inputs id="ADD1_SPECSIG" userloc="P66"/><inputs id="ADD0_SPECSIG" userloc="P54"/><inputs id="CPU_Add_Data_Valid" userloc="P84"/><inputs id="CPU_L_Data_Ready" userloc="P82"/><inputs id="CPU_Read_Write" userloc="P81"/><inputs id="CPU_H_Data_Ready" userloc="P83"/><global_inputs id="CPLD_CLK" pinnum="GCK1" use="GCK1" userloc="9"/><pin id="FB1_MC1_PIN4" pinnum="4" signal="DUART_Read_Write" use="O"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="DUART_Enable" use="O"/><pin id="FB1_MC3_PIN6" pinnum="6" signal="ROM_H_Output" use="O"/><pin id="FB1_MC4_PIN7" pinnum="7"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC7_PIN11" pinnum="11" signal="ROM_L_Enable" use="O"/><pin id="FB1_MC8_PIN5" pinnum="5" signal="ROM_H_Enable" use="O"/><pin id="FB1_MC9_PIN9" pinnum="9" signal="CPLD_CLK" use="GCK"/><pin id="FB1_MC10_PIN13" pinnum="13"/><pin id="FB1_MC11_PIN10" pinnum="10"/><pin id="FB1_MC12_PIN18" pinnum="18"/><pin id="FB1_MC13_PIN20" pinnum="20"/><pin id="FB1_MC14_PIN12" pinnum="12"/><pin id="FB1_MC15_PIN14" pinnum="14"/><pin id="FB1_MC16_PIN23" pinnum="23"/><pin id="FB1_MC17_PIN15" pinnum="15"/><pin id="FB1_MC18_PIN24" pinnum="24"/><pin id="FB2_MC1_PIN63" pinnum="63"/><pin id="FB2_MC2_PIN69" pinnum="69"/><pin id="FB2_MC3_PIN67" pinnum="67"/><pin id="FB2_MC4_PIN68" pinnum="68" signal="ADD2_SPECSIG" use="I"/><pin id="FB2_MC5_PIN70" pinnum="70" signal="ADD3_SPECSIG" use="I"/><pin id="FB2_MC6_PIN71" pinnum="71"/><pin id="FB2_MC7_PIN76" pinnum="76"/><pin id="FB2_MC8_PIN72" pinnum="72"/><pin id="FB2_MC9_PIN74" pinnum="74"/><pin id="FB2_MC10_PIN75" pinnum="75"/><pin id="FB2_MC11_PIN77" pinnum="77"/><pin id="FB2_MC12_PIN79" pinnum="79"/><pin id="FB2_MC13_PIN80" pinnum="80"/><pin id="FB2_MC14_PIN81" pinnum="81" signal="CPU_Read_Write" use="I"/><pin id="FB2_MC15_PIN83" pinnum="83" signal="CPU_H_Data_Ready" use="I"/><pin id="FB2_MC16_PIN82" pinnum="82" signal="CPU_L_Data_Ready" use="I"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="CPU_Add_Data_Valid" use="I"/><pin id="FB3_MC1_PIN25" pinnum="25"/><pin id="FB3_MC2_PIN17" pinnum="17"/><pin id="FB3_MC3_PIN31" pinnum="31"/><pin id="FB3_MC4_PIN32" pinnum="32"/><pin id="FB3_MC5_PIN19" pinnum="19"/><pin id="FB3_MC6_PIN34" pinnum="34"/><pin id="FB3_MC7_PIN35" pinnum="35"/><pin id="FB3_MC8_PIN21" pinnum="21"/><pin id="FB3_MC9_PIN26" pinnum="26"/><pin id="FB3_MC10_PIN40" pinnum="40" signal="RAM_H_Input" use="O"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="ROM_L_Output" use="O"/><pin id="FB3_MC12_PIN41" pinnum="41" signal="RAM_L_Enable" use="O"/><pin id="FB3_MC13_PIN43" pinnum="43" signal="RAM_L_Input" use="O"/><pin id="FB3_MC14_PIN36" pinnum="36"/><pin id="FB3_MC15_PIN37" pinnum="37" signal="RAM_H_Enable" use="O"/><pin id="FB3_MC16_PIN45" pinnum="45"/><pin id="FB3_MC17_PIN39" pinnum="39" signal="RAM_H_Output" use="O"/><pin id="FB4_MC1_PIN46" pinnum="46" signal="CPU_Clock" use="O"/><pin id="FB4_MC2_PIN44" pinnum="44" signal="RAM_L_Output" use="O"/><pin id="FB4_MC3_PIN51" pinnum="51"/><pin id="FB4_MC4_PIN52" pinnum="52"/><pin id="FB4_MC5_PIN47" pinnum="47"/><pin id="FB4_MC6_PIN54" pinnum="54" signal="ADD0_SPECSIG" use="I"/><pin id="FB4_MC7_PIN55" pinnum="55" signal="I_Count18_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC8_PIN48" pinnum="48" signal="I_Count17_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC9_PIN50" pinnum="50" signal="I_Count16_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC10_PIN57" pinnum="57" signal="I_Count15_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC11_PIN53" pinnum="53" signal="I_Count14_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC12_PIN58" pinnum="58" signal="I_Count13_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC13_PIN61" pinnum="61" signal="I_Count12_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC14_PIN56" pinnum="56" signal="I_Count11_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC15_PIN65" pinnum="65" signal="I_Count112_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC16_PIN62" pinnum="62" signal="I_Count111_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC17_PIN66" pinnum="66" signal="ADD1_SPECSIG" use="I"/><fblock id="FB1" inputUse="9" pinUse="5"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN4" sigUse="9" signal="DUART_Read_Write"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="7" signal="DUART_Enable"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN6" sigUse="7" signal="ROM_H_Output"><pterms pt1="FB1_3_1"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN7"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN11" sigUse="7" signal="ROM_L_Enable"><pterms pt1="FB1_7_1"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5" sigUse="7" signal="ROM_H_Enable"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN9"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN13"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN10"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN20"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN12"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN23"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN15"/><macrocell id="FB1_MC18" pin="FB1_MC18_PIN24"/><fbinput id="FB1_I1" signal="ADD0_SPECSIG"/><fbinput id="FB1_I2" signal="ADD1_SPECSIG"/><fbinput id="FB1_I3" signal="ADD2_SPECSIG"/><fbinput id="FB1_I4" signal="ADD3_SPECSIG"/><fbinput id="FB1_I5" signal="CPU_Add_Data_Valid"/><fbinput id="FB1_I6" signal="CPU_H_Data_Ready"/><fbinput id="FB1_I7" signal="CPU_L_Data_Ready"/><fbinput id="FB1_I8" signal="CPU_Read_Write"/><fbinput fbk="LFBK" id="FB1_I9" signal="DUART_Read_Write_OBUFLFBK_SPECSIG"/><pterm id="FB1_1_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_2"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_3"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB1_1_4"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB1_2_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG" negated="ON"/><signal id="ADD0_SPECSIG" negated="ON"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG" negated="ON"/><signal id="ADD0_SPECSIG" negated="ON"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG" negated="ON"/><signal id="ADD0_SPECSIG" negated="ON"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><equation id="DUART_Read_Write" regUse="T" userloc="P04"><d2><eq_pterm ptindx="FB1_1_1"/><eq_pterm ptindx="FB1_1_2"/><eq_pterm ptindx="FB1_1_3"/><eq_pterm ptindx="FB1_1_4"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="DUART_Enable" negated="ON" regUse="D" userloc="P01"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_H_Output" negated="ON" regUse="D" userloc="P06"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_L_Enable" negated="ON" regUse="D" userloc="P11"><d2><eq_pterm ptindx="FB1_7_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_H_Enable" negated="ON" regUse="D" userloc="P05"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="0" pinUse="6"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN63"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN69"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN67"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN68"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN70"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN71"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN76"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN72"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN74"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN75"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN77"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN79"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN80"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN83"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN82"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84"/><macrocell id="FB2_MC18"/></fblock><fblock id="FB3" inputUse="8" pinUse="6"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN25"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN17"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN19"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN35"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN21"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN26"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN40" sigUse="7" signal="RAM_H_Input"><pterms pt1="FB3_10_1"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33" sigUse="7" signal="ROM_L_Output"><pterms pt1="FB3_11_1"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN41" sigUse="6" signal="RAM_L_Enable"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13" pin="FB3_MC13_PIN43" sigUse="7" signal="RAM_L_Input"><pterms pt1="FB3_13_1"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN36"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN37" sigUse="6" signal="RAM_H_Enable"><pterms pt1="FB3_15_1"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN45"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN39" sigUse="7" signal="RAM_H_Output"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="ADD0_SPECSIG"/><fbinput id="FB3_I2" signal="ADD1_SPECSIG"/><fbinput id="FB3_I3" signal="ADD2_SPECSIG"/><fbinput id="FB3_I4" signal="ADD3_SPECSIG"/><fbinput id="FB3_I5" signal="CPU_Add_Data_Valid"/><fbinput id="FB3_I6" signal="CPU_H_Data_Ready"/><fbinput id="FB3_I7" signal="CPU_L_Data_Ready"/><fbinput id="FB3_I8" signal="CPU_Read_Write"/><pterm id="FB3_10_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="ADD3_SPECSIG" negated="ON"/><signal id="ADD2_SPECSIG" negated="ON"/><signal id="ADD1_SPECSIG" negated="ON"/><signal id="ADD0_SPECSIG" negated="ON"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_H_Data_Ready" negated="ON"/></pterm><equation id="RAM_H_Input" negated="ON" regUse="D" userloc="P40"><d2><eq_pterm ptindx="FB3_10_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_L_Output" negated="ON" regUse="D" userloc="P33"><d2><eq_pterm ptindx="FB3_11_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_L_Enable" negated="ON" regUse="D" userloc="P41"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_L_Input" negated="ON" regUse="D" userloc="P43"><d2><eq_pterm ptindx="FB3_13_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_H_Enable" negated="ON" regUse="D" userloc="P37"><d2><eq_pterm ptindx="FB3_15_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_H_Output" negated="ON" regUse="D" userloc="P39"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="20" pinUse="4"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN46" sigUse="13" signal="CPU_Clock"><pterms pt1="FB4_1_1"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN44" sigUse="7" signal="RAM_L_Output"><pterms pt1="FB4_2_1"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN51"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN52"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN47"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN54" sigUse="9" signal="I_Count19_SPECSIG"><pterms pt1="FB4_6_1"/></macrocell><macrocell id="FB4_MC7" pin="FB4_MC7_PIN55" sigUse="8" signal="I_Count18_SPECSIG"><pterms pt1="FB4_7_1"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN48" sigUse="7" signal="I_Count17_SPECSIG"><pterms pt1="FB4_8_1"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN50" sigUse="6" signal="I_Count16_SPECSIG"><pterms pt1="FB4_9_1"/></macrocell><macrocell id="FB4_MC10" pin="FB4_MC10_PIN57" sigUse="5" signal="I_Count15_SPECSIG"><pterms pt1="FB4_10_1"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN53" sigUse="4" signal="I_Count14_SPECSIG"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN58" sigUse="3" signal="I_Count13_SPECSIG"><pterms pt1="FB4_12_1"/></macrocell><macrocell id="FB4_MC13" pin="FB4_MC13_PIN61" sigUse="2" signal="I_Count12_SPECSIG"><pterms pt1="FB4_13_1"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN56" sigUse="1" signal="I_Count11_SPECSIG"><pterms pt1="FB4_14_1"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN65" sigUse="12" signal="I_Count112_SPECSIG"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN62" sigUse="11" signal="I_Count111_SPECSIG"><pterms pt1="FB4_16_1"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN66" sigUse="10" signal="I_Count110_SPECSIG"><pterms pt1="FB4_17_1"/></macrocell><macrocell id="FB4_MC18" sigUse="0" signal="I_Count10_SPECSIG"/><fbinput id="FB4_I1" signal="ADD0_SPECSIG"/><fbinput id="FB4_I2" signal="ADD1_SPECSIG"/><fbinput id="FB4_I3" signal="ADD2_SPECSIG"/><fbinput id="FB4_I4" signal="ADD3_SPECSIG"/><fbinput id="FB4_I5" signal="CPU_Add_Data_Valid"/><fbinput id="FB4_I6" signal="CPU_L_Data_Ready"/><fbinput id="FB4_I7" signal="CPU_Read_Write"/><fbinput fbk="LFBK" id="FB4_I8" signal="I_Count10LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I9" signal="I_Count110LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I10" signal="I_Count111LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I11" signal="I_Count112LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I12" signal="I_Count11LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I13" signal="I_Count12LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I14" signal="I_Count13LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I15" signal="I_Count14LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I16" signal="I_Count15LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I17" signal="I_Count16LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I18" signal="I_Count17LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I19" signal="I_Count18LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB4_I20" signal="I_Count19LFBK_SPECSIG"/><pterm id="FB4_1_1"><signal id="I_Count10LFBK_SPECSIG" negated="ON"/><signal id="I_Count110LFBK_SPECSIG" negated="ON"/><signal id="I_Count111LFBK_SPECSIG" negated="ON"/><signal id="I_Count11LFBK_SPECSIG" negated="ON"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG" negated="ON"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG" negated="ON"/><signal id="I_Count16LFBK_SPECSIG" negated="ON"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/></pterm><pterm id="FB4_2_1"><signal id="ADD3_SPECSIG"/><signal id="ADD2_SPECSIG"/><signal id="ADD1_SPECSIG"/><signal id="ADD0_SPECSIG"/><signal id="CPU_Add_Data_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="CPU_L_Data_Ready" negated="ON"/></pterm><pterm id="FB4_6_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/></pterm><pterm id="FB4_7_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/></pterm><pterm id="FB4_9_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/></pterm><pterm id="FB4_10_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/></pterm><pterm id="FB4_11_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/></pterm><pterm id="FB4_12_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/></pterm><pterm id="FB4_13_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="I_Count10LFBK_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count110LFBK_SPECSIG"/><signal id="I_Count111LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count110LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG"/></pterm><pterm id="FB4_17_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG"/></pterm><equation id="CPU_Clock" regUse="T"><d2><eq_pterm ptindx="FB4_1_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_L_Output" negated="ON" regUse="D" userloc="P44"><d2><eq_pterm ptindx="FB4_2_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count19_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_6_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count18_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_7_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count17_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_8_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count16_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_9_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count15_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_10_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count14_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_11_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count13_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_12_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count12_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_13_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_14_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count112_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_15_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count111_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_16_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count110_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="VCC"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Main_Code.ise'.</warning><warning>Cpld:936 - The output buffer 'ROM_L_Input_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'ROM_H_Input_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'DUART_Reset_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'DUART_Data_ACK_OBUF' is missing an input   and will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_Reset_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_Halt_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_Enable_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_Data_ACK_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_Bus_Grant_OBUF' is missing an input   and will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPLD_Button'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Bus_ERR'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Bus_Grant_ACK'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Bus_REQ'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Valid_Memory_Add'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Valid_Periph_Add'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc9572-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="ADD3_SPECSIG" value="ADD&lt;3&gt;"/><specSig signal="ADD2_SPECSIG" value="ADD&lt;2&gt;"/><specSig signal="ADD1_SPECSIG" value="ADD&lt;1&gt;"/><specSig signal="ADD0_SPECSIG" value="ADD&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="I_Count18_SPECSIG" value="I_Count1&lt;8&gt;"/><specSig signal="I_Count17_SPECSIG" value="I_Count1&lt;7&gt;"/><specSig signal="I_Count16_SPECSIG" value="I_Count1&lt;6&gt;"/><specSig signal="I_Count15_SPECSIG" value="I_Count1&lt;5&gt;"/><specSig signal="I_Count14_SPECSIG" value="I_Count1&lt;4&gt;"/><specSig signal="I_Count13_SPECSIG" value="I_Count1&lt;3&gt;"/><specSig signal="I_Count12_SPECSIG" value="I_Count1&lt;2&gt;"/><specSig signal="I_Count11_SPECSIG" value="I_Count1&lt;1&gt;"/><specSig signal="I_Count112_SPECSIG" value="I_Count1&lt;12&gt;"/><specSig signal="I_Count111_SPECSIG" value="I_Count1&lt;11&gt;"/><specSig signal="DUART_Read_Write_OBUFLFBK_SPECSIG" value="DUART_Read_Write_OBUF.LFBK"/><specSig signal="I_Count19_SPECSIG" value="I_Count1&lt;9&gt;"/><specSig signal="I_Count110_SPECSIG" value="I_Count1&lt;10&gt;"/><specSig signal="I_Count10_SPECSIG" value="I_Count1&lt;0&gt;"/><specSig signal="I_Count10LFBK_SPECSIG" value="I_Count1&lt;0&gt;.LFBK"/><specSig signal="I_Count110LFBK_SPECSIG" value="I_Count1&lt;10&gt;.LFBK"/><specSig signal="I_Count111LFBK_SPECSIG" value="I_Count1&lt;11&gt;.LFBK"/><specSig signal="I_Count112LFBK_SPECSIG" value="I_Count1&lt;12&gt;.LFBK"/><specSig signal="I_Count11LFBK_SPECSIG" value="I_Count1&lt;1&gt;.LFBK"/><specSig signal="I_Count12LFBK_SPECSIG" value="I_Count1&lt;2&gt;.LFBK"/><specSig signal="I_Count13LFBK_SPECSIG" value="I_Count1&lt;3&gt;.LFBK"/><specSig signal="I_Count14LFBK_SPECSIG" value="I_Count1&lt;4&gt;.LFBK"/><specSig signal="I_Count15LFBK_SPECSIG" value="I_Count1&lt;5&gt;.LFBK"/><specSig signal="I_Count16LFBK_SPECSIG" value="I_Count1&lt;6&gt;.LFBK"/><specSig signal="I_Count17LFBK_SPECSIG" value="I_Count1&lt;7&gt;.LFBK"/><specSig signal="I_Count18LFBK_SPECSIG" value="I_Count1&lt;8&gt;.LFBK"/><specSig signal="I_Count19LFBK_SPECSIG" value="I_Count1&lt;9&gt;.LFBK"/></document>
