fifo_1024x512.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/fifo_1024x512/sim/fifo_1024x512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
