# Digital Block of ROIC (Read-Out Integrated Circuit)

This project is a part of my internship at **DRDO SSPL**, where I implemented the digital block of a Read-Out Integrated Circuit (ROIC) using Verilog HDL and simulated using Xilinx Vivado.

## 📁 Project Structure
- `src/` – Contains the main Verilog design files
- `testbench/` – Testbench for simulation
- `docs/` – Simulation waveforms and design documentation

## 🚀 How to Simulate (Vivado)
1. Open Vivado
2. Create a new project
3. Add files from `src/` and `testbench/`
4. Run behavioral simulation

## 📷 Waveform Preview

![Simulation Output](docs/simulation_results.png)

## 👨‍💻 Author
- Shivam Mandal  
- Internship at DRDO (SSPL), under mentorship of **Scientist E, Navneet Kaur Saini**
