GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c05clockgen/src/gw_osc/gw_osc.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c05clockgen/src/top.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c05clockgen/src/osc1.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c05clockgen/src/osc2.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c05clockgen/src/div1.v'
Compiling module 'top'("/home/pablo/GowinProjects/golab1/c05clockgen/src/top.v":1)
Compiling module 'GW_OSC'("/home/pablo/GowinProjects/golab1/c05clockgen/src/gw_osc/gw_osc.v":10)
Compiling module 'osc1'("/home/pablo/GowinProjects/golab1/c05clockgen/src/osc1.v":1)
Compiling module 'osc2'("/home/pablo/GowinProjects/golab1/c05clockgen/src/osc2.v":1)
Compiling module 'div1'("/home/pablo/GowinProjects/golab1/c05clockgen/src/div1.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/pablo/GowinProjects/golab1/c05clockgen/impl/gwsynthesis/c05clockgen.vg" completed
[100%] Generate report file "/home/pablo/GowinProjects/golab1/c05clockgen/impl/gwsynthesis/c05clockgen_syn.rpt.html" completed
GowinSynthesis finish
