

================================================================
== Vitis HLS Report for 'set_tile_broadcast'
================================================================
* Date:           Wed Sep  3 20:05:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.100 us|  0.100 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_set_tile_broadcast_Pipeline_init_seen_fu_170       |set_tile_broadcast_Pipeline_init_seen       |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178  |set_tile_broadcast_Pipeline_copy_tile_loop  |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      881|     1129|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      103|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      888|     1234|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178  |set_tile_broadcast_Pipeline_copy_tile_loop  |        0|   0|  876|  1083|    0|
    |grp_set_tile_broadcast_Pipeline_init_seen_fu_170       |set_tile_broadcast_Pipeline_init_seen       |        0|   0|    5|    46|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |Total                                                  |                                            |        0|   0|  881|  1129|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |m_axi_gmem1_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem2_RREADY   |   9|          2|    1|          2|
    |s_0_blk_n            |   9|          2|    1|          2|
    |s_1_blk_n            |   9|          2|    1|          2|
    |s_2_blk_n            |   9|          2|    1|          2|
    |s_3_blk_n            |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 103|         22|    9|         22|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                           |  5|   0|    5|          0|
    |grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178_ap_start_reg  |  1|   0|    1|          0|
    |grp_set_tile_broadcast_Pipeline_init_seen_fu_170_ap_start_reg       |  1|   0|    1|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               |  7|   0|    7|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  set_tile_broadcast|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|               gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|               gmem1|       pointer|
|col_idx               |   in|   64|     ap_none|             col_idx|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|               gmem2|       pointer|
|a_val                 |   in|   64|     ap_none|               a_val|        scalar|
|s_0_din               |  out|  388|     ap_fifo|                 s_0|       pointer|
|s_0_full_n            |   in|    1|     ap_fifo|                 s_0|       pointer|
|s_0_write             |  out|    1|     ap_fifo|                 s_0|       pointer|
|s_1_din               |  out|  388|     ap_fifo|                 s_1|       pointer|
|s_1_full_n            |   in|    1|     ap_fifo|                 s_1|       pointer|
|s_1_write             |  out|    1|     ap_fifo|                 s_1|       pointer|
|s_2_din               |  out|  388|     ap_fifo|                 s_2|       pointer|
|s_2_full_n            |   in|    1|     ap_fifo|                 s_2|       pointer|
|s_2_write             |  out|    1|     ap_fifo|                 s_2|       pointer|
|s_3_din               |  out|  388|     ap_fifo|                 s_3|       pointer|
|s_3_full_n            |   in|    1|     ap_fifo|                 s_3|       pointer|
|s_3_write             |  out|    1|     ap_fifo|                 s_3|       pointer|
|pointer               |   in|   32|     ap_none|             pointer|        scalar|
|nnz                   |   in|   32|     ap_none|                 nnz|        scalar|
+----------------------+-----+-----+------------+--------------------+--------------+

