{
  "design": {
    "design_info": {
      "boundary_crc": "0xA200BDFA3533BC2B",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": "",
      "clk_wiz": "",
      "packer_0": "",
      "generator_0": "",
      "vio_0": "",
      "reducer_0": ""
    },
    "interface_ports": {
      "default_sysclk3_100mhz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE3_WIDTH": {
            "value": "4"
          },
          "C_PROBE4_WIDTH": {
            "value": "32"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk3_100mhz"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "packer_0": {
        "vlnv": "xilinx.com:module_ref:packer:1.0",
        "xci_name": "design_1_packer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "packer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "datain": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "validin": {
            "direction": "I"
          },
          "lastin": {
            "direction": "I"
          },
          "dataout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "validout": {
            "direction": "O"
          },
          "lastout": {
            "direction": "O"
          },
          "read_request": {
            "direction": "O"
          }
        }
      },
      "generator_0": {
        "vlnv": "xilinx.com:module_ref:generator:1.0",
        "xci_name": "design_1_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "read_request": {
            "direction": "I"
          },
          "datain": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "validin": {
            "direction": "O"
          },
          "lastin": {
            "direction": "O"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "parameters": {
          "C_EN_PROBE_IN_ACTIVITY": {
            "value": "1"
          },
          "C_NUM_PROBE_IN": {
            "value": "4"
          }
        }
      },
      "reducer_0": {
        "vlnv": "xilinx.com:module_ref:reducer:1.0",
        "xci_name": "design_1_reducer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reducer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "datain": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "default_sysclk3_100mhz_1": {
        "interface_ports": [
          "default_sysclk3_100mhz",
          "clk_wiz/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk_wiz/clk_out1",
          "ila_0/clk",
          "packer_0/clock",
          "generator_0/clock",
          "vio_0/clk"
        ]
      },
      "generator_0_datain": {
        "ports": [
          "generator_0/datain",
          "packer_0/datain"
        ]
      },
      "generator_0_validin": {
        "ports": [
          "generator_0/validin",
          "packer_0/validin"
        ]
      },
      "generator_0_lastin": {
        "ports": [
          "generator_0/lastin",
          "packer_0/lastin"
        ]
      },
      "packer_0_read_request": {
        "ports": [
          "packer_0/read_request",
          "generator_0/read_request"
        ]
      },
      "packer_0_dataout": {
        "ports": [
          "packer_0/dataout",
          "ila_0/probe4",
          "vio_0/probe_in3",
          "reducer_0/datain"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "generator_0/resetn",
          "packer_0/resetn",
          "ila_0/probe0"
        ]
      },
      "reducer_0_dataout": {
        "ports": [
          "reducer_0/dataout",
          "ila_0/probe3",
          "vio_0/probe_in2"
        ]
      },
      "packer_0_lastout": {
        "ports": [
          "packer_0/lastout",
          "ila_0/probe2",
          "vio_0/probe_in1"
        ]
      },
      "packer_0_validout": {
        "ports": [
          "packer_0/validout",
          "ila_0/probe1",
          "vio_0/probe_in0"
        ]
      }
    }
  }
}