Initializing gui preferences from file  /u/thermant/.synopsys_dv_prefs.tcl
dc_shell> source ../scripts/S_RTL_1.tcl
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/dw_foundation.sldb'
Error: Current design is not defined. (UID-4)
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff1p16v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel1' (CMD-012)
Error: extra positional option '_sel2' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 17:59:50 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:00:53 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find port 'div_cnt/Q' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find port 'div_cnt/Q' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:01:00 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:01:21 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find port 'div_cnt/Q' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:01:26 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:02:22 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel33' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:06:25 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 18:10:12 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel44' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:27:02 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U21                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U28                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             148.928
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:28:44 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       6

Combinational area:                 28.972417
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               6.640957

Total cell area:                   148.928389
Total area:                        155.569345
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:28:50 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:30:10 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:30:16 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:33:11 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:33:16 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:33:47 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> get_pins * -hier
{shift_reg[3]/D shift_reg[3]/CLK shift_reg[3]/Q shift_reg[3]/QN shift_reg[2]/D shift_reg[2]/CLK shift_reg[2]/Q shift_reg[2]/QN shift_reg[1]/D shift_reg[1]/CLK shift_reg[1]/Q shift_reg[1]/QN shift_reg[0]/D shift_reg[0]/CLK shift_reg[0]/Q shift_reg[0]/QN count_reg[0]/D count_reg[0]/CLK count_reg[0]/Q count_reg[0]/QN count_reg[1]/D count_reg[1]/CLK count_reg[1]/Q count_reg[1]/QN synch_reg[0]/D synch_reg[0]/CLK synch_reg[0]/Q synch_reg[0]/QN synch_reg[3]/D synch_reg[3]/CLK synch_reg[3]/Q synch_reg[3]/QN synch_reg[2]/D synch_reg[2]/CLK synch_reg[2]/Q synch_reg[2]/QN synch_reg[1]/D synch_reg[1]/CLK synch_reg[1]/Q synch_reg[1]/QN decode_reg[1]/D decode_reg[1]/CLK decode_reg[1]/Q decode_reg[1]/QN multiply_reg[1]/D multiply_reg[1]/CLK multiply_reg[1]/Q multiply_reg[1]/QN decode_reg[0]/D decode_reg[0]/CLK decode_reg[0]/Q decode_reg[0]/QN multiply_reg[0]/D multiply_reg[0]/CLK multiply_reg[0]/Q multiply_reg[0]/QN decode_reg[2]/D decode_reg[2]/CLK decode_reg[2]/Q decode_reg[2]/QN multiply_reg[2]/D multiply_reg[2]/CLK multiply_reg[2]/Q multiply_reg[2]/QN decode_reg[3]/D decode_reg[3]/SETB decode_reg[3]/RSTB decode_reg[3]/CLK decode_reg[3]/Q decode_reg[3]/QN multiply_reg[3]/D multiply_reg[3]/SETB multiply_reg[3]/RSTB multiply_reg[3]/CLK multiply_reg[3]/Q multiply_reg[3]/QN U3/A1 U3/A2 U3/A3 U3/A4 U3/Y U4/A1 U4/A2 U4/A3 U4/A4 U4/Y U5/A1 U5/A2 U5/A3 U5/A4 U5/Y U6/A1 U6/A2 U6/A3 U6/A4 U6/Y U7/A U7/Y U8/A1 U8/A2 ...}
dc_shell> start_gui
Current design is 'sync_counter'.
4.1
Current design is 'sync_counter'.
dc_shell> 
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/generic.sdb'
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: extra positional option '_sel537' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:38:59 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:38:59 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: unknown option '-source' (CMD-010)
Error: extra positional option '_sel835' (CMD-012)
Error: unknown option '-source' (CMD-010)
Error: extra positional option '_sel836' (CMD-012)
Error: extra positional option '_sel837' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:40:57 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U21                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U28                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             148.928
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:40:57 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       6

Combinational area:                 28.972417
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               6.640957

Total cell area:                   148.928389
Total area:                        155.569345
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel862' (CMD-012)
Error: extra positional option '_sel863' (CMD-012)
Error: extra positional option '_sel864' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     151.5      0.00       0.0       0.0                          
    0:00:00     151.5      0.00       0.0       0.0                          
    0:00:00     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     151.5      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
    0:00:01     148.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:41:31 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U21                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U28                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             148.928
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:41:31 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       6

Combinational area:                 28.972417
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               6.640957

Total cell area:                   148.928389
Total area:                        155.569345
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: extra positional option '_sel889' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:42:00 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:42:00 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel914' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:42:44 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:42:44 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel939' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     148.4      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
    0:00:02     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:43:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:43:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel964' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:44:22 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:44:22 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> get_pins * -hier
{shift_reg[3]/D shift_reg[3]/CLK shift_reg[3]/Q shift_reg[3]/QN shift_reg[2]/D shift_reg[2]/CLK shift_reg[2]/Q shift_reg[2]/QN shift_reg[1]/D shift_reg[1]/CLK shift_reg[1]/Q shift_reg[1]/QN shift_reg[0]/D shift_reg[0]/CLK shift_reg[0]/Q shift_reg[0]/QN count_reg[0]/D count_reg[0]/CLK count_reg[0]/Q count_reg[0]/QN count_reg[1]/D count_reg[1]/CLK count_reg[1]/Q count_reg[1]/QN synch_reg[0]/D synch_reg[0]/CLK synch_reg[0]/Q synch_reg[0]/QN synch_reg[3]/D synch_reg[3]/CLK synch_reg[3]/Q synch_reg[3]/QN synch_reg[2]/D synch_reg[2]/CLK synch_reg[2]/Q synch_reg[2]/QN synch_reg[1]/D synch_reg[1]/CLK synch_reg[1]/Q synch_reg[1]/QN decode_reg[1]/D decode_reg[1]/CLK decode_reg[1]/Q decode_reg[1]/QN multiply_reg[1]/D multiply_reg[1]/CLK multiply_reg[1]/Q multiply_reg[1]/QN decode_reg[0]/D decode_reg[0]/CLK decode_reg[0]/Q decode_reg[0]/QN multiply_reg[0]/D multiply_reg[0]/CLK multiply_reg[0]/Q multiply_reg[0]/QN decode_reg[2]/D decode_reg[2]/CLK decode_reg[2]/Q decode_reg[2]/QN multiply_reg[2]/D multiply_reg[2]/CLK multiply_reg[2]/Q multiply_reg[2]/QN decode_reg[3]/D decode_reg[3]/SETB decode_reg[3]/RSTB decode_reg[3]/CLK decode_reg[3]/Q decode_reg[3]/QN multiply_reg[3]/D multiply_reg[3]/SETB multiply_reg[3]/RSTB multiply_reg[3]/CLK multiply_reg[3]/Q multiply_reg[3]/QN U3/A1 U3/A2 U3/A3 U3/A4 U3/Y U4/A1 U4/A2 U4/A3 U4/A4 U4/Y U5/A1 U5/A2 U5/A3 U5/A4 U5/Y U6/A1 U6/A2 U6/A3 U6/A4 U6/Y U7/A U7/Y U8/A1 U8/A2 ...}
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Error: extra positional option '_sel1761' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
    0:00:01     145.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:49:45 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 29 cells                                             145.879
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:49:45 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           31
Number of combinational cells:             11
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 25.922688
Buf/Inv area:                        1.270720
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.116402

Total cell area:                   145.878660
Total area:                        152.995063
Current design is 'sync_counter'.
dc_shell> create_generated_clock -name "slow_clk" -divide_by 4 -source fast_clk [get_pins count_reg[1]/Q] slow_clk
Error: extra positional option 'slow_clk' (CMD-012)
dc_shell> create_generated_clock -name "slow_clk" -divide_by 4 -source fast_clk [get_pins count_reg[1]/Q]
1
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     173.1      0.00       0.0       0.0                          
    0:00:01     173.1      0.00       0.0       0.0                          
    0:00:01     173.1      0.00       0.0       0.0                          
    0:00:01     173.1      0.00       0.0       0.0                          
    0:00:01     173.1      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     161.4      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
    0:00:01     154.5      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:51:00 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U8                        NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  so
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U15                       XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  so
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U23                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U24                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U25                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             154.520
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 17:51:00 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            44
Number of cells:                           37
Number of combinational cells:             15
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                 33.547009
Buf/Inv area:                       13.469633
Noncombinational area:             120.972548
Macro/Black Box area:                0.000000
Net Interconnect area:               7.336257

Total cell area:                   154.519556
Total area:                        161.855814
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     165.4      0.00       0.0       0.0                          
    0:00:02     165.4      0.00       0.0       0.0                          
    0:00:02     165.4      0.00       0.0       0.0                          
    0:00:02     165.4      0.00       0.0       0.0                          
    0:00:02     165.4      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
    0:00:02     153.5      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:07:10 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U24                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U25                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             153.503
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:07:10 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             15
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                 32.530433
Buf/Inv area:                       11.944768
Noncombinational area:             120.972548
Macro/Black Box area:                0.000000
Net Interconnect area:               7.324890

Total cell area:                   153.502980
Total area:                        160.827870
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:25:51 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U24                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U25                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             153.503
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:25:51 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             15
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                 32.530433
Buf/Inv area:                       11.944768
Noncombinational area:             120.972548
Macro/Black Box area:                0.000000
Net Interconnect area:               7.324890

Total cell area:                   153.502980
Total area:                        160.827870
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     164.2      0.00       0.0       0.0                          
    0:00:02     164.2      0.00       0.0       0.0                          
    0:00:02     164.2      0.00       0.0       0.0                          
    0:00:02     164.2      0.00       0.0       0.0                          
    0:00:02     164.2      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     159.1      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
    0:00:02     156.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:34:14 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U24                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U25                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 35 cells                                             156.553
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:34:14 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             17
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                 36.596737
Buf/Inv area:                       11.944768
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.490391

Total cell area:                   156.552709
Total area:                        164.043100
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     165.4      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     159.1      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
    0:00:01     153.5      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:37:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U24                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U25                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             153.503
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:37:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             15
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       8

Combinational area:                 32.530433
Buf/Inv area:                       11.944768
Noncombinational area:             120.972548
Macro/Black Box area:                0.000000
Net Interconnect area:               7.324890

Total cell area:                   153.502980
Total area:                        160.827870
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     149.7      0.00       0.0       0.0                          
    0:00:00     149.7      0.00       0.0       0.0                          
    0:00:00     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:49:31 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 30 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:49:31 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           32
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       7

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.275335

Total cell area:                   147.149380
Total area:                        154.424716
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:51:33 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 30 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 18:51:33 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           32
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       7

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.275335

Total cell area:                   147.149380
Total area:                        154.424716
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:57:43 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 32 cells                                             149.691
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 19:57:43 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           32
Number of combinational cells:             14
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       7

Combinational area:                 30.751425
Buf/Inv area:                        2.541440
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.427380

Total cell area:                   149.690820
Total area:                        157.118200
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:02:38 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:02:38 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:04:28 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:04:28 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:18:15 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:18:15 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     155.0      0.03       0.1       0.0                          
    0:00:00     155.0      0.03       0.1       0.0                          
    0:00:00     155.0      0.03       0.1       0.0                          
    0:00:00     155.0      0.03       0.1       0.0                          
    0:00:00     155.0      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          
    0:00:00     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:21:13 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:21:13 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:24:46 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:24:46 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:02     152.5      0.03       0.1       0.0                          
    0:00:02     152.5      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     151.7      0.03       0.1       0.0                          
    0:00:02     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:26:50 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:26:50 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:02     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:29:22 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:29:22 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     154.3      0.03       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     154.3      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     155.0      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     151.7      0.03       0.1       0.0                          
    0:00:01     152.5      0.03       0.1       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:29:35 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X4_RVT       saed32rvt_ff1p16v125c
                                                             2.796  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 33 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:29:35 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             15
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        4.574592
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.496674

Total cell area:                   152.486404
Total area:                        159.983078
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     152.2      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:35:20 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U15                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 32 cells                                             149.691
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:35:20 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            38
Number of cells:                           32
Number of combinational cells:             14
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       7

Combinational area:                 30.751425
Buf/Inv area:                        2.541440
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.427380

Total cell area:                   149.690820
Total area:                        157.118200
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:36:19 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U28                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 34 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:36:19 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            42
Number of cells:                           34
Number of combinational cells:             16
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        5.845312
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.390931

Total cell area:                   152.486404
Total area:                        159.877336
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 55 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 69 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 75 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 80 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
    0:00:01     152.5      0.03       0.2       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:37:31 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U28                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 34 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Sat Mar  9 20:37:31 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            42
Number of cells:                           34
Number of combinational cells:             16
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        5.845312
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.390931

Total cell area:                   152.486404
Total area:                        159.877336
Current design is 'sync_counter'.
dc_shell> set_multicycle -from fast_clk -to slow_clk -setup 2
1
dc_shell> set_multicycle_path -from fast_clk -to slow_clk -setup 2
1
dc_shell> set_input_delay 0.66 data[3] -clock fast_clk
1
dc_shell> set_input_delay 0.66 data -clock fast_clk
1
dc_shell> set_input_delay 0.66 data -clock slow_clk -add
1
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:01     156.3      0.03       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     156.3      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
    0:00:02     152.5      0.03       0.2       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:21:01 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U18                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U19                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U24                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U27                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U28                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 34 cells                                             152.486
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:21:01 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            42
Number of cells:                           34
Number of combinational cells:             16
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       9

Combinational area:                 33.547009
Buf/Inv area:                        5.845312
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.390931

Total cell area:                   152.486404
Total area:                        159.877336
Current design is 'sync_counter'.
dc_shell> start_gui
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     159.1      0.03       0.2       0.0                          
    0:00:00     157.8      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
    0:00:00     156.6      0.03       0.2       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:36:23 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U15                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U17                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U18                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U19                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U20                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U24                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 36 cells                                             156.553
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar 12 18:36:23 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           36
Number of combinational cells:             18
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       9

Combinational area:                 37.613313
Buf/Inv area:                        5.845312
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.801188

Total cell area:                   156.552709
Total area:                        164.353897
Current design is 'sync_counter'.
dc_shell> start_gui
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     155.0      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
    0:00:01     153.8      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:47:38 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U14                       NOR2X0_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U15                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U17                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U18                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U19                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 34 cells                                             153.757
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:47:38 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            40
Number of cells:                           34
Number of combinational cells:             16
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       8

Combinational area:                 34.817729
Buf/Inv area:                        2.541440
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.803661

Total cell area:                   153.757124
Total area:                        161.560786
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:50:16 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U14                       NOR2X0_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U15                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U17                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U18                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U19                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U22                       INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 37 cells                                             158.332
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:50:16 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             19
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          5
Number of references:                      10

Combinational area:                 39.392321
Buf/Inv area:                        7.116032
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.913121

Total cell area:                   158.331717
Total area:                        166.244837
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     159.6      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
    0:00:01     158.3      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:51:33 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U9                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U10                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U13                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U14                       NOR2X0_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U15                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U17                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U18                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U19                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U20                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U21                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U22                       INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 37 cells                                             158.332
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:51:33 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           37
Number of combinational cells:             19
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          5
Number of references:                      10

Combinational area:                 39.392321
Buf/Inv area:                        7.116032
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.913121

Total cell area:                   158.331717
Total area:                        166.244837
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file ../rtl/S_RTL_1.sv
Warning:  ../rtl/S_RTL_1.sv:18: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 47 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 53 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 61 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 67 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 72 in file
                '../rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Current design is 'sync_counter'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          
    0:00:01     159.1      0.03       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     159.1      0.03       0.2       0.0                          
    0:00:02     159.1      0.03       0.2       0.0                          
    0:00:02     157.8      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
    0:00:02     156.6      0.03       0.2       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:52:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  so
U15                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U16                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U17                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U18                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U19                       XNOR2X1_RVT     saed32rvt_ff1p16v125c
                                                             4.320  so
U20                       NBUFFX2_RVT     saed32rvt_ff1p16v125c
                                                             2.033  
U21                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U22                       INVX1_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U24                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U25                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U26                       NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n, so
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 36 cells                                             156.553
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar 13 14:52:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            43
Number of cells:                           36
Number of combinational cells:             18
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       9

Combinational area:                 37.613313
Buf/Inv area:                        5.845312
Noncombinational area:             118.939396
Macro/Black Box area:                0.000000
Net Interconnect area:               7.801188

Total cell area:                   156.552709
Total area:                        164.353897
Current design is 'sync_counter'.
dc_shell> source ../scripts/top.tcl
sync_counter (*)
Removing design 'sync_counter'
Running PRESTO HDLC
Compiling source file ../rtl/sync_reg.sv
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Running PRESTO HDLC
Compiling source file ../rtl/shift_reg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../rtl/div_cnt.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../rtl/decode_reg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../rtl/multiply_reg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../rtl/top.sv
Presto compilation completed successfully.
  Loading link library 'saed32hvt_ss0p75v125c'
  Loading link library 'saed32lvt_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sram_ss0p95v125c'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'shift_reg' instantiated from design 'top' with
        the parameters "4". (HDL-193)

Inferred memory devices in process
        in routine shift_reg_DATA_WIDTH4 line 31 in file
                '../rtl/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shiftReg_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 26 in file
                '../rtl/div_cnt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        c_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_reg' instantiated from design 'top' with
        the parameters "4". (HDL-193)

Inferred memory devices in process
        in routine sync_reg_DATA_WIDTH4 line 26 in file
                '../rtl/sync_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decode_reg' instantiated from design 'top' with
        the parameters "4". (HDL-193)

Inferred memory devices in process
        in routine decode_reg_DATA_WIDTH4 line 26 in file
                '../rtl/decode_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multiply_reg' instantiated from design 'top' with
        the parameters "4". (HDL-193)

Inferred memory devices in process
        in routine multiply_reg_DATA_WIDTH4 line 25 in file
                '../rtl/multiply_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is 'top'.

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/top.db, etc
  saed32hvt_ss0p75v125c (library)
                              /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db
  saed32lvt_ss0p75v125c (library)
                              /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db
  saed32rvt_ss0p75v125c (library)
                              /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /pkgs/synopsys/2016/libs/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  saed32sram_ss0p95v125c (library)
                              /pkgs/synopsys/2016/libs/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  dw_foundation.sldb (library)
                              /pkgs/synopsys/2016/dft_compiler/libraries/syn/dw_foundation.sldb

Current design is 'top'.
Using operating conditions 'ss0p75v125c' found in library 'saed32hvt_ss0p75v125c'.

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


  Loading target library 'saed32lvt_ss0p75v125c'
  Loading target library 'saed32rvt_ss0p75v125c'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'multiply_reg_DATA_WIDTH4'
  Processing 'decode_reg_DATA_WIDTH4'
  Processing 'sync_reg_DATA_WIDTH4'
  Processing 'div_cnt'
  Processing 'shift_reg_DATA_WIDTH4'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     170.8      0.00       0.0       2.3                          
    0:00:03     170.8      0.00       0.0       2.3                          
    0:00:03     170.8      0.00       0.0       2.3                          
    0:00:03     170.8      0.00       0.0       2.3                          
    0:00:03     170.8      0.00       0.0       2.3                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 300)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
    0:00:03     166.7      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
report_timing command
check_timing command
report_qor command
report_constraint command (PWR-6, PWR-414, PWR-415 Warnings are ok)
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/top.vg'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/reports/top.sdf'. (WT-3)
1
Current design is 'top'.
dc_shell> source ../scripts/top.tcl
decode_reg_DATA_WIDTH4          shift_reg_DATA_WIDTH4
div_cnt                         sync_reg_DATA_WIDTH4
multiply_reg_DATA_WIDTH4        top (*)
Removing design 'top'
