// Library - IO_CELLS_JIC3V, Cell - jio_esd1_pc, View - cmos_sch
// LAST TIME SAVED: Nov 16 11:06:13 2021
// NETLIST TIME: Feb  9 05:35:51 2024
`timescale 1ns / 1ps 

`worklib IO_CELLS_JIC3V
`view cmos_sch

(* cds_ams_schematic *) 
(* dfII_lib="IO_CELLS_JIC3V", dfII_cell="jio_esd1_pc", dfII_view="cmos_sch", worklib_name="IO_CELLS_JIC3V", view_name="cmos_sch", last_save_time="Nov 16 11:06:13 2021" *)

module jio_esd1_pc (Y, A, GNDO, GNDR, PSUB, VDDO, VDDR);

output  Y;

input  A, GNDO, GNDR, PSUB, VDDO, VDDR;

