============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Thu May 16 00:12:40 2019

   Run on =     HADES-PC
============================================================
RUN-1002 : start command "open_project LCD_8080ToRGB.al"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device ef2_1.db -package EF2L15LG100B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :        done        |        P76        |    gpio    
ARC-1001 :        initn       |        P77        |    gpio    
ARC-1001 :      programn      |        P81        |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P94/P90/P91/P95  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db LCD_8080ToRGB_pr.db"
RUN-1001 : Importing design generated by Tang Dynasty, V4.4.433.
RUN-1001 : Database version number 46108.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit H:/FPGAPrg/i8080toRGB-AnlogIC-/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  2.232787s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (6.3%)

RUN-1004 : used memory is 199 MB, reserved memory is 165 MB, peak memory is 199 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  4.197863s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (18.6%)

RUN-1004 : used memory is 165 MB, reserved memory is 131 MB, peak memory is 199 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 594/7 useful/useless nets, 456/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 593/0 useful/useless nets, 455/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1144/0 useful/useless nets, 1006/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.04), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 393 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072871s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (128.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69827.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 42848.9, overlap = 4.5
PHY-3002 : Step(2): len = 26659.4, overlap = 4.5
PHY-3002 : Step(3): len = 20750.9, overlap = 0
PHY-3002 : Step(4): len = 16501.8, overlap = 6
PHY-3002 : Step(5): len = 13902.5, overlap = 6
PHY-3002 : Step(6): len = 12246.1, overlap = 6.75
PHY-3002 : Step(7): len = 11519.9, overlap = 7
PHY-3002 : Step(8): len = 10743.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87527e-05
PHY-3002 : Step(9): len = 10895, overlap = 5.5
PHY-3002 : Step(10): len = 11659, overlap = 4.5
PHY-3002 : Step(11): len = 12407.5, overlap = 7
PHY-3002 : Step(12): len = 11426, overlap = 3.75
PHY-3002 : Step(13): len = 11281.4, overlap = 3.25
PHY-3002 : Step(14): len = 11353.4, overlap = 2.75
PHY-3002 : Step(15): len = 10883, overlap = 6
PHY-3002 : Step(16): len = 10732.9, overlap = 4.25
PHY-3002 : Step(17): len = 10661.4, overlap = 4.5
PHY-3002 : Step(18): len = 10597.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75055e-05
PHY-3002 : Step(19): len = 10598.5, overlap = 5
PHY-3002 : Step(20): len = 10616.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195011
PHY-3002 : Step(21): len = 10543.6, overlap = 5
PHY-3002 : Step(22): len = 10545.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40319e-06
PHY-3002 : Step(23): len = 10827.1, overlap = 9.75
PHY-3002 : Step(24): len = 10807.5, overlap = 9.5
PHY-3002 : Step(25): len = 10777.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80638e-06
PHY-3002 : Step(26): len = 10727.6, overlap = 9.75
PHY-3002 : Step(27): len = 10728.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36128e-05
PHY-3002 : Step(28): len = 10716.7, overlap = 9.5
PHY-3002 : Step(29): len = 10716.7, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53394e-06
PHY-3002 : Step(30): len = 10738.6, overlap = 32
PHY-3002 : Step(31): len = 10751.2, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90679e-05
PHY-3002 : Step(32): len = 10816.6, overlap = 31.5
PHY-3002 : Step(33): len = 10847, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81357e-05
PHY-3002 : Step(34): len = 11271, overlap = 29.5
PHY-3002 : Step(35): len = 11496.3, overlap = 28.75
PHY-3002 : Step(36): len = 12546.8, overlap = 26.5
PHY-3002 : Step(37): len = 12458.4, overlap = 27.25
PHY-3002 : Step(38): len = 12334.4, overlap = 28
PHY-3002 : Step(39): len = 12201.1, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62715e-05
PHY-3002 : Step(40): len = 12862, overlap = 27
PHY-3002 : Step(41): len = 13049.3, overlap = 26.25
PHY-3002 : Step(42): len = 13363.1, overlap = 26
PHY-3002 : Step(43): len = 13587.7, overlap = 25.5
PHY-3002 : Step(44): len = 13634.5, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152543
PHY-3002 : Step(45): len = 13919.6, overlap = 25.25
PHY-3002 : Step(46): len = 14044.3, overlap = 24.75
PHY-3002 : Step(47): len = 14263.3, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305086
PHY-3002 : Step(48): len = 14612.2, overlap = 23.25
PHY-3002 : Step(49): len = 14828.4, overlap = 23.5
PHY-3002 : Step(50): len = 15215.1, overlap = 23.75
PHY-3002 : Step(51): len = 15356.8, overlap = 24
PHY-3002 : Step(52): len = 15648.8, overlap = 24.25
PHY-3002 : Step(53): len = 15642.8, overlap = 24.5
PHY-3002 : Step(54): len = 15426.6, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040165s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468919
PHY-3002 : Step(55): len = 17071.6, overlap = 7
PHY-3002 : Step(56): len = 16802.5, overlap = 9.25
PHY-3002 : Step(57): len = 16749.7, overlap = 9.75
PHY-3002 : Step(58): len = 16702.8, overlap = 9.75
PHY-3002 : Step(59): len = 16678.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937838
PHY-3002 : Step(60): len = 16889.7, overlap = 10.25
PHY-3002 : Step(61): len = 16972.8, overlap = 10.25
PHY-3002 : Step(62): len = 16966.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187568
PHY-3002 : Step(63): len = 17081.1, overlap = 10.5
PHY-3002 : Step(64): len = 17153.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (456.0%)

PHY-3001 : Legalized: Len = 17354.9, Over = 0
PHY-3001 : Final: Len = 17354.9, Over = 0
RUN-1003 : finish command "place" in  1.669406s wall, 2.328125s user + 0.937500s system = 3.265625s CPU (195.6%)

RUN-1004 : used memory is 189 MB, reserved memory is 148 MB, peak memory is 199 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 209 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 191
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.251675s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.3%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 21048, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 21056, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21304, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.226201s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
RUN-1002 : start command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.112308s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (111.3%)

PHY-1002 : len = 4168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit H:/FPGAPrg/i8080toRGB-AnlogIC-/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.843954s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (181.4%)

PHY-1002 : len = 18424, over cnt = 53(0%), over = 57, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.559219s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (106.2%)

PHY-1002 : len = 18112, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.161826s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (115.9%)

PHY-1002 : len = 18072, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.095127s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.6%)

PHY-1002 : len = 17992, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.046296s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.3%)

PHY-1002 : len = 17992, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.032341s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.6%)

PHY-1002 : len = 17992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.540738s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (182.0%)

PHY-1002 : len = 38952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.451607s wall, 6.468750s user + 0.328125s system = 6.796875s CPU (124.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.230328s wall, 2.718750s user + 0.125000s system = 2.843750s CPU (127.5%)

RUN-1004 : used memory is 278 MB, reserved memory is 240 MB, peak memory is 384 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1003 : finish command "report_area -io_info -file LCD_8080ToRGB_phy.area" in  3.480230s wall, 4.515625s user + 0.312500s system = 4.828125s CPU (138.7%)

RUN-1004 : used memory is 277 MB, reserved memory is 239 MB, peak memory is 384 MB
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3881
BIT-1003 : Multithreading accelaration with 8 threads.
RUN-1003 : finish command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  1.154099s wall, 5.546875s user + 0.031250s system = 5.578125s CPU (483.3%)

RUN-1004 : used memory is 242 MB, reserved memory is 206 MB, peak memory is 384 MB
GUI-1001 : Download success!
BIT-1003 : Generate bitstream completely, there are 398 valid insts, and 14162 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  7.755602s wall, 13.843750s user + 0.390625s system = 14.234375s CPU (183.5%)

RUN-1004 : used memory is 242 MB, reserved memory is 204 MB, peak memory is 384 MB
RUN-1002 : start command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit H:/FPGAPrg/i8080toRGB-AnlogIC-/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  2.232762s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (7.0%)

RUN-1004 : used memory is 266 MB, reserved memory is 227 MB, peak memory is 384 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  4.158204s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (19.9%)

RUN-1004 : used memory is 234 MB, reserved memory is 195 MB, peak memory is 384 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m program_spi -bit H:/FPGAPrg/i8080toRGB-AnlogIC-/LCD_8080ToRGB.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.829108s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (3.5%)

RUN-1004 : used memory is 306 MB, reserved memory is 269 MB, peak memory is 384 MB
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m verify_spi -bit H:/FPGAPrg/i8080toRGB-AnlogIC-/LCD_8080ToRGB.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.919625s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (2.0%)

RUN-1004 : used memory is 260 MB, reserved memory is 221 MB, peak memory is 384 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit H:\FPGAPrg\i8080toRGB-AnlogIC-\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  44.632845s wall, 2.562500s user + 0.078125s system = 2.640625s CPU (5.9%)

RUN-1004 : used memory is 249 MB, reserved memory is 210 MB, peak memory is 384 MB
GUI-1001 : Download success!
