;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	MOV @-127, 100
	SUB -207, <-223
	ADD #270, <0
	SUB 12, @11
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	DJN <127, 100
	DJN <127, 100
	DJN <127, 100
	DAT <72, <200
	CMP -207, <-120
	DAT <72, <200
	ADD #270, <1
	SUB 20, @12
	DAT <72, <200
	DAT <72, <200
	DJN <127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @11
	SUB 12, @11
	SUB 12, @11
	CMP @-127, 100
	CMP @121, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB @63, 502
	MOV -7, <-20
	SUB @-127, 100
	SUB 12, @11
	ADD -3, 220
	ADD -3, 220
	ADD -3, 220
	ADD -3, 220
	SUB #72, @200
	CMP -207, <-120
	SLT #72, @200
	CMP #0, -2
	CMP @-127, 100
	CMP #0, -2
	CMP #0, -2
	MOV -1, <-20
	SUB 20, @12
