XGENE_DMA_RING_ID	,	V_128
xgene_chan_xfer_request	,	F_52
"%s\n"	,	L_5
"Failed to get efuse csr region\n"	,	L_38
XGENE_DMA_RING_WQ_DESC_SIZE	,	V_124
xgene_dma_cpu_to_le64	,	F_3
list_splice_tail_init	,	F_32
XGENE_DMA_RING_ID_SETUP	,	F_106
XGENE_DMA_RING_ID_GET	,	F_118
dev	,	V_77
scf	,	V_42
XGENE_DMA_BUFNUM	,	V_147
dchan	,	V_75
async_tx_ack	,	F_73
DMA_XOR	,	V_188
FLYBY_3SRC_XOR	,	V_16
unlikely	,	F_27
XGENE_DMA_RING_ID_BUF_SETUP	,	F_107
XGENE_DMA_RING_INT1_MASK	,	V_153
XGENE_DMA_RING_ADDRH_SET	,	F_104
size	,	V_123
rx_ring	,	V_71
src_sg	,	V_89
""	,	L_27
xgene_dma_init_async	,	F_154
xgene_dma_prep_xor	,	F_79
ld_pending	,	V_49
XGENE_DMA_RING_TYPE_SET	,	F_96
usleep_range	,	F_137
XGENE_DMA_CH_SETUP	,	F_124
XGENE_DMA_RING_CFG_SIZE_2KB	,	V_139
EBUSY	,	V_63
XGENE_DMA_DESC_RTYPE_SET	,	F_18
chan_dbg	,	F_36
XGENE_DMA_DESC_SET_EMPTY	,	F_64
XGENE_DMA_MAX_CHANNEL	,	V_149
"Failed to ioremap ring cmd csr region"	,	L_37
i	,	V_9
irq	,	V_105
j	,	V_148
xgene_dma_free_chan_resources	,	F_69
dma_async_device_register	,	F_151
ioread32	,	F_2
xgene_dma_clean_descriptor	,	F_34
xgene_dma_set_caps	,	F_143
XGENE_DMA_REV_NO_RD	,	F_133
XGENE_DMA_RING_DESC_CNT	,	F_8
platform_device	,	V_206
xgene_dma_create_ring_one	,	F_117
csr_ring_cmd	,	V_134
dma_zalloc_coherent	,	F_119
XGENE_DMA_RING_DST_ID	,	F_121
xgene_dma_request_irqs	,	F_139
pq_align	,	V_202
XGENE_DMA_RING_TYPE_REGULAR	,	V_125
xgene_dma_clean_completed_descriptor	,	F_43
XGENE_DMA_ENABLE	,	F_125
xgene_dma_free_tx_desc_list	,	F_68
int_mask	,	V_109
xgene_dma_prep_memcpy	,	F_71
cmd_base	,	V_21
ret	,	V_67
res	,	V_209
disable_irq_nosync	,	F_88
XGENE_DMA_RING_INT4_MASK	,	V_156
dma_pool_create	,	F_66
xgene_dma_invalidate_buffer	,	F_12
iowrite32	,	F_53
count	,	V_8
list	,	V_80
XGENE_DMA_XOR_CHANNEL	,	V_189
XGENE_DMA_BUS_ID_RD	,	F_134
"Failed to register Rx IRQ %d\n"	,	L_23
dma_async_tx_descriptor	,	V_43
slots	,	V_62
"dmachan%d"	,	L_31
dma_pool_destroy	,	F_70
sg_dma_address	,	F_77
platform_get_resource	,	F_159
dma_cookie_status	,	F_83
xgene_dma_init_rings	,	F_122
dma_cookie_complete	,	F_47
XGENE_DMA_FLAG_64B_DESC	,	V_41
xgene_dma_prep_cpy_desc	,	F_19
_desc_sw	,	V_66
XGENE_DMA_RING_THRESLD1_SET1	,	V_172
tasklet_init	,	F_149
XGENE_DMA_RING_COHERENT_SET	,	F_102
XGENE_DMA_DESC_STATUS	,	F_59
dma_has_cap	,	F_146
xgene_dma_run_tx_complete_actions	,	F_46
xgene_dma_ring	,	V_19
list_del	,	F_35
XGENE_DMA_RING_RECOMTIMEOUTL_SET	,	F_98
xgene_dma_ring_cfgsize	,	V_137
XGENE_DMA_16K_BUFFER_LEN_CODE	,	V_12
to_dma_desc_sw	,	F_29
owner	,	V_126
dma_tx_state	,	V_101
cap_mask	,	V_183
skip_additional_src	,	V_39
spin_unlock_bh	,	F_33
XGENE_DMA_IPBRR	,	V_162
DMA_BIT_MASK	,	F_171
XGENE_DMA_DESC_H0ENQ_NUM_SET	,	F_17
async_tx_test_ack	,	F_45
err_request_irq	,	V_216
xgene_dma_ring_desc_cnt	,	F_7
dma_cookie_assign	,	F_31
xgene_dma_err_isr	,	F_90
ENOMEM	,	V_78
"MEMCPY "	,	L_26
XGENE_DMA_DESC_DR_SET	,	F_20
xgene_dma_alloc_chan_resources	,	F_65
_src	,	V_97
XGENE_DMA_RING_INT0_MASK	,	V_152
ring_state	,	V_22
lock	,	V_47
XGENE_DMA_MAX_XOR_SRC	,	V_95
id	,	V_106
FLYBY_4SRC_XOR	,	V_17
clk	,	V_213
cookie	,	V_45
list_for_each_entry_safe	,	F_44
"dma_error"	,	L_21
dst_avail	,	V_91
IRQ_HANDLED	,	V_108
XGENE_DMA_RING_STATE	,	V_116
list_move_tail	,	F_56
max_pq	,	V_201
xgene_dma_desc_hw	,	V_60
csr_ring	,	V_115
xgene_dma_prep_xor_desc	,	F_23
cmd	,	V_65
dma_dev	,	V_182
XGENE_DMA_INT_MASK_SHIFT	,	V_112
XGENE_DMA_RING_ID_BUF	,	V_129
XGENE_DMA_RING_NUM	,	V_135
status	,	V_72
XGENE_DMA_MAX_BYTE_CNT	,	V_11
xgene_dma_prep_sg	,	F_75
list_add_tail	,	F_51
max_xor	,	V_197
desc_pool	,	V_51
dma_descriptor_unmap	,	F_48
XGENE_DMA_RING_CLKEN	,	V_163
u16	,	T_3
err_irq	,	V_180
sg_next	,	F_78
XGENE_DMA_RING_THRESLD1_SET1_VAL	,	V_171
XGENE_DMA_RING_THRESLD0_SET1	,	V_170
m0	,	V_73
"No pending LDs\n"	,	L_4
is_pq_enabled	,	F_1
"LD %p allocated\n"	,	L_3
XGENE_DMA_DESC_BUFADDR_SET	,	F_10
xgene_dma_disable	,	F_126
XGENE_SOC_JTAG1_SHADOW	,	V_5
xgene_dma_delete_chan_rings	,	F_116
device_prep_dma_xor	,	V_196
XGENE_DMA_RING_STATE_WR_BASE	,	V_119
_len	,	V_96
dma_free_coherent	,	F_115
tx_ring	,	V_38
xgene_dma_async_unregister	,	F_156
size_t	,	T_6
XGENE_DMA_BLK_MEM_RDY	,	V_178
desc_vaddr	,	V_143
pdev	,	V_207
xgene_dma_init_ring_mngr	,	F_136
xgene_dma_alloc_descriptor	,	F_38
u32	,	T_1
xgene_chan_xfer_ld_pending	,	F_54
"XOR "	,	L_29
XGENE_DMA_RING_CFG_SIZE_512KB	,	V_142
tasklet_schedule	,	F_89
new	,	V_82
xgene_dma_clear_ring	,	F_109
"Failed to release ring mngr memory from shutdown\n"	,	L_19
xgene_dma_set_ring_cmd	,	F_111
XGENE_DMA_DEV_ID_RD	,	F_135
XGENE_DMA_RING_RECOMBBUF_SET	,	F_97
XGENE_DMA_RING_BLK_MEM_RDY_VAL	,	V_167
xgene_dma_prep_pq	,	F_80
desc_hw	,	V_61
"Rx ring id 0x%X num %d desc 0x%p\n"	,	L_15
dma_cookie_init	,	F_150
"Failed to get ring cmd csr region\n"	,	L_36
dma_cap_zero	,	F_144
platform_set_drvdata	,	F_165
XGENE_DMA_RING_BLK_MEM_RDY	,	V_166
devm_kzalloc	,	F_164
platform_get_drvdata	,	F_174
dst	,	V_34
ENXIO	,	V_211
XGENE_DMA_RING_CONFIG	,	V_176
XGENE_DMA_DESC_FLYBY_SET	,	F_24
xgene_dma_tx_submit	,	F_26
head	,	V_64
dma_cap_set	,	F_145
flyby_type	,	V_14
XGENE_DMA_XOR_ALIGNMENT	,	V_199
"SGCPY "	,	L_28
xgene_dma_set_src_buffer	,	F_9
"Failed to get clk\n"	,	L_42
XGENE_DMA_RING_INT2_MASK	,	V_154
xgene_dma_cleanup_descriptors	,	F_57
src	,	V_35
XGENE_DMA_RING_CFG_SIZE_64KB	,	V_141
"Failed to ioremap csr region"	,	L_33
sg_dma_len	,	F_76
XGENE_DMA_DESC_ELERR_RD	,	F_60
nbytes	,	V_25
u64	,	T_2
xgene_dma_get_resources	,	F_158
XGENE_DMA_RING_NE_INT_MODE	,	V_131
DMA_MEMCPY	,	V_184
callback	,	V_57
xgene_dma_tx_status	,	F_82
spin_lock_bh	,	F_30
devm_request_irq	,	F_140
IS_ERR	,	F_167
spin_lock_init	,	F_148
XGENE_DMA_PQ_DISABLE_MASK	,	V_6
ring	,	V_20
dma_addr_t	,	T_7
XGENE_DMA_DESC_MULTI_SET	,	F_25
xgene_dma_enable	,	F_123
XGENE_DMA_DESC_NV_SET	,	F_22
XGENE_DMA_RING_HYSTERESIS_VAL	,	V_173
err_async_init	,	V_217
len	,	V_10
"Failed to allocate ring desc\n"	,	L_14
ext8	,	V_23
desc_sw	,	V_33
_desc	,	V_56
state	,	V_118
FLYBY_5SRC_XOR	,	V_18
dst_sg	,	V_87
dma_pool_alloc	,	F_39
"X-Gene DMA TX DESC2: "	,	L_7
tasklet	,	V_107
buf_num	,	V_132
node	,	V_50
paddr	,	V_24
XGENE_DMA_DESC_DST_ADDR_SET	,	F_21
cpu_to_le64	,	F_4
xgene_dma_encode_len	,	F_5
GFP_KERNEL	,	V_145
device	,	V_203
dma_async_device_unregister	,	F_155
xgene_dma_delete_ring_one	,	F_114
xgene_dma_free_irqs	,	F_142
XGENE_DMA_INVALID_LEN_CODE	,	V_26
"Free all resources\n"	,	L_11
XGENE_DMA_BLK_MEM_RDY_VAL	,	V_179
device_node	,	V_205
xgene_dma_init_mem	,	F_138
XGENE_DMA_RING_INT3_MASK	,	V_155
xgene_dma_encode_xor_flyby	,	F_6
device_issue_pending	,	V_192
XGENE_DMA_DESC_IS_EMPTY	,	F_58
list_splice	,	F_74
XGENE_DMA_RING_SELTHRSH_SET	,	F_100
xgene_dma_err	,	V_113
src_nents	,	V_90
le64_to_cpu	,	F_61
XGENE_DMA_RING_OWNER_CPU	,	V_130
scatterlist	,	V_86
u8	,	T_4
XGENE_DMA_RING_ADDRL_SET	,	F_103
desc_paddr	,	V_122
XGENE_DMA_RING_ACCEPTLERR_SET	,	F_101
xgene_dma_desc_sw	,	V_32
XGENE_DMA_INT_ALL_UNMASK	,	V_158
desc1	,	V_36
desc2	,	V_37
XGENE_DMA_DISABLE	,	F_127
tasklet_kill	,	F_152
xgene_dma_free_desc_list	,	F_67
"Failed to allocate descriptor pool\n"	,	L_9
ring_id	,	V_133
"Failed to enable clk %d\n"	,	L_43
XGENE_DMA_PQ_CHANNEL	,	V_186
csr_dma	,	V_110
"Tx ring id 0x%X num %d desc 0x%p\n"	,	L_16
tx	,	V_44
"Failed to allocate LDs\n"	,	L_2
__iomem	,	T_5
INIT_LIST_HEAD	,	F_41
"Failed to ioremap ring csr region"	,	L_35
err_dma_mask	,	V_215
xgene_dma_probe	,	F_163
cfgsize	,	V_127
XGENE_DMA_RING_RECOMTIMEOUTH_SET	,	F_99
platform_get_irq	,	F_162
XGENE_DMA_GCR	,	V_150
xgene_dma_init_hw	,	F_130
XGENE_DMA_RING_HYSTERESIS	,	V_174
XGENE_DMA_RING_SRST	,	V_164
XGENE_DMA_ASSOC_RING_MNGR1	,	V_159
XGENE_DMA_INT_ALL_MASK	,	V_151
DMA_PQ	,	V_187
XGENE_DMA_RING_OWNER_DMA	,	V_29
channels	,	V_204
xgene_dma	,	V_1
callback_param	,	V_58
ring_num	,	V_144
to_dma_chan	,	F_28
device_prep_dma_pq	,	V_200
name	,	V_76
pdma	,	V_2
idx	,	V_27
XGENE_DMA_RING_SIZE_SET	,	F_105
desc	,	V_7
device_prep_dma_sg	,	V_195
xgene_dma_init_channels	,	F_157
xor_align	,	V_198
xgene_dma_desc_err	,	V_74
BUG_ON	,	F_87
pending	,	V_68
"X-Gene DMA v%d.%02d.%02d driver registered %d channels"	,	L_18
dev_err	,	F_92
xgene_dma_create_chan_rings	,	F_120
dst_nents	,	V_88
dma_chan	,	V_55
XGENE_DMA_CFG_RING_WQ_ASSOC	,	V_160
device_free_chan_resources	,	V_191
dma_chan_name	,	F_153
XGENE_DMA_RING_NE_INT_MODE_RESET	,	F_110
XGENE_DMA_DESC_C_SET	,	F_15
"PQ "	,	L_30
devm_clk_get	,	F_166
tx_submit	,	V_54
start	,	V_212
"Allocate descripto pool\n"	,	L_10
clk_disable_unprepare	,	F_172
device_alloc_chan_resources	,	V_190
"Failed to ioremap efuse csr region"	,	L_39
XGENE_DMA_RING_NUM_CONFIG	,	V_117
max_outstanding	,	V_69
XGENE_DMA_DESC_BUFLEN_SET	,	F_11
list_empty	,	F_55
dev_info	,	F_132
multi	,	V_94
xgene_dma_lookup_ext8	,	F_13
xgene_dma_mask_interrupts	,	F_128
xgene_dma_issue_pending	,	F_81
xgene_dma_async_register	,	F_147
xgene_dma_get_ring_size	,	F_113
FLYBY_2SRC_XOR	,	V_15
"PQ is disabled in HW\n"	,	L_17
"X-Gene DMA RX ERR DESC: "	,	L_8
src_cnt	,	V_13
GFP_NOWAIT	,	V_53
device_tx_status	,	V_193
xgene_dma_setup_ring	,	F_95
val	,	V_3
"No usable DMA configuration\n"	,	L_44
phys	,	V_52
txstate	,	V_102
fail	,	V_84
XGENE_DMA_MAX_64B_DESC_BYTE_CNT	,	V_85
dst_ring_num	,	V_28
XGENE_DMA_RING_NE_INT_MODE_SET	,	F_108
XGENE_DMA_RING_CFG_SIZE_512B	,	V_138
ENODEV	,	V_168
device_prep_dma_memcpy	,	V_194
flags	,	V_40
dma_async_tx_descriptor_init	,	F_42
ld_running	,	V_70
xgene_dma_tasklet_cb	,	F_84
"Failed to register error IRQ %d\n"	,	L_22
for_each_set_bit	,	F_91
copy	,	V_83
clk_prepare_enable	,	F_169
err_clk_enable	,	V_214
src_avail	,	V_92
DMA_PREP_PQ_DISABLE_Q	,	V_99
DMA_PREP_PQ_DISABLE_P	,	V_98
XGENE_DMA_RING_CMD_BASE_OFFSET	,	F_112
EINVAL	,	V_46
enable_irq	,	F_85
XGENE_DMA_DESC_LERR_RD	,	F_62
fetch	,	V_93
dma_status	,	V_100
XGENE_DMA_RING_MEM_RAM_SHUTDOWN	,	V_165
chan	,	V_31
dma_device	,	V_181
dma_set_mask_and_coherent	,	F_170
first	,	V_81
DMA_SG	,	V_185
"Failed to register async device %d"	,	L_24
"Failed to get csr region\n"	,	L_32
data	,	V_103
dma_run_dependencies	,	F_49
num	,	V_114
xgene_dma_wr_ring_state	,	F_93
XGENE_DMA_RING_CFG_SIZE_16KB	,	V_140
"%s: CAPABILITY ( %s%s%s%s)\n"	,	L_25
ring_cfg	,	V_120
"Failed to get ring csr region\n"	,	L_34
"Failed to release DMA memory from shutdown\n"	,	L_20
XGENE_DMA_DESC_DUMP	,	F_63
XGENE_DMA_CPU_BUFNUM	,	V_146
XGENE_DMA_INT_MASK	,	V_157
"LD %p free\n"	,	L_1
dma_cookie_t	,	T_8
chan_err	,	F_40
resource	,	V_208
"Failed to get Rx IRQ\n"	,	L_41
"Unsupported cfg ring size %d\n"	,	L_13
xgene_dma_clr_ring_state	,	F_94
XGENE_DMA_RAID6_MULTI_CTRL	,	F_131
ld_completed	,	V_59
PTR_ERR	,	F_168
"Failed to get Error IRQ\n"	,	L_40
XGENE_DMA_INT	,	V_111
XGENE_DMA_RAID6_CONT	,	V_161
XGENE_DMA_RING_ENABLE	,	V_175
rx_irq	,	V_104
"Interrupt status 0x%08X %s\n"	,	L_12
XGENE_DMA_MEM_RAM_SHUTDOWN	,	V_177
csr_efuse	,	V_4
XGENE_DMA_RING_CMD_OFFSET	,	V_136
XGENE_DMA_RING_THRESLD0_SET1_VAL	,	V_169
"X-Gene DMA TX DESC1: "	,	L_6
XGENE_DMA_DESC_IN_SET	,	F_16
xgene_dma_unmask_interrupts	,	F_129
devm_free_irq	,	F_141
xgene_dma_remove	,	F_173
addr	,	V_121
IORESOURCE_MEM	,	V_210
xgene_dma_init_desc	,	F_14
list_head	,	V_79
devm_ioremap	,	F_160
irqreturn_t	,	T_9
xgene_dma_chan_ring_isr	,	F_86
resource_size	,	F_161
min_t	,	F_72
xgene_dma_clean_running_descriptor	,	F_50
tx_list	,	V_48
xgene_dma_chan	,	V_30
dma_pool_free	,	F_37
