 Timing Path to multiplier_inst/f8_reg[3]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[3]/CK         DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[3]/Q          DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       72.2015                | 
|    multiplier_inst/inst1/read_data[3]                           Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[3]/D                    DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[3]/CK        DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[5]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[5]/CK         DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[5]/Q          DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       72.2015                | 
|    multiplier_inst/inst1/read_data[5]                           Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[5]/D                    DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[5]/CK        DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[7]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[7]/CK         DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[7]/Q          DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       63.6384                | 
|    multiplier_inst/inst1/read_data[7]                           Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[7]/D                    DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[7]/CK        DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[8]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[8]/CK         DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[8]/Q          DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       63.6384                | 
|    multiplier_inst/inst1/read_data[8]                           Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[8]/D                    DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[8]/CK        DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[11]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[11]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[11]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.396495 1.06234  1.45884           1       63.6384                | 
|    multiplier_inst/inst1/read_data[11]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[11]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[11]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[12]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[12]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[12]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.444132 1.06234  1.50647           1       67.154                 | 
|    multiplier_inst/inst1/read_data[12]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[12]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[12]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[13]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[13]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[13]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       67.154                 | 
|    multiplier_inst/inst1/read_data[13]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[13]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[13]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[14]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[14]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[14]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.491283 1.06234  1.55363           1       67.154                 | 
|    multiplier_inst/inst1/read_data[14]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[14]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[14]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[15]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[15]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[15]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.21294  1.06234  1.27528           1       67.154                 | 
|    multiplier_inst/inst1/read_data[15]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[15]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[15]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[16]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.2480 3.77947  9.23966  13.0191           7       66.8778  cA   K        | 
|    multiplier_inst/clk                                          Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk                                    Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1660 30.2899  41.1091  71.399            48      66.8778  AL   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[16]/CK        DFF_X1        Rise  0.0930 0.0380 0.2480          0.949653                                    L             | 
|    multiplier_inst/inst1/my_reg_reg[16]/Q         DFF_X1        Rise  0.2020 0.1090 0.0080 0.21294  1.06234  1.27528           1       67.154                 | 
|    multiplier_inst/inst1/read_data[16]                          Rise  0.2020 0.0000                                                                           | 
|    multiplier_inst/f8_reg[16]/D                   DFF_X1        Rise  0.2020 0.0000 0.0080          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.2480 3.77947  10.0978  13.8772           7       66.8778  cA   K        | 
|    multiplier_inst/clk                               Rise  0.0000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X1 Rise  0.0070 0.0070 0.2480          1.8122                                      AL            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X1 Rise  0.0610 0.0540 0.1060 21.18    23.7413  44.9214           25      66.8778  AL   K        | 
|    multiplier_inst/f8_reg[16]/CK       DFF_X1        Rise  0.0930 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0930 0.0930 | 
| library hold check                       |  0.0240 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2020        | 
| data required time                       | -0.1170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1830M, PVMEM - 2638M)
