#-----------------------------------------------------------
# Webtalk v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 18:59:30 2017
# Process ID: 6964
# Current directory: C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing
# Command line: wbtcv.exe -mode batch -source C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/xsim.dir/tb_ALL_GATES_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/webtalk.log
# Journal file: C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing\webtalk.jou
#-----------------------------------------------------------
source C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/xsim.dir/tb_ALL_GATES_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/xsim.dir/tb_ALL_GATES_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 03 18:59:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 49.992 ; gain = 0.230
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 03 18:59:39 2017...
