v {xschem version=3.4.7RC file_version=1.2
*
* This file is part of XSCHEM,
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
* simulation.
* Copyright (C) 1998-2023 Stefan Frederik Schippers
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
}
G {}
K {}
V {}
S {}
E {}
T {tcleval(loaded .raw files: 
[xschem raw info])} 160 -320 0 0 0.3 0.3 {floater=true layer=16}
N 990 -1760 1090 -1760 {lab=#net1}
N 1150 -1760 1200 -1760 {lab=LC1}
N 880 -800 880 -480 {lab=LC0}
N 990 -480 1010 -480 {lab=#net2}
N 1200 -800 1200 -480 {lab=LC1}
N 1150 -480 1200 -480 {lab=LC1}
N 950 -1920 970 -1920 {lab=#net3}
N 1110 -1920 1130 -1920 {lab=#net4}
N 880 -1760 930 -1760 {lab=LC0}
N 880 -1920 890 -1920 {lab=LC0}
N 1190 -1920 1200 -1920 {lab=LC1}
N 1070 -480 1090 -480 {lab=#net5}
N 880 -480 930 -480 {lab=LC0}
N 1200 -480 1250 -480 {lab=LC1}
N 1320 -480 1330 -480 {lab=#net6}
N 1320 -560 1320 -480 {lab=#net6}
N 1310 -480 1320 -480 {lab=#net6}
N 1120 -560 1320 -560 {lab=#net6}
N 760 -560 760 -480 {lab=#net7}
N 750 -480 760 -480 {lab=#net7}
N 990 -800 1010 -800 {lab=#net8}
N 1150 -800 1200 -800 {lab=LC1}
N 1070 -800 1090 -800 {lab=#net9}
N 880 -800 930 -800 {lab=LC0}
N 1200 -800 1250 -800 {lab=LC1}
N 1320 -800 1330 -800 {lab=#net10}
N 1320 -880 1320 -800 {lab=#net10}
N 1310 -800 1320 -800 {lab=#net10}
N 1120 -880 1320 -880 {lab=#net10}
N 760 -880 760 -800 {lab=#net11}
N 750 -800 760 -800 {lab=#net11}
N 1200 -1120 1200 -800 {lab=LC1}
N 880 -1120 880 -800 {lab=LC0}
N 760 -880 960 -880 {lab=#net11}
N 760 -560 960 -560 {lab=#net7}
N 1120 -880 1120 -840 {lab=#net10}
N 960 -880 960 -840 {lab=#net11}
N 960 -560 960 -520 {lab=#net7}
N 1120 -560 1120 -520 {lab=#net6}
N 760 -480 770 -480 {lab=#net7}
N 760 -800 770 -800 {lab=#net11}
N 830 -800 880 -800 {lab=LC0}
N 830 -480 880 -480 {lab=LC0}
N 990 -1120 1010 -1120 {lab=#net12}
N 1150 -1120 1200 -1120 {lab=LC1}
N 1070 -1120 1090 -1120 {lab=#net13}
N 880 -1120 930 -1120 {lab=LC0}
N 1200 -1120 1250 -1120 {lab=LC1}
N 1320 -1120 1330 -1120 {lab=#net14}
N 1320 -1200 1320 -1120 {lab=#net14}
N 1310 -1120 1320 -1120 {lab=#net14}
N 1120 -1200 1320 -1200 {lab=#net14}
N 760 -1200 760 -1120 {lab=#net15}
N 750 -1120 760 -1120 {lab=#net15}
N 760 -1200 960 -1200 {lab=#net15}
N 1120 -1200 1120 -1160 {lab=#net14}
N 960 -1200 960 -1160 {lab=#net15}
N 760 -1120 770 -1120 {lab=#net15}
N 830 -1120 880 -1120 {lab=LC0}
N 1200 -1440 1200 -1120 {lab=LC1}
N 880 -1440 880 -1120 {lab=LC0}
N 990 -1440 1010 -1440 {lab=#net16}
N 1150 -1440 1200 -1440 {lab=LC1}
N 1070 -1440 1090 -1440 {lab=#net17}
N 880 -1440 930 -1440 {lab=LC0}
N 1200 -1440 1250 -1440 {lab=LC1}
N 1320 -1440 1330 -1440 {lab=#net18}
N 1320 -1520 1320 -1440 {lab=#net18}
N 1310 -1440 1320 -1440 {lab=#net18}
N 1120 -1520 1320 -1520 {lab=#net18}
N 760 -1520 760 -1440 {lab=#net19}
N 750 -1440 760 -1440 {lab=#net19}
N 760 -1520 960 -1520 {lab=#net19}
N 1120 -1520 1120 -1480 {lab=#net18}
N 960 -1520 960 -1480 {lab=#net19}
N 760 -1440 770 -1440 {lab=#net19}
N 830 -1440 880 -1440 {lab=LC0}
N 1040 -1920 1050 -1920 {lab=#net20}
N 240 -2080 1040 -2080 {lab=vco}
N 1390 -1440 1440 -1440 {lab=d0}
N 1440 -1600 1440 -1440 {lab=d0}
N 640 -1600 1440 -1600 {lab=d0}
N 640 -1600 640 -1440 {lab=d0}
N 240 -1600 640 -1600 {lab=d0}
N 640 -1440 690 -1440 {lab=d0}
N 1390 -1120 1440 -1120 {lab=d1}
N 1440 -1280 1440 -1120 {lab=d1}
N 640 -1280 1440 -1280 {lab=d1}
N 640 -1280 640 -1120 {lab=d1}
N 240 -1280 640 -1280 {lab=d1}
N 640 -1120 690 -1120 {lab=d1}
N 1390 -800 1440 -800 {lab=d2}
N 1440 -960 1440 -800 {lab=d2}
N 640 -960 1440 -960 {lab=d2}
N 640 -960 640 -800 {lab=d2}
N 240 -960 640 -960 {lab=d2}
N 640 -800 690 -800 {lab=d2}
N 1390 -480 1440 -480 {lab=d3}
N 1440 -640 1440 -480 {lab=d3}
N 640 -640 1440 -640 {lab=d3}
N 640 -640 640 -480 {lab=d3}
N 240 -640 640 -640 {lab=d3}
N 640 -480 690 -480 {lab=d3}
N 240 -2240 880 -2240 {lab=LC0}
N 880 -1760 880 -1440 {lab=LC0}
N 1200 -2240 1840 -2240 {lab=LC1}
N 1200 -1760 1200 -1440 {lab=LC1}
N 880 -2240 880 -1920 {lab=LC0}
N 1200 -2240 1200 -1920 {lab=LC1}
N 1040 -2080 1040 -2030 {lab=vco}
N 1040 -1970 1040 -1920 {lab=#net20}
N 1030 -1920 1040 -1920 {lab=#net20}
N 1200 -1920 1200 -1760 {lab=LC1}
N 880 -1920 880 -1760 {lab=LC0}
N 1040 -1970 1080 -1970 {lab=#net20}
N 1040 -2030 1080 -2030 {lab=vco}
C {title.sym} 160 -30 0 0 {name=l1 author="om"  net_name=true}
C {sg13g2_pr/rppd.sym} 1040 -2000 2 0 {name=R68
W=0.5e-6
L=0.5e-6
model=rppd
body=sub!
spiceprefix=X
b=0
m=1
spice_ignore=true}
C {ind.sym} 1120 -1760 1 0 {name=L55
m=1
value=2.2n
footprint=1206
device=inductor}
C {res.sym} 960 -1760 1 0 {name=R69
value=3.5
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 1040 -480 1 0 {name=C59
model=cap_cmim
w=10.0e-6
l=32.0e-6
m=1
spiceprefix=X}
C {res.sym} 920 -1920 1 0 {name=R70
value=7.5
footprint=1206
device=resistor
m=1}
C {capa.sym} 1000 -1920 1 0 {name=C63
m=1
value=120f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1080 -1920 1 0 {name=C64
m=1
value=120f
footprint=1206
device="ceramic capacitor"}
C {res.sym} 1160 -1920 1 0 {name=R71
value=7.5
footprint=1206
device=resistor
m=1}
C {nmolis-sub.sym} 960 -500 1 0 {name=M43
w=480u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {nmolis-sub.sym} 1120 -500 3 1 {name=M44
w=480u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {sg13g2_pr/cap_cmim.sym} 1280 -480 1 0 {name=C65
model=cap_cmim
w=20.0e-6
l=20.0e-6
m=1
spiceprefix=X}
C {res.sym} 1360 -480 1 0 {name=R75
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 800 -480 3 0 {name=C69
model=cap_cmim
w=20.0e-6
l=20.0e-6
m=1
spiceprefix=X}
C {res.sym} 720 -480 1 0 {name=R79
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 1040 -800 1 0 {name=C73
model=cap_cmim
w=10.0e-6
l=16.0e-6
m=1
spiceprefix=X}
C {nmolis-sub.sym} 960 -820 1 0 {name=M88
w=240u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {nmolis-sub.sym} 1120 -820 3 1 {name=M89
w=240u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {sg13g2_pr/cap_cmim.sym} 1280 -800 1 0 {name=C74
model=cap_cmim
w=20.0e-6
l=10.0e-6
m=1
spiceprefix=X}
C {res.sym} 1360 -800 1 0 {name=R116
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 800 -800 3 0 {name=C75
model=cap_cmim
w=20.0e-6
l=10.0e-6
m=1
spiceprefix=X}
C {res.sym} 720 -800 1 0 {name=R117
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 1040 -1120 1 0 {name=C2
model=cap_cmim
w=10.0e-6
l=8.0e-6
m=1
spiceprefix=X}
C {nmolis-sub.sym} 960 -1140 1 0 {name=M2
w=120u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {nmolis-sub.sym} 1120 -1140 3 1 {name=M3
w=120u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {sg13g2_pr/cap_cmim.sym} 1280 -1120 1 0 {name=C10
model=cap_cmim
w=20.0e-6
l=5.0e-6
m=1
spiceprefix=X}
C {res.sym} 1360 -1120 1 0 {name=R24
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 800 -1120 3 0 {name=C11
model=cap_cmim
w=20.0e-6
l=5.0e-6
m=1
spiceprefix=X}
C {res.sym} 720 -1120 1 0 {name=R25
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 1040 -1440 1 0 {name=C12
model=cap_cmim
w=10.0e-6
l=4.0e-6
m=1
spiceprefix=X}
C {nmolis-sub.sym} 960 -1460 1 0 {name=M4
w=250u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {nmolis-sub.sym} 1120 -1460 3 1 {name=M5
w=250u
l=.13u
ng=1
m=1

model=sg13_lv_nmos
spiceprefix=X
w0=3u
l0=0.13u
rfmode="tcleval($mos_rf_mode)"
}
C {sg13g2_pr/cap_cmim.sym} 1280 -1440 1 0 {name=C13
model=cap_cmim
w=20.0e-6
l=2.5e-6
m=1
spiceprefix=X}
C {res.sym} 1360 -1440 1 0 {name=R26
value=11k
footprint=1206
device=resistor
m=1}
C {sg13g2_pr/cap_cmim.sym} 800 -1440 3 0 {name=C14
model=cap_cmim
w=20.0e-6
l=2.5e-6
m=1
spiceprefix=X}
C {res.sym} 720 -1440 1 0 {name=R27
value=11k
footprint=1206
device=resistor
m=1}
C {iopin.sym} 240 -2240 0 1 {name=p19 lab=LC0

}
C {iopin.sym} 1840 -2240 0 0 {name=p1 lab=LC1

}
C {ipin.sym} 240 -1600 0 0 {name=p3 lab=d0}
C {ipin.sym} 240 -1280 0 0 {name=p4 lab=d1}
C {ipin.sym} 240 -960 0 0 {name=p5 lab=d2}
C {ipin.sym} 240 -640 0 0 {name=p6 lab=d3}
C {ipin.sym} 240 -2080 0 0 {name=p2 lab=vco}
C {res.sym} 1080 -2000 0 0 {name=R1
value=11k
footprint=1206
device=resistor
m=1}
