{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651150778062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651150778069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:59:37 2022 " "Processing started: Thu Apr 28 14:59:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651150778069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150778069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150778069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651150778625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651150778625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/vga_audio_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file default/vga_audio_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "Default/VGA_Audio_PLL_bb.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_Audio_PLL_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790278 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "VGA_Audio_PLL VGA_Audio_PLL.v(40) " "Verilog HDL error at VGA_Audio_PLL.v(40): module \"VGA_Audio_PLL\" cannot be declared more than once" {  } { { "Default/VGA_Audio_PLL.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_Audio_PLL.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1651150790289 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "VGA_Audio_PLL VGA_Audio_PLL_bb.v(35) " "HDL info at VGA_Audio_PLL_bb.v(35): see declaration for object \"VGA_Audio_PLL\"" {  } { { "Default/VGA_Audio_PLL_bb.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_Audio_PLL_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651150790289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/vga_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file default/vga_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file default/vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "Default/VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file default/vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "Default/VGA_DATA/VGA_Controller.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file default/vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "Default/VGA_DATA/Img_RAM.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "Default/v/spi_ee_config.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "Default/v/spi_param.h" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651150790312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "Default/v/spi_controller.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "Default/v/SEG7_LUT_6.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "Default/v/SEG7_LUT.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Default/v/Reset_Delay.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790319 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "Default/v/led_driver.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651150790321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "default/v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file default/v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "Default/v/led_driver.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/Default/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Default.v(94) " "Verilog HDL warning at DE10_LITE_Default.v(94): extended using \"x\" or \"z\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651150790323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Default.v(129) " "Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(129): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Default.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1651150790324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "C:/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651150790324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.map.smsg " "Generated suppressed messages file C:/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651150790458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 14:59:50 2022 " "Processing ended: Thu Apr 28 14:59:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651150790458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651150790458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651150790458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150790458 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651150791085 ""}
