<profile>

<section name = "Vitis HLS Report for 'dense_Pipeline_dense_for_flat'" level="0">
<item name = "Date">Wed Apr 19 17:49:59 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">Project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.892 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1974, 1974, 19.740 us, 19.740 us, 1974, 1974, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dense_for_flat">1972, 1972, 23, 10, 10, 196, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 449, 371, -</column>
<column name="Memory">40, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 355, -</column>
<column name="Register">-, -, 1081, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U305">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U306">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_weights_16_U">dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_23_U">dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_30_U">dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_37_U">dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_44_U">dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_51_U">dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_58_U">dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_65_U">dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_72_U">dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="dense_weights_U">dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_fu_484_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln49_fu_478_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add75_fu_98">9, 2, 32, 64</column>
<column name="add7_16_fu_102">9, 2, 32, 64</column>
<column name="add7_27_fu_106">9, 2, 32, 64</column>
<column name="add7_38_fu_110">9, 2, 32, 64</column>
<column name="add7_49_fu_114">9, 2, 32, 64</column>
<column name="add7_510_fu_118">9, 2, 32, 64</column>
<column name="add7_611_fu_122">9, 2, 32, 64</column>
<column name="add7_712_fu_126">9, 2, 32, 64</column>
<column name="add7_813_fu_130">9, 2, 32, 64</column>
<column name="add7_914_fu_134">9, 2, 32, 64</column>
<column name="ap_NS_fsm">45, 11, 1, 11</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 8, 16</column>
<column name="flat_to_dense_streams_0_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_408_p0">45, 11, 32, 352</column>
<column name="grp_fu_408_p1">45, 11, 32, 352</column>
<column name="grp_fu_412_p0">45, 11, 32, 352</column>
<column name="grp_fu_412_p1">13, 3, 32, 96</column>
<column name="index_fu_138">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add75_fu_98">32, 0, 32, 0</column>
<column name="add7_16_fu_102">32, 0, 32, 0</column>
<column name="add7_27_fu_106">32, 0, 32, 0</column>
<column name="add7_38_fu_110">32, 0, 32, 0</column>
<column name="add7_49_fu_114">32, 0, 32, 0</column>
<column name="add7_510_fu_118">32, 0, 32, 0</column>
<column name="add7_611_fu_122">32, 0, 32, 0</column>
<column name="add7_712_fu_126">32, 0, 32, 0</column>
<column name="add7_813_fu_130">32, 0, 32, 0</column>
<column name="add7_914_fu_134">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="dense_weights_16_load_reg_829">32, 0, 32, 0</column>
<column name="dense_weights_23_load_reg_824">32, 0, 32, 0</column>
<column name="dense_weights_30_load_reg_819">32, 0, 32, 0</column>
<column name="dense_weights_37_load_reg_814">32, 0, 32, 0</column>
<column name="dense_weights_44_load_reg_809">32, 0, 32, 0</column>
<column name="dense_weights_51_load_reg_804">32, 0, 32, 0</column>
<column name="dense_weights_58_load_reg_799">32, 0, 32, 0</column>
<column name="dense_weights_65_load_reg_794">32, 0, 32, 0</column>
<column name="dense_weights_72_load_reg_789">32, 0, 32, 0</column>
<column name="dense_weights_load_reg_834">32, 0, 32, 0</column>
<column name="flat_to_dense_streams_0_read_reg_784">32, 0, 32, 0</column>
<column name="icmp_ln49_reg_730">1, 0, 1, 0</column>
<column name="icmp_ln49_reg_730_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="index_fu_138">8, 0, 8, 0</column>
<column name="mul4_1_reg_854">32, 0, 32, 0</column>
<column name="mul4_2_reg_864">32, 0, 32, 0</column>
<column name="mul4_3_reg_874">32, 0, 32, 0</column>
<column name="mul4_4_reg_884">32, 0, 32, 0</column>
<column name="mul4_5_reg_894">32, 0, 32, 0</column>
<column name="mul4_6_reg_904">32, 0, 32, 0</column>
<column name="mul4_7_reg_914">32, 0, 32, 0</column>
<column name="mul4_8_reg_924">32, 0, 32, 0</column>
<column name="mul4_9_reg_934">32, 0, 32, 0</column>
<column name="mul4_reg_844">32, 0, 32, 0</column>
<column name="reg_416">32, 0, 32, 0</column>
<column name="tmp_reg_839">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat, return value</column>
<column name="dense_array_load_72">in, 32, ap_none, dense_array_load_72, scalar</column>
<column name="dense_array_load_71">in, 32, ap_none, dense_array_load_71, scalar</column>
<column name="dense_array_load_70">in, 32, ap_none, dense_array_load_70, scalar</column>
<column name="dense_array_load_69">in, 32, ap_none, dense_array_load_69, scalar</column>
<column name="dense_array_load_68">in, 32, ap_none, dense_array_load_68, scalar</column>
<column name="dense_array_load_67">in, 32, ap_none, dense_array_load_67, scalar</column>
<column name="dense_array_load_66">in, 32, ap_none, dense_array_load_66, scalar</column>
<column name="dense_array_load_65">in, 32, ap_none, dense_array_load_65, scalar</column>
<column name="dense_array_load_64">in, 32, ap_none, dense_array_load_64, scalar</column>
<column name="dense_array_load">in, 32, ap_none, dense_array_load, scalar</column>
<column name="flat_to_dense_streams_0_dout">in, 32, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_empty_n">in, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_read">out, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="add7_914_out">out, 32, ap_vld, add7_914_out, pointer</column>
<column name="add7_914_out_ap_vld">out, 1, ap_vld, add7_914_out, pointer</column>
<column name="add7_813_out">out, 32, ap_vld, add7_813_out, pointer</column>
<column name="add7_813_out_ap_vld">out, 1, ap_vld, add7_813_out, pointer</column>
<column name="add7_712_out">out, 32, ap_vld, add7_712_out, pointer</column>
<column name="add7_712_out_ap_vld">out, 1, ap_vld, add7_712_out, pointer</column>
<column name="add7_611_out">out, 32, ap_vld, add7_611_out, pointer</column>
<column name="add7_611_out_ap_vld">out, 1, ap_vld, add7_611_out, pointer</column>
<column name="add7_510_out">out, 32, ap_vld, add7_510_out, pointer</column>
<column name="add7_510_out_ap_vld">out, 1, ap_vld, add7_510_out, pointer</column>
<column name="add7_49_out">out, 32, ap_vld, add7_49_out, pointer</column>
<column name="add7_49_out_ap_vld">out, 1, ap_vld, add7_49_out, pointer</column>
<column name="add7_38_out">out, 32, ap_vld, add7_38_out, pointer</column>
<column name="add7_38_out_ap_vld">out, 1, ap_vld, add7_38_out, pointer</column>
<column name="add7_27_out">out, 32, ap_vld, add7_27_out, pointer</column>
<column name="add7_27_out_ap_vld">out, 1, ap_vld, add7_27_out, pointer</column>
<column name="add7_16_out">out, 32, ap_vld, add7_16_out, pointer</column>
<column name="add7_16_out_ap_vld">out, 1, ap_vld, add7_16_out, pointer</column>
<column name="add75_out">out, 32, ap_vld, add75_out, pointer</column>
<column name="add75_out_ap_vld">out, 1, ap_vld, add75_out, pointer</column>
</table>
</item>
</section>
</profile>
