verilog xil_defaultlib -i "../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_fir_wrapper_0_0/sim/design_1_fir_wrapper_0_0.v" \
"../../../bd/design_1/ip/design_1_tristate_0_0/sim/design_1_tristate_0_0.v" \
"../../../bd/design_1/ip/design_1_tristate_0_1/sim/design_1_tristate_0_1.v" \
"../../../bd/design_1/ipshared/5aca/hdl/fir_interface_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5aca/hdl/fir_interface.v" \
"../../../bd/design_1/ip/design_1_fir_interface_0_0/sim/design_1_fir_interface_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib -i "../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.sv" \

verilog xil_defaultlib -i "../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../lab3_fir.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_0/sim/design_1_xpm_cdc_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_1/sim/design_1_xpm_cdc_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_2/sim/design_1_xpm_cdc_gen_0_2.v" \
"../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_3/sim/design_1_xpm_cdc_gen_0_3.v" \
"../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
