Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Tue Aug 22 06:17:26 2017
| Host              : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file mySystem_wrapper_timing_summary_postroute_physopted.rpt -rpx mySystem_wrapper_timing_summary_postroute_physopted.rpx
| Design            : mySystem_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.20 04-04-2016
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[0]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[100]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[101]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[102]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[103]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[104]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[105]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[106]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[107]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[108]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[109]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[10]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[110]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[111]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[112]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[113]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[114]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[115]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[116]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[117]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[118]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[119]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[11]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[120]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[121]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[122]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[123]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[124]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[125]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[126]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[127]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[128]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[129]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[12]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[130]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[131]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[132]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[133]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[134]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[135]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[136]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[137]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[138]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[139]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[13]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[140]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[141]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[142]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[143]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[144]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[145]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[146]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[147]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[148]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[149]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[14]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[150]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[151]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[152]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[153]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[154]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[155]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[156]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[157]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[158]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[159]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[15]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[160]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[161]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[162]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[163]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[164]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[165]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[166]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[167]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[168]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[169]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[16]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[170]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[171]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[172]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[173]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[174]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[175]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[176]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[177]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[178]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[179]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[17]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[180]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[181]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[182]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[183]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[184]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[185]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[186]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[187]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[188]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[189]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[18]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[190]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[191]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[192]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[193]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[194]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[195]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[196]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[197]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[198]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[199]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[19]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[1]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[200]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[201]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[202]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[203]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[204]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[205]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[206]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[207]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[208]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[209]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[20]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[210]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[211]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[212]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[213]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[214]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[215]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[216]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[217]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[218]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[219]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[21]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[220]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[221]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[222]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[223]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[224]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[225]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[226]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[227]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[228]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[229]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[22]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[230]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[231]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[232]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[233]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[234]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[235]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[236]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[237]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[238]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[239]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[23]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[24]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[25]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[26]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[27]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[28]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[29]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[2]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[30]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[31]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[32]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[33]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[34]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[35]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[36]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[37]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[38]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[39]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[3]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[40]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[41]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[42]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[43]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[44]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[45]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[46]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[47]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[48]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[49]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[4]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[50]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[51]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[52]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[53]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[54]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[55]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[56]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[57]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[58]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[59]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[5]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[60]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[61]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[62]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[63]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[64]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[65]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[66]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[67]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[68]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[69]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[6]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[70]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[71]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[72]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[73]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[74]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[75]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[76]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[77]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[78]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[79]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[80]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[81]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[82]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[83]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[84]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[85]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[86]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[87]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[88]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[89]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[8]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[90]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[91]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[92]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[93]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[94]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[95]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[96]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[97]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[98]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[99]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_dataout_reg[9]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_somfout_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/align_out_c/val_ds_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.679        0.000                      0                27003        0.004        0.000                      0                27003        0.464        0.000                       0                 12993  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                  ------------           ----------      --------------
CLK_IN1_D_clk_p                                                        {0.000 1.666}          3.332           300.120         
  clk_out1_mySystem_clk_wiz_0_0                                        {0.000 4.998}          9.996           100.040         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}         30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}         60.000          16.667          
refclk                                                                 {0.000 3.335}          6.670           149.925         
  common0_qpll1_clk_out                                                {0.000 0.083}          0.167           5997.001        
  common0_qpll1_refclk_out                                             {0.000 3.335}          6.670           149.925         
  common1_qpll1_clk_out                                                {0.000 0.083}          0.167           5997.001        
  common1_qpll1_refclk_out                                             {0.000 3.335}          6.670           149.925         
  rxoutclk_out[0]                                                      {0.000 3.335}          6.670           149.925         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_clk_p                                                                                                                                                                                                          0.666        0.000                       0                     1  
  clk_out1_mySystem_clk_wiz_0_0                                              7.796        0.000                      0                  325        0.031        0.000                      0                  325        3.198        0.000                       0                   259  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.491        0.000                      0                  571        0.045        0.000                      0                  571       14.332        0.000                       0                   278  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.987        0.000                      0                    1        0.454        0.000                      0                    1       29.725        0.000                       0                     2  
  rxoutclk_out[0]                                                            1.679        0.000                      0                25860        0.004        0.000                      0                25860        0.464        0.000                       0                 12453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.340        0.000                      0                   18        0.154        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out1_mySystem_clk_wiz_0_0                                      clk_out1_mySystem_clk_wiz_0_0                                            8.588        0.000                      0                   35        0.210        0.000                      0                   35  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       27.066        0.000                      0                  102        0.109        0.000                      0                  102  
**async_default**                                                  rxoutclk_out[0]                                                    rxoutclk_out[0]                                                          4.578        0.000                      0                   91        0.150        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_clk_p
  To Clock:  CLK_IN1_D_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_IN1_D_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         3.332       2.261      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mySystem_clk_wiz_0_0
  To Clock:  clk_out1_mySystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.118ns (16.785%)  route 0.585ns (83.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.701 - 9.996 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.002ns, distribution 1.165ns)
  Clock Net Delay (Destination): 0.406ns (routing 0.136ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.505     1.915    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.998 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf_en/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.167     3.165    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk
    SLICE_X0Y89          FDRE                                         r  mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.283 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.585     3.868    mySystem_i/JesdSubSys/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y35         BUFGCE                                       r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
    X0Y1 (CLOCK_ROOT)    net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE                                       r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism              0.129    11.830    
                         clock uncertainty           -0.065    11.765    
    BUFGCE_X0Y35         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.101    11.664    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.481ns (27.628%)  route 1.260ns (72.372%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 14.478 - 9.996 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.029ns (routing 1.689ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.553ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.029     4.994    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y273        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.108 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/Q
                         net (fo=12, routed)          0.647     5.755    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X98Y271        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     5.940 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.127     6.067    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y271        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.182 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.182    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y271        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.249 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.486     6.735    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.702    14.478    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.430    14.908    
                         clock uncertainty           -0.065    14.844    
    SLICE_X98Y272        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    14.794    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.481ns (27.707%)  route 1.255ns (72.293%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 14.478 - 9.996 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.029ns (routing 1.689ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.553ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.029     4.994    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y273        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.108 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/Q
                         net (fo=12, routed)          0.647     5.755    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X98Y271        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     5.940 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.127     6.067    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y271        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.182 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.182    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y271        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.249 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     6.730    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.702    14.478    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.430    14.908    
                         clock uncertainty           -0.065    14.844    
    SLICE_X98Y272        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    14.797    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.481ns (27.707%)  route 1.255ns (72.293%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 14.478 - 9.996 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.029ns (routing 1.689ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.553ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.029     4.994    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y273        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.108 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg/Q
                         net (fo=12, routed)          0.647     5.755    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X98Y271        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     5.940 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_2/O
                         net (fo=2, routed)           0.127     6.067    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr0
    SLICE_X98Y271        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.182 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.000     6.182    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[1]
    SLICE_X98Y271        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     6.249 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     6.730    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.702    14.478    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y272        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.430    14.908    
                         clock uncertainty           -0.065    14.844    
    SLICE_X98Y272        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.797    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.487ns (29.497%)  route 1.164ns (70.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.480 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.553ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.387     6.625    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.704    14.480    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[20]/C
                         clock pessimism              0.367    14.847    
                         clock uncertainty           -0.065    14.782    
    SLICE_X99Y271        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.735    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.487ns (29.497%)  route 1.164ns (70.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.480 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.553ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.387     6.625    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.704    14.480    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[21]/C
                         clock pessimism              0.367    14.847    
                         clock uncertainty           -0.065    14.782    
    SLICE_X99Y271        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    14.735    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.487ns (29.497%)  route 1.164ns (70.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.480 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.553ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.387     6.625    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.704    14.480    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[22]/C
                         clock pessimism              0.367    14.847    
                         clock uncertainty           -0.065    14.782    
    SLICE_X99Y271        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    14.735    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.487ns (29.497%)  route 1.164ns (70.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.480 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.553ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.387     6.625    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.704    14.480    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]/C
                         clock pessimism              0.367    14.847    
                         clock uncertainty           -0.065    14.782    
    SLICE_X99Y271        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.735    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.487ns (27.608%)  route 1.277ns (72.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.473 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.553ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.500     6.738    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.697    14.473    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[4]/C
                         clock pessimism              0.496    14.969    
                         clock uncertainty           -0.065    14.904    
    SLICE_X99Y269        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.857    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.487ns (27.608%)  route 1.277ns (72.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.473 - 9.996 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 1.689ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.553ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.009     4.974    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.088 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=2, routed)           0.401     5.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X98Y269        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.674 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.376     6.050    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.238 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=27, routed)          0.500     6.738    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.697    14.473    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[5]/C
                         clock pessimism              0.496    14.969    
                         clock uncertainty           -0.065    14.904    
    SLICE_X99Y269        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    14.857    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  8.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.087ns (50.000%)  route 0.087ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.417ns (routing 0.866ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.961ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.417     2.218    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y271        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.267 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.073     2.340    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat
    SLICE_X98Y271        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.038     2.378 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_i_1/O
                         net (fo=1, routed)           0.014     2.392    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_i_1_n_0
    SLICE_X98Y271        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.645     2.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y271        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/C
                         clock pessimism             -0.217     2.305    
    SLICE_X98Y271        FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.361    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.064ns (37.209%)  route 0.108ns (62.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.411ns (routing 0.866ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.961ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.411     2.212    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y270        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y270        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.261 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[4]/Q
                         net (fo=5, routed)           0.092     2.353    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg__0[4]
    SLICE_X97Y269        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     2.368 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[6]_i_1/O
                         net (fo=1, routed)           0.016     2.384    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/p_0_in__1[6]
    SLICE_X97Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.630     2.507    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y269        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]/C
                         clock pessimism             -0.217     2.290    
    SLICE_X97Y269        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.346    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.434ns (routing 0.866ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.961ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.434     2.235    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y280        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y280        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.284 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/FSM_sequential_sm_reset_all_reg[2]/Q
                         net (fo=7, routed)           0.075     2.359    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg_0[2]
    SLICE_X97Y281        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.015     2.374 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_i_1/O
                         net (fo=1, routed)           0.012     2.386    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_i_1_n_0
    SLICE_X97Y281        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.657     2.534    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y281        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg/C
                         clock pessimism             -0.249     2.285    
    SLICE_X97Y281        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.341    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.104ns (55.319%)  route 0.084ns (44.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y284        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y284        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.275 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.072     2.347    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_sat
    SLICE_X98Y284        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.055     2.402 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_i_1/O
                         net (fo=1, routed)           0.012     2.414    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_i_1_n_0
    SLICE_X98Y284        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y284        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X98Y284        FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.367    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.961ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y271        FDSE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y271        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.275 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.074     2.349    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg_n_0
    SLICE_X97Y271        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.379 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.395    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_i_1_n_0
    SLICE_X97Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.631     2.508    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y271        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg/C
                         clock pessimism             -0.217     2.291    
    SLICE_X97Y271        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.347    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.438ns (routing 0.866ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.961ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.438     2.239    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.288 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/Q
                         net (fo=5, routed)           0.035     2.323    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg__0[6]
    SLICE_X99Y283        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.015     2.338 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr[6]_i_1/O
                         net (fo=1, routed)           0.012     2.350    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/p_0_in__0[6]
    SLICE_X99Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.660     2.537    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X99Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]/C
                         clock pessimism             -0.294     2.243    
    SLICE_X99Y283        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.299    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.961ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.277 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/Q
                         net (fo=2, routed)           0.034     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state
    SLICE_X97Y279        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.326 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_i_1/O
                         net (fo=1, routed)           0.015     2.341    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_i_1_n_0
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.642     2.519    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                         clock pessimism             -0.286     2.233    
    SLICE_X97Y279        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.289    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      1.439ns (routing 0.866ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.961ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.439     2.240    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y283        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.289 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/Q
                         net (fo=3, routed)           0.038     2.327    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_any_inst/qpll1_reset_i
    SLICE_X98Y283        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     2.342 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.012     2.354    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X98Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.660     2.537    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X98Y283        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg/C
                         clock pessimism             -0.292     2.245    
    SLICE_X98Y283        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.301    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.961ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg4/Q
                         net (fo=3, routed)           0.038     2.315    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rxresetdone/data_out
    SLICE_X97Y279        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     2.330 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/sync_rxresetdone/rx_state_i_1/O
                         net (fo=1, routed)           0.012     2.342    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/data_sync_reg4_0
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.642     2.519    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg/C
                         clock pessimism             -0.286     2.233    
    SLICE_X97Y279        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.289    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_state_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             clk_out1_mySystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.436ns (routing 0.866ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.961ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.436     2.237    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y280        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y280        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.286 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     2.321    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/rst_in_out_reg
    SLICE_X97Y280        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     2.336 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.016     2.352    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X97Y280        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.659     2.536    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y280        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.294     2.242    
    SLICE_X97Y280        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.298    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mySystem_clk_wiz_0_0
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         9.996       5.996      GTHE3_CHANNEL_X0Y15  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         9.996       8.617      BUFGCE_X0Y35         mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I              n/a            1.379         9.996       8.617      BUFGCE_X0Y40         mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf_en/I
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y12  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.998       3.198      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.824ns (25.214%)  route 2.444ns (74.786%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 33.650 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.114ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.360     6.889    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.195     7.084 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.521     7.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X79Y290        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.195    33.650    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X79Y290        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.528    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X79Y290        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    34.096    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         34.096    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 26.491    

Slack (MET) :             26.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.824ns (25.214%)  route 2.444ns (74.786%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 33.650 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.114ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.360     6.889    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.195     7.084 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.521     7.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X79Y290        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.195    33.650    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X79Y290        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.528    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X79Y290        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    34.096    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         34.096    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 26.491    

Slack (MET) :             26.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.820ns (25.038%)  route 2.455ns (74.962%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.987 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.625     7.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X80Y288        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 26.500    

Slack (MET) :             26.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.820ns (25.038%)  route 2.455ns (74.962%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.987 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.625     7.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X80Y288        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 26.500    

Slack (MET) :             26.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.820ns (25.038%)  route 2.455ns (74.962%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.987 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.625     7.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X80Y288        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 26.500    

Slack (MET) :             26.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.820ns (25.038%)  route 2.455ns (74.962%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     6.987 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.625     7.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X80Y288        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 26.500    

Slack (MET) :             26.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.839ns (25.839%)  route 2.408ns (74.161%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     7.006 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.578     7.584    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X79Y288        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    34.109    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         34.109    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 26.525    

Slack (MET) :             26.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.839ns (25.839%)  route 2.408ns (74.161%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     7.006 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.578     7.584    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X79Y288        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050    34.109    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         34.109    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 26.525    

Slack (MET) :             26.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.839ns (25.863%)  route 2.405ns (74.137%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     7.006 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.575     7.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X79Y288        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 26.531    

Slack (MET) :             26.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.839ns (25.863%)  route 2.405ns (74.137%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 33.666 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.114ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.669 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.820     6.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y290        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     6.529 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.267     6.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X79Y289        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     7.006 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.575     7.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.211    33.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.528    34.194    
                         clock uncertainty           -0.035    34.159    
    SLICE_X79Y288        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047    34.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 26.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Net Delay (Source):      1.096ns (routing 0.580ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.642ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.096     1.951    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X80Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y288        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.999 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.034     2.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[13]
    SLICE_X80Y288        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.078 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.016     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[12]
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.285     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.457     1.993    
    SLICE_X80Y288        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.049    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      1.092ns (routing 0.580ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.642ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.092     1.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X79Y289        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y289        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.996 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.033     2.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/p_2_out
    SLICE_X79Y289        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     2.044 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=1, routed)           0.012     2.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X79Y289        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.270     2.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X79Y289        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.483     1.952    
    SLICE_X79Y289        FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      1.105ns (routing 0.580ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.642ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.105     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/CLK
    SLICE_X84Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y296        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.008 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.032     2.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X84Y296        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     2.055 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.014     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2_n_0
    SLICE_X84Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.286     2.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/CLK
    SLICE_X84Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.487     1.964    
    SLICE_X84Y296        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Net Delay (Source):      1.132ns (routing 0.580ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.642ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.132     1.987    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X88Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y297        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.036 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.035     2.071    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[5]
    SLICE_X88Y297        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.086 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.012     2.098    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X88Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.315     2.480    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/CLK
    SLICE_X88Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism             -0.488     1.992    
    SLICE_X88Y297        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.048    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.065ns (41.667%)  route 0.091ns (58.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Net Delay (Source):      1.088ns (routing 0.580ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.642ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.088     1.943    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/CLK
    SLICE_X76Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y296        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.992 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.076     2.068    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[1]
    SLICE_X76Y297        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     2.084 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[5]
    SLICE_X76Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.271     2.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/CLK
    SLICE_X76Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                         clock pessimism             -0.445     1.991    
    SLICE_X76Y297        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.101ns (routing 0.580ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.642ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.101     1.956    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/CLK
    SLICE_X85Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.004 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/Q
                         net (fo=1, routed)           0.034     2.038    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]
    SLICE_X85Y297        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     2.083 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.016     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X85Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.284     2.449    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/CLK
    SLICE_X85Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.459     1.990    
    SLICE_X85Y297        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Net Delay (Source):      1.116ns (routing 0.580ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.642ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.116     1.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y298        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.020 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.035     2.055    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X87Y298        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     2.070 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.016     2.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.295     2.460    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.484     1.976    
    SLICE_X87Y298        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.032    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Net Delay (Source):      1.110ns (routing 0.580ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.110     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.014 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.036     2.050    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X86Y297        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     2.095 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.016     2.111    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X86Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/CLK
    SLICE_X86Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism             -0.457     2.001    
    SLICE_X86Y297        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.057    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      1.105ns (routing 0.580ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.642ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.105     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/CLK
    SLICE_X84Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y296        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.008 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.073     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X85Y296        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     2.096 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.012     2.108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X85Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.288     2.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/CLK
    SLICE_X85Y296        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -0.458     1.995    
    SLICE_X85Y296        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.383%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      1.089ns (routing 0.580ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.642ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.089     1.944    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y288        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.992 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.036     2.028    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[11]
    SLICE_X78Y288        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.046     2.074 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[10]_i_1/O
                         net (fo=1, routed)           0.016     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[10]
    SLICE_X78Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.268     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X78Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism             -0.456     1.977    
    SLICE_X78Y288        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         30.000      28.621     BUFGCE_X1Y26   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X82Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.266ns (25.626%)  route 0.772ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 63.671 - 60.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.102ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.737     5.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X86Y298        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     5.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.035     5.361    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.395    61.395    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.470 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.201    63.671    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.649    64.320    
                         clock uncertainty           -0.035    64.285    
    SLICE_X86Y298        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    64.348    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.348    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                 58.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.112ns (21.748%)  route 0.403ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.637ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.392     2.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X86Y298        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     2.453 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.011     2.464    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.129     1.129    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.160 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.273     2.433    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.479     1.954    
    SLICE_X86Y298        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.010    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         60.000      58.621     BUFGCE_X1Y25   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C    n/a            0.550         60.000      59.450     SLICE_X86Y298  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X86Y298  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X86Y298  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X86Y298  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X86Y298  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.860ns (17.728%)  route 3.991ns (82.272%))
  Logic Levels:           18  (CARRY8=17 SRL16E=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 9.483 - 6.670 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.144ns, distribution 1.681ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.043ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.825     3.222    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y245        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.336 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=5, routed)           0.429     3.765    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X94Y247        SRL16E (Prop_A5LUT_SLICEM_A0_Q)
                                                      0.198     3.963 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.518     4.481    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X100Y248       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.671 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.792    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y249       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.811 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.932    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y250       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.951 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.072    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y251       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.091 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.212    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y252       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.231 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.352    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y253       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.371 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.492    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y254       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.511 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.632    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y255       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.651 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.772    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y256       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.791 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.912    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y257       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.931 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.052    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y258       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.071 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.192    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y259       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.211 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.332    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y260       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.351 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.472    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y261       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.491 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.612    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y262       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.631 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y263       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.771 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.892    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X100Y264       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     6.965 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           1.108     8.073    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X83Y272        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.484     9.483    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/clk
    SLICE_X83Y272        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.243     9.726    
                         clock uncertainty           -0.035     9.690    
    SLICE_X83Y272        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     9.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.301ns (6.380%)  route 4.417ns (93.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 9.487 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.043ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.391     7.697    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_di_o[4]
    SLICE_X80Y252        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     7.884 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[4]_i_1__16/O
                         net (fo=1, routed)           0.026     7.910    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[4]_i_1__16_n_0
    SLICE_X80Y252        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.488     9.487    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X80Y252        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.730    
                         clock uncertainty           -0.035     9.694    
    SLICE_X80Y252        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     9.752    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.750ns (16.294%)  route 3.853ns (83.706%))
  Logic Levels:           18  (CARRY8=17 SRL16E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 9.485 - 6.670 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.856ns (routing 1.144ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.043ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.856     3.253    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y246        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y246        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.366 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/Q
                         net (fo=5, routed)           0.399     3.765    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X94Y246        SRL16E (Prop_D5LUT_SLICEM_A2_Q)
                                                      0.136     3.901 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.610     4.511    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_1
    SLICE_X94Y248        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.143     4.654 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.775    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y249        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.794 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     4.915    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y250        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.934 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.055    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.074 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.195    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y252        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.214 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.335    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y253        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.354 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.475    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y254        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.494 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.615    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y255        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.634 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.755    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y256        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.774 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     5.895    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.914 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.054 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.175    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.194 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.315    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y260        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.334 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.455    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y261        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.474 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.595    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y262        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.614 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.735    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X94Y263        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     6.754 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.121     6.875    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X94Y264        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     6.948 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.908     7.856    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X85Y275        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.486     9.485    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/clk
    SLICE_X85Y275        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.242     9.727    
                         clock uncertainty           -0.035     9.692    
    SLICE_X85Y275        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.755    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.246ns (5.272%)  route 4.420ns (94.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.493 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.043ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.393     7.699    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_o[4]
    SLICE_X84Y250        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     7.831 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[4]_i_1__15/O
                         net (fo=1, routed)           0.027     7.858    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[4]_i_1__15_n_0
    SLICE_X84Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.494     9.493    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X84Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.736    
                         clock uncertainty           -0.035     9.700    
    SLICE_X84Y250        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.759    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.186ns (4.029%)  route 4.431ns (95.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 9.471 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.043ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.409     7.715    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_di_o[4]
    SLICE_X80Y255        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     7.787 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[4]_i_1__18/O
                         net (fo=1, routed)           0.022     7.809    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[4]_i_1__18_n_0
    SLICE_X80Y255        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.472     9.471    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X80Y255        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.714    
                         clock uncertainty           -0.035     9.679    
    SLICE_X80Y255        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     9.738    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.246ns (5.343%)  route 4.358ns (94.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.482 - 6.670 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.144ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.043ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.806     3.203    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X84Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y290        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.317 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=70, routed)          4.332     7.649    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_di_o[13]
    SLICE_X80Y248        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     7.781 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[13]_i_1__14/O
                         net (fo=1, routed)           0.026     7.807    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[13]_i_1__14_n_0
    SLICE_X80Y248        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.483     9.482    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X80Y248        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.243     9.725    
                         clock uncertainty           -0.035     9.689    
    SLICE_X80Y248        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     9.747    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.229ns (5.016%)  route 4.336ns (94.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 9.459 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.043ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.306     7.612    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_o[4]
    SLICE_X78Y253        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     7.727 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[4]_i_1__11/O
                         net (fo=1, routed)           0.030     7.757    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[4]_i_1__11_n_0
    SLICE_X78Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.460     9.459    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X78Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.702    
                         clock uncertainty           -0.035     9.667    
    SLICE_X78Y253        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     9.726    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.230ns (5.016%)  route 4.355ns (94.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 9.480 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.481ns (routing 1.043ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.328     7.634    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_di_o[4]
    SLICE_X80Y249        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     7.750 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[4]_i_1__14/O
                         net (fo=1, routed)           0.027     7.777    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[4]_i_1__14_n_0
    SLICE_X80Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.481     9.480    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X80Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.723    
                         clock uncertainty           -0.035     9.687    
    SLICE_X80Y249        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     9.747    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.288ns (6.328%)  route 4.263ns (93.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 9.476 - 6.670 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.795ns (routing 1.144ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.043ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.795     3.192    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.306 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=70, routed)          4.241     7.547    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_di_o[4]
    SLICE_X80Y284        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     7.721 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[4]_i_1__53/O
                         net (fo=1, routed)           0.022     7.743    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[4]_i_1__53_n_0
    SLICE_X80Y284        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.477     9.476    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X80Y284        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.243     9.719    
                         clock uncertainty           -0.035     9.684    
    SLICE_X80Y284        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     9.743    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.186ns (4.135%)  route 4.312ns (95.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 9.491 - 6.670 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.144ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.043ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.805     3.202    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X84Y288        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y288        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.316 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=70, routed)          4.290     7.606    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_o[7]
    SLICE_X84Y250        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     7.678 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[7]_i_1__15/O
                         net (fo=1, routed)           0.022     7.700    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[7]_i_1__15_n_0
    SLICE_X84Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.492     9.491    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X84Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.243     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X84Y250        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     9.757    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.453ns (routing 1.043ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.144ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.453     2.782    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X78Y273        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y273        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.037 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.037    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X78Y273        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.765     3.162    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X78Y273        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.373     2.789    
    SLICE_X78Y273        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.033    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.455ns (routing 1.043ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.144ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.455     2.784    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X78Y274        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y274        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.039 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.039    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X78Y274        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.767     3.164    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X78Y274        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.373     2.791    
    SLICE_X78Y274        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.035    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      2.444ns (routing 1.043ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.742ns (routing 1.144ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.444     2.773    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X78Y275        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y275        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.028 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.028    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X78Y275        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.742     3.139    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X78Y275        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.359     2.780    
    SLICE_X78Y275        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.024    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      2.467ns (routing 1.043ns, distribution 1.424ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.144ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.467     2.796    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X79Y273        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y273        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.051 r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.051    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X79Y273        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.786     3.183    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X79Y273        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.380     2.803    
    SLICE_X79Y273        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.047    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      2.469ns (routing 1.043ns, distribution 1.426ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.144ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.469     2.798    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X79Y274        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y274        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.053 r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.053    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X79Y274        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.788     3.185    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X79Y274        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.380     2.805    
    SLICE_X79Y274        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.049    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.476ns (routing 1.043ns, distribution 1.433ns)
  Clock Net Delay (Destination): 2.802ns (routing 1.144ns, distribution 1.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.476     2.805    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X79Y275        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y275        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.060 r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.060    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X79Y275        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.802     3.199    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X79Y275        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.387     2.812    
    SLICE_X79Y275        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.056    u_ila_0/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.518ns (routing 1.043ns, distribution 1.475ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.144ns, distribution 1.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.518     2.847    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y254       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y254       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.102 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.102    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y254       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.822     3.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y254       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.365     2.854    
    SLICE_X100Y254       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.098    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.518ns (routing 1.043ns, distribution 1.475ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.144ns, distribution 1.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.518     2.847    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y255       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y255       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.102 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.102    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y255       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.822     3.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y255       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.365     2.854    
    SLICE_X100Y255       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.098    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.517ns (routing 1.043ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.144ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.517     2.846    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y256       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y256       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.101 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.101    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y256       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.821     3.218    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y256       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.365     2.853    
    SLICE_X100Y256       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.097    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.516ns (routing 1.043ns, distribution 1.473ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.144ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.516     2.845    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y257       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y257       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.100 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.100    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X100Y257       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.820     3.217    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X100Y257       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.365     2.852    
    SLICE_X100Y257       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.096    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.335 }
Period(ns):         6.670
Sources:            { mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         6.670       4.227      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         3.335       2.235      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.052       0.464      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y18  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y14  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y16  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y17  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y19  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y13  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.157ns (8.156%)  route 1.768ns (91.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 33.673 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.114ns, distribution 1.104ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.037     6.248    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.218    63.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    63.673    
                         clock uncertainty           -0.035    63.638    
    SLICE_X86Y298        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    63.588    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         63.588    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 57.340    

Slack (MET) :             57.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.157ns (8.173%)  route 1.764ns (91.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 33.673 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.114ns, distribution 1.104ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.033     6.244    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.218    63.673    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.673    
                         clock uncertainty           -0.035    63.638    
    SLICE_X86Y298        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    63.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         63.591    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                 57.347    

Slack (MET) :             57.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.157ns (8.737%)  route 1.640ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.909     6.120    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    63.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.594    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 57.474    

Slack (MET) :             57.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.157ns (8.737%)  route 1.640ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.909     6.120    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    63.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         63.594    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 57.474    

Slack (MET) :             57.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.157ns (8.737%)  route 1.640ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.909     6.120    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    63.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         63.594    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 57.474    

Slack (MET) :             57.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.157ns (8.737%)  route 1.640ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.909     6.120    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    63.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         63.594    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 57.474    

Slack (MET) :             57.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.157ns (8.756%)  route 1.636ns (91.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.905     6.116    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    63.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.597    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 57.481    

Slack (MET) :             57.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.157ns (8.756%)  route 1.636ns (91.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.905     6.116    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    63.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.597    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 57.481    

Slack (MET) :             57.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.157ns (8.756%)  route 1.636ns (91.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.905     6.116    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    63.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         63.597    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 57.481    

Slack (MET) :             57.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.157ns (8.756%)  route 1.636ns (91.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 33.679 - 30.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.203ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.114ns, distribution 1.110ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.776     1.776    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.859 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.464     4.323    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.440 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.731     5.171    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.211 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.905     6.116    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    61.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.224    63.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.679    
                         clock uncertainty           -0.035    63.644    
    SLICE_X86Y297        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    63.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.597    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 57.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.642ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.619     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.293     2.458    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     2.458    
    SLICE_X87Y298        FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     2.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.049ns (7.281%)  route 0.624ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.642ns, distribution 0.653ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.624     2.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.295     2.460    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X87Y298        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     2.460    
    SLICE_X87Y298        FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005     2.465    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.064ns (7.087%)  route 0.839ns (92.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.642ns, distribution 0.648ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.389     2.387    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.402 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.450     2.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.290     2.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.455    
    SLICE_X86Y297        FDCE (Hold_EFF_SLICEL_C_CE)
                                                      0.000     2.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.064ns (7.087%)  route 0.839ns (92.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.575ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.642ns, distribution 0.648ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.824     0.824    dbg_hub/inst/UPDATE
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X3Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.098     1.949    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X86Y298        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.998 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.389     2.387    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X86Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.402 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.450     2.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.290     2.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     2.455    
    SLICE_X86Y297        FDCE (Hold_FFF_SLICEL_C_CE)
                                                      0.000     2.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mySystem_clk_wiz_0_0
  To Clock:  clk_out1_mySystem_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.248ns (22.084%)  route 0.875ns (77.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 14.489 - 9.996 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.689ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.553ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.033     4.998    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y281        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.112 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.410     5.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y281        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     5.656 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.465     6.121    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X98Y282        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.713    14.489    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X98Y282        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                         clock pessimism              0.367    14.856    
                         clock uncertainty           -0.065    14.791    
    SLICE_X98Y282        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.709    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.248ns (22.044%)  route 0.877ns (77.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.493 - 9.996 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.689ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.033     4.998    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y281        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.112 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.410     5.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y281        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     5.656 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.467     6.123    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X99Y282        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.717    14.493    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X99Y282        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/C
                         clock pessimism              0.367    14.860    
                         clock uncertainty           -0.065    14.795    
    SLICE_X99Y282        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    14.713    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.248ns (22.044%)  route 0.877ns (77.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.493 - 9.996 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.689ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.033     4.998    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y281        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.112 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.410     5.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y281        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     5.656 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.467     6.123    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X99Y282        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.717    14.493    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X99Y282        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism              0.367    14.860    
                         clock uncertainty           -0.065    14.795    
    SLICE_X99Y282        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    14.713    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.248ns (22.044%)  route 0.877ns (77.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.493 - 9.996 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.689ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.033     4.998    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y281        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.112 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.410     5.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y281        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     5.656 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.467     6.123    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X99Y282        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.717    14.493    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X99Y282        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism              0.367    14.860    
                         clock uncertainty           -0.065    14.795    
    SLICE_X99Y282        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.082    14.713    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.248ns (22.044%)  route 0.877ns (77.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.493 - 9.996 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.033ns (routing 1.689ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.033     4.998    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X96Y281        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y281        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.112 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data_reg/Q
                         net (fo=3, routed)           0.410     5.522    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/tx_rst_data
    SLICE_X96Y281        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     5.656 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__4/O
                         net (fo=5, routed)           0.467     6.123    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/txreset_good
    SLICE_X99Y282        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.717    14.493    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/drpclk
    SLICE_X99Y282        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism              0.367    14.860    
                         clock uncertainty           -0.065    14.795    
    SLICE_X99Y282        FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.082    14.713    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.245ns (23.005%)  route 0.820ns (76.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.472 - 9.996 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.012ns (routing 1.689ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.553ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.012     4.977    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/Q
                         net (fo=3, routed)           0.356     5.446    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_rst_data
    SLICE_X97Y279        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     5.578 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.464     6.042    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X98Y275        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.696    14.472    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/drpclk
    SLICE_X98Y275        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C
                         clock pessimism              0.367    14.839    
                         clock uncertainty           -0.065    14.774    
    SLICE_X98Y275        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.692    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.245ns (23.005%)  route 0.820ns (76.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.472 - 9.996 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.012ns (routing 1.689ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.553ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.012     4.977    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/Q
                         net (fo=3, routed)           0.356     5.446    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_rst_data
    SLICE_X97Y279        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     5.578 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.464     6.042    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X98Y275        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.696    14.472    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/drpclk
    SLICE_X98Y275        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C
                         clock pessimism              0.367    14.839    
                         clock uncertainty           -0.065    14.774    
    SLICE_X98Y275        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.692    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.245ns (23.005%)  route 0.820ns (76.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.472 - 9.996 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.012ns (routing 1.689ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.553ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.012     4.977    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/Q
                         net (fo=3, routed)           0.356     5.446    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_rst_data
    SLICE_X97Y279        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     5.578 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.464     6.042    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X98Y275        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.696    14.472    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/drpclk
    SLICE_X98Y275        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C
                         clock pessimism              0.367    14.839    
                         clock uncertainty           -0.065    14.774    
    SLICE_X98Y275        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.692    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.245ns (23.005%)  route 0.820ns (76.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.472 - 9.996 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.012ns (routing 1.689ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.553ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.012     4.977    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/Q
                         net (fo=3, routed)           0.356     5.446    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_rst_data
    SLICE_X97Y279        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     5.578 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.464     6.042    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X98Y275        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.696    14.472    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/drpclk
    SLICE_X98Y275        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C
                         clock pessimism              0.367    14.839    
                         clock uncertainty           -0.065    14.774    
    SLICE_X98Y275        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.692    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (clk_out1_mySystem_clk_wiz_0_0 rise@9.996ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.245ns (23.223%)  route 0.810ns (76.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 14.470 - 9.996 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.012ns (routing 1.689ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.694ns (routing 1.553ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.356    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.054     1.410 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472     1.882    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.965 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         3.012     4.977    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.090 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rx_rst_data_reg/Q
                         net (fo=3, routed)           0.356     5.446    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_rst_data
    SLICE_X97Y279        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     5.578 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.454     6.032    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X98Y275        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     9.996    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.233 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.284    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.284 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786    11.070    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.225    11.295 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    11.701    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.776 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         2.694    14.470    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/drpclk
    SLICE_X98Y275        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
                         clock pessimism              0.367    14.837    
                         clock uncertainty           -0.065    14.772    
    SLICE_X98Y275        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.690    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  8.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.094ns (31.544%)  route 0.204ns (68.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.314    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     2.359 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.167     2.526    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X99Y279        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X99Y279        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X99Y279        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.316    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.094ns (31.544%)  route 0.204ns (68.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.314    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     2.359 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.167     2.526    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X99Y279        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X99Y279        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X99Y279        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     2.316    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.094ns (31.544%)  route 0.204ns (68.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.314    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     2.359 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.167     2.526    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X99Y279        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X99Y279        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X99Y279        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.316    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.094ns (31.544%)  route 0.204ns (68.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.314    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     2.359 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.167     2.526    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X99Y279        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X99Y279        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X99Y279        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     2.316    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.094ns (31.544%)  route 0.204ns (68.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.427ns (routing 0.866ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.961ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.427     2.228    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.277 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.314    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     2.359 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.167     2.526    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1
    SLICE_X99Y279        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.651     2.528    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/drpclk
    SLICE_X99Y279        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.217     2.311    
    SLICE_X99Y279        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     2.316    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.078ns (24.841%)  route 0.236ns (75.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.961ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.274 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_rx_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.341 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.199     2.540    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0
    SLICE_X98Y278        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.637     2.514    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/drpclk
    SLICE_X98Y278        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
                         clock pessimism             -0.217     2.297    
    SLICE_X98Y278        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.302    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.274 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_rx_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.341 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.204     2.545    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0
    SLICE_X98Y278        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/drpclk
    SLICE_X98Y278        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C
                         clock pessimism             -0.217     2.299    
    SLICE_X98Y278        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.274 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_rx_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.341 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.204     2.545    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0
    SLICE_X98Y278        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/drpclk
    SLICE_X98Y278        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.217     2.299    
    SLICE_X98Y278        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.274 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_rx_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.341 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.204     2.545    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0
    SLICE_X98Y278        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/drpclk
    SLICE_X98Y278        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.217     2.299    
    SLICE_X98Y278        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_mySystem_clk_wiz_0_0  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns - clk_out1_mySystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.425ns (routing 0.866ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.961ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.414     0.540    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.580 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.194     0.774    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.801 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.425     2.226    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/drpclk
    SLICE_X97Y279        FDRE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.274 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.037     2.311    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_rx_datapath_int_reg
    SLICE_X97Y279        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.341 f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.204     2.545    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0
    SLICE_X98Y278        FDPE                                         f  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mySystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.794    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_in1_mySystem_clk_wiz_0_0
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.587 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.259     0.846    mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.877 r  mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=248, routed)         1.639     2.516    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/drpclk
    SLICE_X98Y278        FDPE                                         r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.217     2.299    
    SLICE_X98Y278        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     2.304    mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       27.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.603ns (22.534%)  route 2.073ns (77.466%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 33.668 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.114ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.044     7.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X80Y288        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.213    33.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.528    34.196    
                         clock uncertainty           -0.035    34.161    
    SLICE_X80Y288        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    34.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         34.079    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.603ns (23.077%)  route 2.010ns (76.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 33.653 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.198ns (routing 1.114ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.981     6.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X78Y287        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.198    33.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X78Y287        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.528    34.181    
                         clock uncertainty           -0.035    34.146    
    SLICE_X78Y287        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    34.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.603ns (23.077%)  route 2.010ns (76.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 33.653 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.198ns (routing 1.114ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.981     6.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X78Y287        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.198    33.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X78Y287        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.528    34.181    
                         clock uncertainty           -0.035    34.146    
    SLICE_X78Y287        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082    34.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.603ns (23.077%)  route 2.010ns (76.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 33.653 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.198ns (routing 1.114ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.981     6.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X78Y287        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.198    33.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X78Y287        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.528    34.181    
                         clock uncertainty           -0.035    34.146    
    SLICE_X78Y287        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    34.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.603ns (23.077%)  route 2.010ns (76.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 33.653 - 30.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.216ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.198ns (routing 1.114ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.497     4.337    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X86Y297        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.455 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.387     4.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X86Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.063     5.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X86Y297        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.162 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.293     5.455    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X85Y296        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     5.642 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.286     5.928    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     5.969 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.981     6.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X78Y287        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.380    31.380    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.455 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         2.198    33.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X78Y287        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.528    34.181    
                         clock uncertainty           -0.035    34.146    
    SLICE_X78Y287        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    34.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         34.064    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                 27.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.086ns (routing 0.580ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.642ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.086     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y290        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y290        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.990 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.143     2.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y290        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.269     2.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y290        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.415     2.019    
    SLICE_X78Y290        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     2.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.105ns (routing 0.580ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.642ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.105     1.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y295        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.165     2.174    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X82Y296        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.280     2.445    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y296        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.446     1.999    
    SLICE_X82Y296        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.642ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.006 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.165     2.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X83Y293        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.268     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X83Y293        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.446     1.987    
    SLICE_X83Y293        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.642ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.006 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.165     2.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X83Y293        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.268     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X83Y293        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.446     1.987    
    SLICE_X83Y293        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.642ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.006 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.165     2.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X83Y293        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.268     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X83Y293        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.446     1.987    
    SLICE_X83Y293        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.642ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.006 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.165     2.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X83Y293        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.268     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X83Y293        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.446     1.987    
    SLICE_X83Y293        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.642ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.005 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.190    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X83Y290        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.283     2.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y290        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.446     2.002    
    SLICE_X83Y290        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.642ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.005 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.190    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X83Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.283     2.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.446     2.002    
    SLICE_X83Y290        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.642ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.005 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.190    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X83Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.283     2.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.446     2.002    
    SLICE_X83Y290        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.102ns (routing 0.580ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.642ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.855 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.102     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y295        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y295        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.005 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.190    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X83Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/DRCK
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X3Y4 (CLOCK_ROOT)    net (fo=277, routed)         1.283     2.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.446     2.002    
    SLICE_X83Y290        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.117ns (6.240%)  route 1.758ns (93.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.509 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.043ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.758     5.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.510     9.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.243     9.752    
                         clock uncertainty           -0.035     9.716    
    SLICE_X88Y294        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.188ns (10.718%)  route 1.566ns (89.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.473 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.043ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.867     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     4.236 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.699     4.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X80Y291        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.474     9.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y291        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.243     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X80Y291        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082     9.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.188ns (10.718%)  route 1.566ns (89.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.473 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.043ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.867     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     4.236 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.699     4.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X80Y291        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.474     9.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y291        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.243     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X80Y291        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     9.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.188ns (11.619%)  route 1.430ns (88.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.493 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.043ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.867     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     4.236 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.563     4.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y297        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.494     9.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y297        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.243     9.736    
                         clock uncertainty           -0.035     9.700    
    SLICE_X82Y297        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.082     9.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.188ns (11.619%)  route 1.430ns (88.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.493 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.043ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.867     4.165    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y295        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     4.236 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.563     4.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y297        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.494     9.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y297        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.243     9.736    
                         clock uncertainty           -0.035     9.700    
    SLICE_X82Y297        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     9.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.117ns (7.087%)  route 1.534ns (92.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 9.496 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.043ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.534     4.832    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X87Y294        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.497     9.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y294        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.309     9.805    
                         clock uncertainty           -0.035     9.769    
    SLICE_X87Y294        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.117ns (7.087%)  route 1.534ns (92.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 9.496 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.043ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.534     4.832    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X87Y294        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.497     9.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y294        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.309     9.805    
                         clock uncertainty           -0.035     9.769    
    SLICE_X87Y294        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.117ns (7.363%)  route 1.472ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 9.515 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.043ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.472     4.770    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X88Y295        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.516     9.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y295        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.243     9.758    
                         clock uncertainty           -0.035     9.722    
    SLICE_X88Y295        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.640    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.117ns (8.080%)  route 1.331ns (91.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 9.491 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.043ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.331     4.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X85Y293        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.492     9.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y293        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.243     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X85Y293        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     9.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.670ns  (rxoutclk_out[0] rise@6.670ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.117ns (8.080%)  route 1.331ns (91.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 9.491 - 6.670 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.144ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.043ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.784     3.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y297        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y297        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         1.331     4.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X85Y293        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.670     6.670 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     6.670 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.716    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.999 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       2.492     9.491    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y293        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.243     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X85Y293        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     9.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  4.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.327ns (routing 0.602ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.678ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.327     1.445    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y295        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y295        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.493 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.171     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X83Y294        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.564     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X83Y294        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.220     1.509    
    SLICE_X83Y294        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.318ns (routing 0.602ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.678ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.318     1.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y289        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y289        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.161     1.646    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X80Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.534     1.699    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X80Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.219     1.480    
    SLICE_X80Y290        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.318ns (routing 0.602ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.678ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.318     1.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y289        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y289        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.161     1.646    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X80Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.534     1.699    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X80Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.219     1.480    
    SLICE_X80Y290        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.678ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.506 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.564     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X85Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.220     1.509    
    SLICE_X85Y290        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.678ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.165     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X85Y291        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.556     1.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X85Y291        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.221     1.500    
    SLICE_X85Y291        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.678ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.165     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y291        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.556     1.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y291        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.221     1.500    
    SLICE_X85Y291        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.678ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.165     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y291        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.556     1.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y291        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.221     1.500    
    SLICE_X85Y291        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.678ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.165     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y291        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.556     1.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y291        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.221     1.500    
    SLICE_X85Y291        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.678ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.165     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y291        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.556     1.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y291        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.221     1.500    
    SLICE_X85Y291        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.335ns period=6.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.339ns (routing 0.602ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.678ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.339     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y292        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y292        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.506 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y290        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk_i
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt/O
    X2Y2 (CLOCK_ROOT)    net (fo=12452, routed)       1.567     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X85Y290        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.220     1.512    
    SLICE_X85Y290        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.166    





