

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Tue Feb 17 20:48:41 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        loop_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.988 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         6|          5|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 9 7 
7 --> 2 
8 --> 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [riscv32i.cc:27]   --->   Operation 10 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 0, i32 %pc" [riscv32i.cc:27]   --->   Operation 12 'store' 'store_ln27' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [riscv32i.cc:286]   --->   Operation 14 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %pc_1" [riscv32i.cc:27]   --->   Operation 15 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln40 = icmp_ne  i2 %trunc_ln27, i2 0" [riscv32i.cc:40]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %pc_1, i32 15, i32 31" [riscv32i.cc:44]   --->   Operation 17 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.10ns)   --->   "%icmp_ln44 = icmp_ne  i17 %tmp_1, i17 0" [riscv32i.cc:44]   --->   Operation 18 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.97ns)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln44" [riscv32i.cc:40]   --->   Operation 19 'or' 'or_ln40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %or_ln40, void %if.end17, void %cleanup429.loopexit.exitStub.loopexit" [riscv32i.cc:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %pc_1, i32 2, i32 14" [riscv32i.cc:44]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %lshr_ln" [riscv32i.cc:49]   --->   Operation 22 'zext' 'zext_ln49' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln49" [riscv32i.cc:49]   --->   Operation 23 'getelementptr' 'mem_addr' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%insn = load i13 %mem_addr" [riscv32i.cc:49]   --->   Operation 24 'load' 'insn' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i13 %mem_addr" [riscv32i.cc:49]   --->   Operation 25 'load' 'insn' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [riscv32i.cc:56]   --->   Operation 26 'trunc' 'opcode' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i32 %insn" [riscv32i.cc:56]   --->   Operation 27 'trunc' 'trunc_ln56_1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [riscv32i.cc:57]   --->   Operation 28 'partselect' 'rd' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [riscv32i.cc:58]   --->   Operation 29 'partselect' 'rs1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [riscv32i.cc:59]   --->   Operation 30 'partselect' 'rs2' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [riscv32i.cc:60]   --->   Operation 31 'partselect' 'func3' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [riscv32i.cc:61]   --->   Operation 32 'partselect' 'func7' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [riscv32i.cc:70]   --->   Operation 33 'partselect' 'immI' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [riscv32i.cc:76]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32, i32 %insn, i32 25" [riscv32i.cc:76]   --->   Operation 35 'partselect' 'tmp_3' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [riscv32i.cc:76]   --->   Operation 36 'bitselect' 'tmp_4' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [riscv32i.cc:76]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [riscv32i.cc:80]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [riscv32i.cc:80]   --->   Operation 39 'bitselect' 'tmp_8' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [riscv32i.cc:80]   --->   Operation 40 'partselect' 'tmp_6' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %insn, i32 12, i32 31" [riscv32i.cc:83]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.06ns)   --->   "%switch_ln86 = switch i7 %opcode, void %sw.default, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb68, i7 99, void %sw.bb69, i7 111, void %sw.epilog, i7 55, void %sw.bb71, i7 23, void %sw.bb71" [riscv32i.cc:86]   --->   Operation 42 'switch' 'switch_ln86' <Predicate = (!or_ln40)> <Delay = 2.06>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %rs1" [riscv32i.cc:103]   --->   Operation 43 'zext' 'zext_ln103' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln103" [riscv32i.cc:103]   --->   Operation 44 'getelementptr' 'reg_file_addr' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [riscv32i.cc:103]   --->   Operation 45 'load' 'src1' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %rs2" [riscv32i.cc:104]   --->   Operation 46 'zext' 'zext_ln104' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln104" [riscv32i.cc:104]   --->   Operation 47 'getelementptr' 'reg_file_addr_1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%src2 = load i5 %reg_file_addr_1" [riscv32i.cc:104]   --->   Operation 48 'load' 'src2' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.87ns)   --->   "%switch_ln115 = switch i7 %opcode, void %cleanup408.thread.exitStub, i7 23, void %sw.bb383, i7 51, void %sw.bb92, i7 19, void %sw.bb92, i7 3, void %sw.bb251, i7 35, void %sw.bb284, i7 99, void %sw.bb318, i7 111, void %sw.bb371, i7 103, void %sw.bb375, i7 55, void %sw.epilog.sw.epilog393_crit_edge" [riscv32i.cc:115]   --->   Operation 49 'switch' 'switch_ln115' <Predicate = (!or_ln40)> <Delay = 1.87>
ST_3 : Operation 50 [1/1] (1.65ns)   --->   "%switch_ln252 = switch i3 %func3, void %cleanup408.thread.exitStub, i3 0, void %if.then323, i3 1, void %if.then327, i3 4, void %if.then331, i3 5, void %if.then337, i3 6, void %if.then343, i3 7, void %if.end357" [riscv32i.cc:252]   --->   Operation 50 'switch' 'switch_ln252' <Predicate = (!or_ln40 & opcode == 99)> <Delay = 1.65>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%switch_ln126 = switch i6 %trunc_ln56_1, void %if.end169, i6 19, void %land.lhs.true, i6 51, void %land.rhs" [riscv32i.cc:126]   --->   Operation 51 'switch' 'switch_ln126' <Predicate = (!or_ln40 & opcode == 51) | (!or_ln40 & opcode == 19)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [riscv32i.cc:49]   --->   Operation 52 'specpipeline' 'specpipeline_ln49' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [riscv32i.cc:31]   --->   Operation 53 'specloopname' 'specloopname_ln31' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %immI" [riscv32i.cc:70]   --->   Operation 54 'sext' 'sext_ln70' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%simm = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %func7, i5 %rd" [riscv32i.cc:72]   --->   Operation 55 'bitconcatenate' 'simm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i12 %simm" [riscv32i.cc:73]   --->   Operation 56 'sext' 'sext_ln73' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%bimm = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_5, i1 %tmp_4, i6 %tmp_3, i4 %tmp_2, i1 0" [riscv32i.cc:76]   --->   Operation 57 'bitconcatenate' 'bimm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i13 %bimm" [riscv32i.cc:77]   --->   Operation 58 'sext' 'sext_ln77' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%jimm = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_5, i8 %tmp_6, i1 %tmp_8, i10 %tmp_s, i1 0" [riscv32i.cc:80]   --->   Operation 59 'bitconcatenate' 'jimm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i21 %jimm" [riscv32i.cc:81]   --->   Operation 60 'sext' 'sext_ln81' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%immU = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp, i12 0" [riscv32i.cc:83]   --->   Operation 61 'bitconcatenate' 'immU' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.06ns)   --->   "%br_ln94 = br void %sw.epilog" [riscv32i.cc:94]   --->   Operation 62 'br' 'br_ln94' <Predicate = (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55)> <Delay = 2.06>
ST_4 : Operation 63 [1/1] (2.06ns)   --->   "%br_ln91 = br void %sw.epilog" [riscv32i.cc:91]   --->   Operation 63 'br' 'br_ln91' <Predicate = (!or_ln40 & opcode == 99)> <Delay = 2.06>
ST_4 : Operation 64 [1/1] (2.06ns)   --->   "%br_ln90 = br void %sw.epilog" [riscv32i.cc:90]   --->   Operation 64 'br' 'br_ln90' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 2.06>
ST_4 : Operation 65 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [riscv32i.cc:89]   --->   Operation 65 'br' 'br_ln89' <Predicate = (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3) | (!or_ln40 & opcode == 19)> <Delay = 2.06>
ST_4 : Operation 66 [1/1] (2.06ns)   --->   "%br_ln95 = br void %sw.epilog" [riscv32i.cc:95]   --->   Operation 66 'br' 'br_ln95' <Predicate = (!or_ln40 & opcode != 19 & opcode != 3 & opcode != 103 & opcode != 35 & opcode != 99 & opcode != 111 & opcode != 55 & opcode != 23)> <Delay = 2.06>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%imm = phi i32 0, void %sw.default, i32 %immU, void %sw.bb71, i32 %sext_ln77, void %sw.bb69, i32 %sext_ln73, void %sw.bb68, i32 %sext_ln70, void %sw.bb, i32 %sext_ln81, void %if.end17"   --->   Operation 67 'phi' 'imm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 68 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [riscv32i.cc:103]   --->   Operation 68 'load' 'src1' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 69 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src2 = load i5 %reg_file_addr_1" [riscv32i.cc:104]   --->   Operation 69 'load' 'src2' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (1.65ns)   --->   "%icmp_ln226 = icmp_eq  i3 %func3, i3 2" [riscv32i.cc:226]   --->   Operation 70 'icmp' 'icmp_ln226' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %cleanup408.thread.exitStub, void %if.end294" [riscv32i.cc:226]   --->   Operation 71 'br' 'br_ln226' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%addr_1 = add i32 %src1, i32 %imm" [riscv32i.cc:231]   --->   Operation 72 'add' 'addr_1' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i32 %addr_1" [riscv32i.cc:231]   --->   Operation 73 'trunc' 'trunc_ln231' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %addr_1, i32 2, i32 14" [riscv32i.cc:237]   --->   Operation 74 'partselect' 'lshr_ln2' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %addr_1, i32 15, i32 31" [riscv32i.cc:237]   --->   Operation 75 'partselect' 'tmp_10' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.65ns)   --->   "%icmp_ln203 = icmp_eq  i3 %func3, i3 2" [riscv32i.cc:203]   --->   Operation 76 'icmp' 'icmp_ln203' <Predicate = (!or_ln40 & opcode == 3)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %cleanup408.thread.exitStub, void %if.end261" [riscv32i.cc:203]   --->   Operation 77 'br' 'br_ln203' <Predicate = (!or_ln40 & opcode == 3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.87ns)   --->   "%icmp_ln144 = icmp_eq  i7 %func7, i7 1" [riscv32i.cc:144]   --->   Operation 78 'icmp' 'icmp_ln144' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.end169, void %if.then122" [riscv32i.cc:144]   --->   Operation 79 'br' 'br_ln144' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.65ns)   --->   "%switch_ln156 = switch i3 %func3, void %cleanup408.thread.exitStub, i3 0, void %if.then132, i3 1, void %if.then137, i3 2, void %if.then143, i3 3, void %if.end159" [riscv32i.cc:156]   --->   Operation 80 'switch' 'switch_ln156' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.65>
ST_4 : Operation 81 [1/1] (1.65ns)   --->   "%icmp_ln14 = icmp_eq  i3 %func3, i3 5" [riscv32i.cc:14]   --->   Operation 81 'icmp' 'icmp_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.65ns)   --->   "%icmp_ln14_1 = icmp_eq  i3 %func3, i3 1" [riscv32i.cc:14]   --->   Operation 82 'icmp' 'icmp_ln14_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14" [riscv32i.cc:14]   --->   Operation 83 'or' 'or_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %or_ln14, void %if.end169, void %if.then100" [riscv32i.cc:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%icmp_ln134 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:134]   --->   Operation 85 'icmp' 'icmp_ln134' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.65ns)   --->   "%switch_ln179 = switch i3 %func3, void %if.end239, i3 0, void %if.then177, i3 4, void %if.then190, i3 6, void %if.then194, i3 7, void %if.then198, i3 1, void %if.then202, i3 5, void %if.then207, i3 2, void %if.then222" [riscv32i.cc:179]   --->   Operation 86 'switch' 'switch_ln179' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.65>
ST_4 : Operation 87 [1/1] (1.87ns)   --->   "%icmp_ln188_1 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:188]   --->   Operation 87 'icmp' 'icmp_ln188_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.87ns)   --->   "%icmp_ln180_1 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:180]   --->   Operation 88 'icmp' 'icmp_ln180_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.98>
ST_5 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln257 = icmp_ult  i32 %src1, i32 %src2" [riscv32i.cc:257]   --->   Operation 89 'icmp' 'icmp_ln257' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.97ns)   --->   "%take_6 = xor i1 %icmp_ln257, i1 1" [riscv32i.cc:257]   --->   Operation 90 'xor' 'take_6' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln0 = br void %cleanup368.thread"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 2.06>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%take_5 = icmp_ult  i32 %src1, i32 %src2" [riscv32i.cc:256]   --->   Operation 92 'icmp' 'take_5' <Predicate = (!or_ln40 & opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.06ns)   --->   "%br_ln256 = br void %cleanup368.thread" [riscv32i.cc:256]   --->   Operation 93 'br' 'br_ln256' <Predicate = (!or_ln40 & opcode == 99 & func3 == 6)> <Delay = 2.06>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%icmp_ln255 = icmp_slt  i32 %src1, i32 %src2" [riscv32i.cc:255]   --->   Operation 94 'icmp' 'icmp_ln255' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.97ns)   --->   "%take_3 = xor i1 %icmp_ln255, i1 1" [riscv32i.cc:255]   --->   Operation 95 'xor' 'take_3' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.06ns)   --->   "%br_ln255 = br void %cleanup368.thread" [riscv32i.cc:255]   --->   Operation 96 'br' 'br_ln255' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 2.06>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%take_2 = icmp_slt  i32 %src1, i32 %src2" [riscv32i.cc:254]   --->   Operation 97 'icmp' 'take_2' <Predicate = (!or_ln40 & opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (2.06ns)   --->   "%br_ln254 = br void %cleanup368.thread" [riscv32i.cc:254]   --->   Operation 98 'br' 'br_ln254' <Predicate = (!or_ln40 & opcode == 99 & func3 == 4)> <Delay = 2.06>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%take_1 = icmp_ne  i32 %src1, i32 %src2" [riscv32i.cc:253]   --->   Operation 99 'icmp' 'take_1' <Predicate = (!or_ln40 & opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.06ns)   --->   "%br_ln253 = br void %cleanup368.thread" [riscv32i.cc:253]   --->   Operation 100 'br' 'br_ln253' <Predicate = (!or_ln40 & opcode == 99 & func3 == 1)> <Delay = 2.06>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%take = icmp_eq  i32 %src1, i32 %src2" [riscv32i.cc:252]   --->   Operation 101 'icmp' 'take' <Predicate = (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (2.06ns)   --->   "%br_ln252 = br void %cleanup368.thread" [riscv32i.cc:252]   --->   Operation 102 'br' 'br_ln252' <Predicate = (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.06>
ST_5 : Operation 103 [1/1] (1.56ns)   --->   "%icmp_ln233 = icmp_ne  i2 %trunc_ln231, i2 0" [riscv32i.cc:233]   --->   Operation 103 'icmp' 'icmp_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.10ns)   --->   "%icmp_ln237 = icmp_ne  i17 %tmp_10, i17 0" [riscv32i.cc:237]   --->   Operation 104 'icmp' 'icmp_ln237' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln237" [riscv32i.cc:233]   --->   Operation 105 'or' 'or_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %or_ln233, void %cleanup316.thread, void %cleanup408.thread.exitStub" [riscv32i.cc:233]   --->   Operation 106 'br' 'br_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i13 %lshr_ln2" [riscv32i.cc:242]   --->   Operation 107 'zext' 'zext_ln242' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln242" [riscv32i.cc:242]   --->   Operation 108 'getelementptr' 'mem_addr_2' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln242 = store i32 %src2, i13 %mem_addr_2" [riscv32i.cc:242]   --->   Operation 109 'store' 'store_ln242' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 110 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 3.02>
ST_5 : Operation 111 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm" [riscv32i.cc:208]   --->   Operation 111 'add' 'addr' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i32 %addr" [riscv32i.cc:208]   --->   Operation 112 'trunc' 'trunc_ln208' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.56ns)   --->   "%icmp_ln210 = icmp_ne  i2 %trunc_ln208, i2 0" [riscv32i.cc:210]   --->   Operation 113 'icmp' 'icmp_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %addr, i32 2, i32 14" [riscv32i.cc:214]   --->   Operation 114 'partselect' 'lshr_ln1' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %addr, i32 15, i32 31" [riscv32i.cc:214]   --->   Operation 115 'partselect' 'tmp_9' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.10ns)   --->   "%icmp_ln214 = icmp_ne  i17 %tmp_9, i17 0" [riscv32i.cc:214]   --->   Operation 116 'icmp' 'icmp_ln214' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln210 = or i1 %icmp_ln210, i1 %icmp_ln214" [riscv32i.cc:210]   --->   Operation 117 'or' 'or_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %cleanup282.thread, void %cleanup408.thread.exitStub" [riscv32i.cc:210]   --->   Operation 118 'br' 'br_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i13 %lshr_ln1" [riscv32i.cc:219]   --->   Operation 119 'zext' 'zext_ln219' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln219" [riscv32i.cc:219]   --->   Operation 120 'getelementptr' 'mem_addr_1' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%res_2 = load i13 %mem_addr_1" [riscv32i.cc:219]   --->   Operation 121 'load' 'res_2' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i32 %src1" [riscv32i.cc:151]   --->   Operation 122 'sext' 'sext_ln151' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i32 %src2" [riscv32i.cc:151]   --->   Operation 123 'sext' 'sext_ln151_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (6.91ns)   --->   "%prod_ss = mul i64 %sext_ln151_1, i64 %sext_ln151" [riscv32i.cc:151]   --->   Operation 124 'mul' 'prod_ss' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i32 %src1" [riscv32i.cc:152]   --->   Operation 125 'zext' 'zext_ln152' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i32 %src2" [riscv32i.cc:152]   --->   Operation 126 'zext' 'zext_ln152_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (6.91ns)   --->   "%prod_uu = mul i64 %zext_ln152_1, i64 %zext_ln152" [riscv32i.cc:152]   --->   Operation 127 'mul' 'prod_uu' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [2/2] (6.91ns)   --->   "%prod_su = mul i64 %zext_ln152_1, i64 %sext_ln151" [riscv32i.cc:161]   --->   Operation 128 'mul' 'prod_su' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %rs2" [riscv32i.cc:127]   --->   Operation 129 'zext' 'zext_ln127' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln14_1, void %if.else, void %if.then105" [riscv32i.cc:129]   --->   Operation 130 'br' 'br_ln129' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (4.42ns)   --->   "%res_13 = ashr i32 %src1, i32 %zext_ln127" [riscv32i.cc:135]   --->   Operation 131 'ashr' 'res_13' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & icmp_ln134) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & icmp_ln134)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (4.42ns)   --->   "%res_14 = lshr i32 %src1, i32 %zext_ln127" [riscv32i.cc:137]   --->   Operation 132 'lshr' 'res_14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & !icmp_ln134) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & !icmp_ln134)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.69ns)   --->   "%res_15 = select i1 %icmp_ln134, i32 %res_13, i32 %res_14" [riscv32i.cc:134]   --->   Operation 133 'select' 'res_15' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (4.42ns)   --->   "%res_12 = shl i32 %src1, i32 %zext_ln127" [riscv32i.cc:131]   --->   Operation 134 'shl' 'res_12' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.87ns)   --->   "%icmp_ln173 = icmp_eq  i7 %opcode, i7 19" [riscv32i.cc:173]   --->   Operation 135 'icmp' 'icmp_ln173' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.69ns)   --->   "%op2_1 = select i1 %icmp_ln173, i32 %imm, i32 %src2" [riscv32i.cc:173]   --->   Operation 136 'select' 'op2_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i32 %op2_1" [riscv32i.cc:173]   --->   Operation 137 'trunc' 'trunc_ln173' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.87ns)   --->   "%icmp_ln188 = icmp_eq  i7 %opcode, i7 51" [riscv32i.cc:188]   --->   Operation 138 'icmp' 'icmp_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln188 = and i1 %icmp_ln188, i1 %icmp_ln188_1" [riscv32i.cc:188]   --->   Operation 139 'and' 'and_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %trunc_ln173" [riscv32i.cc:188]   --->   Operation 140 'zext' 'zext_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188, void %if.else216, void %if.then211" [riscv32i.cc:188]   --->   Operation 141 'br' 'br_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (4.42ns)   --->   "%res_36 = lshr i32 %src1, i32 %zext_ln188" [riscv32i.cc:189]   --->   Operation 142 'lshr' 'res_36' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (4.42ns)   --->   "%res_35 = ashr i32 %src1, i32 %zext_ln188" [riscv32i.cc:188]   --->   Operation 143 'ashr' 'res_35' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %trunc_ln173" [riscv32i.cc:186]   --->   Operation 144 'zext' 'zext_ln186' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (4.42ns)   --->   "%res_29 = shl i32 %src1, i32 %zext_ln186" [riscv32i.cc:186]   --->   Operation 145 'shl' 'res_29' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln31 = br void %while.body" [riscv32i.cc:31]   --->   Operation 146 'br' 'br_ln31' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 147 [1/1] (2.55ns)   --->   "%next_pc_4 = add i32 %pc_1, i32 4" [riscv32i.cc:112]   --->   Operation 147 'add' 'next_pc_4' <Predicate = (!or_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 148 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 55)> <Delay = 1.94>
ST_6 : Operation 149 [1/1] (3.02ns)   --->   "%br_ln115 = br void %sw.epilog393" [riscv32i.cc:115]   --->   Operation 149 'br' 'br_ln115' <Predicate = (!or_ln40 & opcode == 55)> <Delay = 3.02>
ST_6 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln276 = add i32 %src1, i32 %imm" [riscv32i.cc:276]   --->   Operation 150 'add' 'add_ln276' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln276, i32 1, i32 31" [riscv32i.cc:276]   --->   Operation 151 'partselect' 'tmp_7' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%next_pc_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 0" [riscv32i.cc:276]   --->   Operation 152 'bitconcatenate' 'next_pc_2' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_2, i32 %pc" [riscv32i.cc:27]   --->   Operation 153 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 1.94>
ST_6 : Operation 154 [1/1] (3.02ns)   --->   "%br_ln277 = br void %sw.epilog393" [riscv32i.cc:277]   --->   Operation 154 'br' 'br_ln277' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 3.02>
ST_6 : Operation 155 [1/1] (2.55ns)   --->   "%next_pc = add i32 %imm, i32 %pc_1" [riscv32i.cc:270]   --->   Operation 155 'add' 'next_pc' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc, i32 %pc" [riscv32i.cc:27]   --->   Operation 156 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 1.94>
ST_6 : Operation 157 [1/1] (3.02ns)   --->   "%br_ln271 = br void %sw.epilog393" [riscv32i.cc:271]   --->   Operation 157 'br' 'br_ln271' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 3.02>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%take_4 = phi i1 %take, void %if.then323, i1 %take_1, void %if.then327, i1 %take_2, void %if.then331, i1 %take_3, void %if.then337, i1 %take_5, void %if.then343, i1 %take_6, void %if.end357"   --->   Operation 158 'phi' 'take_4' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln263 = add i32 %imm, i32 %pc_1" [riscv32i.cc:263]   --->   Operation 159 'add' 'add_ln263' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.69ns)   --->   "%next_pc_3 = select i1 %take_4, i32 %add_ln263, i32 %next_pc_4" [riscv32i.cc:263]   --->   Operation 160 'select' 'next_pc_3' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_3, i32 %pc" [riscv32i.cc:27]   --->   Operation 161 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 1.94>
ST_6 : Operation 162 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 3.02>
ST_6 : Operation 163 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 163 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 1.94>
ST_6 : Operation 164 [1/2] ( I:3.25ns O:3.25ns )   --->   "%res_2 = load i13 %mem_addr_1" [riscv32i.cc:219]   --->   Operation 164 'load' 'res_2' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_6 : Operation 165 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 165 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 1.94>
ST_6 : Operation 166 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.02>
ST_6 : Operation 167 [1/2] (6.91ns)   --->   "%prod_ss = mul i64 %sext_ln151_1, i64 %sext_ln151" [riscv32i.cc:151]   --->   Operation 167 'mul' 'prod_ss' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/2] (6.91ns)   --->   "%prod_uu = mul i64 %zext_ln152_1, i64 %zext_ln152" [riscv32i.cc:152]   --->   Operation 168 'mul' 'prod_uu' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%res_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_uu, i32 32, i32 63" [riscv32i.cc:164]   --->   Operation 169 'partselect' 'res_34' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 170 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 171 [1/2] (6.91ns)   --->   "%prod_su = mul i64 %zext_ln152_1, i64 %sext_ln151" [riscv32i.cc:161]   --->   Operation 171 'mul' 'prod_su' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%res_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_su, i32 32, i32 63" [riscv32i.cc:162]   --->   Operation 172 'partselect' 'res_33' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 173 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 174 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 174 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 175 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 175 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 176 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 176 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 1.94>
ST_6 : Operation 177 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 3.02>
ST_6 : Operation 178 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 178 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 1.94>
ST_6 : Operation 179 [1/1] (3.02ns)   --->   "%br_ln132 = br void %sw.epilog393" [riscv32i.cc:132]   --->   Operation 179 'br' 'br_ln132' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 3.02>
ST_6 : Operation 180 [1/1] (2.55ns)   --->   "%res_30 = icmp_slt  i32 %src1, i32 %op2_1" [riscv32i.cc:191]   --->   Operation 180 'icmp' 'res_30' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 181 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 182 [1/1] (3.02ns)   --->   "%br_ln191 = br void %sw.epilog393" [riscv32i.cc:191]   --->   Operation 182 'br' 'br_ln191' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 183 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 183 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 1.94>
ST_6 : Operation 184 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 3.02>
ST_6 : Operation 185 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 185 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 1.94>
ST_6 : Operation 186 [1/1] (3.02ns)   --->   "%br_ln188 = br void %sw.epilog393" [riscv32i.cc:188]   --->   Operation 186 'br' 'br_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 3.02>
ST_6 : Operation 187 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 187 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 188 [1/1] (3.02ns)   --->   "%br_ln186 = br void %sw.epilog393" [riscv32i.cc:186]   --->   Operation 188 'br' 'br_ln186' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 189 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 189 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 190 [1/1] (3.02ns)   --->   "%br_ln185 = br void %sw.epilog393" [riscv32i.cc:185]   --->   Operation 190 'br' 'br_ln185' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 191 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 191 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 192 [1/1] (3.02ns)   --->   "%br_ln184 = br void %sw.epilog393" [riscv32i.cc:184]   --->   Operation 192 'br' 'br_ln184' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 193 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 193 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 194 [1/1] (3.02ns)   --->   "%br_ln183 = br void %sw.epilog393" [riscv32i.cc:183]   --->   Operation 194 'br' 'br_ln183' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 195 [1/1] (1.87ns)   --->   "%icmp_ln180 = icmp_eq  i7 %opcode, i7 51" [riscv32i.cc:180]   --->   Operation 195 'icmp' 'icmp_ln180' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node res_25)   --->   "%and_ln180 = and i1 %icmp_ln180, i1 %icmp_ln180_1" [riscv32i.cc:180]   --->   Operation 196 'and' 'and_ln180' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (2.55ns)   --->   "%res_23 = sub i32 %src1, i32 %op2_1" [riscv32i.cc:180]   --->   Operation 197 'sub' 'res_23' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (2.55ns)   --->   "%res_24 = add i32 %src1, i32 %op2_1" [riscv32i.cc:181]   --->   Operation 198 'add' 'res_24' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_25 = select i1 %and_ln180, i32 %res_23, i32 %res_24" [riscv32i.cc:180]   --->   Operation 199 'select' 'res_25' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 200 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 201 [1/1] (3.02ns)   --->   "%br_ln182 = br void %sw.epilog393" [riscv32i.cc:182]   --->   Operation 201 'br' 'br_ln182' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 202 [1/1] (2.55ns)   --->   "%res_16 = icmp_ult  i32 %src1, i32 %op2_1" [riscv32i.cc:192]   --->   Operation 202 'icmp' 'res_16' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 203 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 204 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 205 [1/1] (2.55ns)   --->   "%res = add i32 %imm, i32 %pc_1" [riscv32i.cc:286]   --->   Operation 205 'add' 'res' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 206 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 1.94>
ST_6 : Operation 207 [1/1] (3.02ns)   --->   "%br_ln287 = br void %sw.epilog393" [riscv32i.cc:287]   --->   Operation 207 'br' 'br_ln287' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 3.02>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 208 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog393"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 209 [1/1] (3.02ns)   --->   "%br_ln163 = br void %sw.epilog393" [riscv32i.cc:163]   --->   Operation 209 'br' 'br_ln163' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%res_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_ss, i32 32, i32 63" [riscv32i.cc:159]   --->   Operation 210 'partselect' 'res_32' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (3.02ns)   --->   "%br_ln160 = br void %sw.epilog393" [riscv32i.cc:160]   --->   Operation 211 'br' 'br_ln160' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%res_31 = trunc i64 %prod_ss" [riscv32i.cc:157]   --->   Operation 212 'trunc' 'res_31' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (3.02ns)   --->   "%br_ln158 = br void %sw.epilog393" [riscv32i.cc:158]   --->   Operation 213 'br' 'br_ln158' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i1 %res_30" [riscv32i.cc:191]   --->   Operation 214 'zext' 'zext_ln191' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.99ns)   --->   "%res_28 = and i32 %src1, i32 %op2_1" [riscv32i.cc:185]   --->   Operation 215 'and' 'res_28' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.99ns)   --->   "%res_27 = or i32 %src1, i32 %op2_1" [riscv32i.cc:184]   --->   Operation 216 'or' 'res_27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.99ns)   --->   "%res_26 = xor i32 %src1, i32 %op2_1" [riscv32i.cc:183]   --->   Operation 217 'xor' 'res_26' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i1 %res_16" [riscv32i.cc:192]   --->   Operation 218 'zext' 'zext_ln192' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%res_17 = phi i32 %res, void %sw.bb383, i32 %next_pc_4, void %sw.bb375, i32 %next_pc_4, void %sw.bb371, i32 %res_12, void %if.then105, i32 %res_15, void %if.else, i32 %res_25, void %if.then177, i32 %res_26, void %if.then190, i32 %res_27, void %if.then194, i32 %res_28, void %if.then198, i32 %res_29, void %if.then202, i32 %zext_ln191, void %if.then222, i32 %zext_ln192, void %if.end239, i32 %res_35, void %if.then211, i32 %res_36, void %if.else216, i32 %res_2, void %cleanup282.thread, i32 0, void %cleanup316.thread, i32 0, void %cleanup368.thread, i32 %res_34, void %if.end159, i32 %res_33, void %if.then143, i32 %res_32, void %if.then137, i32 %res_31, void %if.then132, i32 %imm, void %sw.epilog.sw.epilog393_crit_edge"   --->   Operation 219 'phi' 'res_17' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (1.87ns)   --->   "%icmp_ln14_2 = icmp_eq  i7 %opcode, i7 99" [riscv32i.cc:14]   --->   Operation 220 'icmp' 'icmp_ln14_2' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (1.87ns)   --->   "%icmp_ln14_3 = icmp_eq  i7 %opcode, i7 35" [riscv32i.cc:14]   --->   Operation 221 'icmp' 'icmp_ln14_3' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.97ns)   --->   "%or_ln14_1 = or i1 %icmp_ln14_3, i1 %icmp_ln14_2" [riscv32i.cc:14]   --->   Operation 222 'or' 'or_ln14_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %or_ln14_1, void %land.lhs.true397, void %cleanup.cont" [riscv32i.cc:14]   --->   Operation 223 'br' 'br_ln14' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (1.78ns)   --->   "%icmp_ln296 = icmp_eq  i5 %rd, i5 0" [riscv32i.cc:296]   --->   Operation 224 'icmp' 'icmp_ln296' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 23 & !or_ln14_1) | (!or_ln40 & opcode == 55 & !or_ln14_1) | (!or_ln40 & opcode == 111 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1) | (!or_ln40 & opcode == 103 & !or_ln14_1) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %if.then399, void %cleanup.cont" [riscv32i.cc:296]   --->   Operation 225 'br' 'br_ln296' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 23 & !or_ln14_1) | (!or_ln40 & opcode == 55 & !or_ln14_1) | (!or_ln40 & opcode == 111 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1) | (!or_ln40 & opcode == 103 & !or_ln14_1) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i5 %rd" [riscv32i.cc:297]   --->   Operation 226 'zext' 'zext_ln297' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln297" [riscv32i.cc:297]   --->   Operation 227 'getelementptr' 'reg_file_addr_2' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln297 = store i32 %res_17, i5 %reg_file_addr_2" [riscv32i.cc:297]   --->   Operation 228 'store' 'store_ln297' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln301 = br void %cleanup.cont" [riscv32i.cc:301]   --->   Operation 229 'br' 'br_ln301' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.58>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup429.loopexit.exitStub"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 231 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup429.loopexit.exitStub"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc                (alloca        ) [ 0111111100]
specinterface_ln0 (specinterface ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
pc_1              (load          ) [ 0001111000]
trunc_ln27        (trunc         ) [ 0000000000]
icmp_ln40         (icmp          ) [ 0000000000]
tmp_1             (partselect    ) [ 0000000000]
icmp_ln44         (icmp          ) [ 0000000000]
or_ln40           (or            ) [ 0011111111]
br_ln40           (br            ) [ 0000000000]
lshr_ln           (partselect    ) [ 0000000000]
zext_ln49         (zext          ) [ 0000000000]
mem_addr          (getelementptr ) [ 0001000000]
insn              (load          ) [ 0000000000]
opcode            (trunc         ) [ 0011111100]
trunc_ln56_1      (trunc         ) [ 0010111100]
rd                (partselect    ) [ 0010111100]
rs1               (partselect    ) [ 0000000000]
rs2               (partselect    ) [ 0000110000]
func3             (partselect    ) [ 0010111100]
func7             (partselect    ) [ 0000100000]
immI              (partselect    ) [ 0000100000]
tmp_2             (partselect    ) [ 0000100000]
tmp_3             (partselect    ) [ 0000100000]
tmp_4             (bitselect     ) [ 0000100000]
tmp_5             (bitselect     ) [ 0000100000]
tmp_s             (partselect    ) [ 0000100000]
tmp_8             (bitselect     ) [ 0000100000]
tmp_6             (partselect    ) [ 0000100000]
tmp               (partselect    ) [ 0000100000]
switch_ln86       (switch        ) [ 0011111100]
zext_ln103        (zext          ) [ 0000000000]
reg_file_addr     (getelementptr ) [ 0000100000]
zext_ln104        (zext          ) [ 0000000000]
reg_file_addr_1   (getelementptr ) [ 0000100000]
switch_ln115      (switch        ) [ 0000000000]
switch_ln252      (switch        ) [ 0000000000]
switch_ln126      (switch        ) [ 0000000000]
specpipeline_ln49 (specpipeline  ) [ 0000000000]
specloopname_ln31 (specloopname  ) [ 0000000000]
sext_ln70         (sext          ) [ 0000000000]
simm              (bitconcatenate) [ 0000000000]
sext_ln73         (sext          ) [ 0000000000]
bimm              (bitconcatenate) [ 0000000000]
sext_ln77         (sext          ) [ 0000000000]
jimm              (bitconcatenate) [ 0000000000]
sext_ln81         (sext          ) [ 0000000000]
immU              (bitconcatenate) [ 0000000000]
br_ln94           (br            ) [ 0000000000]
br_ln91           (br            ) [ 0000000000]
br_ln90           (br            ) [ 0000000000]
br_ln89           (br            ) [ 0000000000]
br_ln95           (br            ) [ 0000000000]
imm               (phi           ) [ 0010111100]
src1              (load          ) [ 0010011100]
src2              (load          ) [ 0000010000]
icmp_ln226        (icmp          ) [ 0011111100]
br_ln226          (br            ) [ 0000000000]
addr_1            (add           ) [ 0000000000]
trunc_ln231       (trunc         ) [ 0000010000]
lshr_ln2          (partselect    ) [ 0000010000]
tmp_10            (partselect    ) [ 0000010000]
icmp_ln203        (icmp          ) [ 0010011100]
br_ln203          (br            ) [ 0000000000]
icmp_ln144        (icmp          ) [ 0011111100]
br_ln144          (br            ) [ 0000000000]
switch_ln156      (switch        ) [ 0000000000]
icmp_ln14         (icmp          ) [ 0000000000]
icmp_ln14_1       (icmp          ) [ 0011111100]
or_ln14           (or            ) [ 0011111100]
br_ln14           (br            ) [ 0000000000]
icmp_ln134        (icmp          ) [ 0000010000]
switch_ln179      (switch        ) [ 0000000000]
icmp_ln188_1      (icmp          ) [ 0000010000]
icmp_ln180_1      (icmp          ) [ 0000011000]
icmp_ln257        (icmp          ) [ 0000000000]
take_6            (xor           ) [ 0011111100]
br_ln0            (br            ) [ 0011111100]
take_5            (icmp          ) [ 0011111100]
br_ln256          (br            ) [ 0011111100]
icmp_ln255        (icmp          ) [ 0000000000]
take_3            (xor           ) [ 0011111100]
br_ln255          (br            ) [ 0011111100]
take_2            (icmp          ) [ 0011111100]
br_ln254          (br            ) [ 0011111100]
take_1            (icmp          ) [ 0011111100]
br_ln253          (br            ) [ 0011111100]
take              (icmp          ) [ 0011111100]
br_ln252          (br            ) [ 0011111100]
icmp_ln233        (icmp          ) [ 0000000000]
icmp_ln237        (icmp          ) [ 0000000000]
or_ln233          (or            ) [ 0011111100]
br_ln233          (br            ) [ 0000000000]
zext_ln242        (zext          ) [ 0000000000]
mem_addr_2        (getelementptr ) [ 0000000000]
store_ln242       (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
addr              (add           ) [ 0000000000]
trunc_ln208       (trunc         ) [ 0000000000]
icmp_ln210        (icmp          ) [ 0000000000]
lshr_ln1          (partselect    ) [ 0000000000]
tmp_9             (partselect    ) [ 0000000000]
icmp_ln214        (icmp          ) [ 0000000000]
or_ln210          (or            ) [ 0011111100]
br_ln210          (br            ) [ 0000000000]
zext_ln219        (zext          ) [ 0000000000]
mem_addr_1        (getelementptr ) [ 0000001000]
sext_ln151        (sext          ) [ 0000001000]
sext_ln151_1      (sext          ) [ 0000001000]
zext_ln152        (zext          ) [ 0000001000]
zext_ln152_1      (zext          ) [ 0000001000]
zext_ln127        (zext          ) [ 0000000000]
br_ln129          (br            ) [ 0000000000]
res_13            (ashr          ) [ 0000000000]
res_14            (lshr          ) [ 0000000000]
res_15            (select        ) [ 0011111100]
res_12            (shl           ) [ 0011111100]
icmp_ln173        (icmp          ) [ 0000000000]
op2_1             (select        ) [ 0010001100]
trunc_ln173       (trunc         ) [ 0000000000]
icmp_ln188        (icmp          ) [ 0000000000]
and_ln188         (and           ) [ 0011111100]
zext_ln188        (zext          ) [ 0000000000]
br_ln188          (br            ) [ 0000000000]
res_36            (lshr          ) [ 0011111100]
res_35            (ashr          ) [ 0011111100]
zext_ln186        (zext          ) [ 0000000000]
res_29            (shl           ) [ 0011111100]
br_ln31           (br            ) [ 0000000000]
next_pc_4         (add           ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln115          (br            ) [ 0011111100]
add_ln276         (add           ) [ 0000000000]
tmp_7             (partselect    ) [ 0000000000]
next_pc_2         (bitconcatenate) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
br_ln277          (br            ) [ 0011111100]
next_pc           (add           ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
br_ln271          (br            ) [ 0011111100]
take_4            (phi           ) [ 0000001000]
add_ln263         (add           ) [ 0000000000]
next_pc_3         (select        ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
res_2             (load          ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
prod_ss           (mul           ) [ 0010000100]
prod_uu           (mul           ) [ 0000000000]
res_34            (partselect    ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
prod_su           (mul           ) [ 0000000000]
res_33            (partselect    ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln132          (br            ) [ 0011111100]
res_30            (icmp          ) [ 0010000100]
store_ln27        (store         ) [ 0000000000]
br_ln191          (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln188          (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln186          (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln185          (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln184          (br            ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln183          (br            ) [ 0011111100]
icmp_ln180        (icmp          ) [ 0000000000]
and_ln180         (and           ) [ 0000000000]
res_23            (sub           ) [ 0000000000]
res_24            (add           ) [ 0000000000]
res_25            (select        ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln182          (br            ) [ 0011111100]
res_16            (icmp          ) [ 0010000100]
store_ln27        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0011111100]
res               (add           ) [ 0011111100]
store_ln27        (store         ) [ 0000000000]
br_ln287          (br            ) [ 0011111100]
br_ln0            (br            ) [ 0000000000]
br_ln163          (br            ) [ 0000000000]
res_32            (partselect    ) [ 0000000000]
br_ln160          (br            ) [ 0000000000]
res_31            (trunc         ) [ 0000000000]
br_ln158          (br            ) [ 0000000000]
zext_ln191        (zext          ) [ 0000000000]
res_28            (and           ) [ 0000000000]
res_27            (or            ) [ 0000000000]
res_26            (xor           ) [ 0000000000]
zext_ln192        (zext          ) [ 0000000000]
res_17            (phi           ) [ 0010000100]
icmp_ln14_2       (icmp          ) [ 0000000000]
icmp_ln14_3       (icmp          ) [ 0000000000]
or_ln14_1         (or            ) [ 0011111100]
br_ln14           (br            ) [ 0000000000]
icmp_ln296        (icmp          ) [ 0011111100]
br_ln296          (br            ) [ 0000000000]
zext_ln297        (zext          ) [ 0000000000]
reg_file_addr_2   (getelementptr ) [ 0000000000]
store_ln297       (store         ) [ 0000000000]
br_ln301          (br            ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
ret_ln0           (ret           ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="pc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mem_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="insn/2 store_ln242/5 res_2/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="reg_file_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
<pin id="174" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src1/3 src2/3 store_ln297/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="reg_file_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mem_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="13" slack="0"/>
<pin id="188" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mem_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="reg_file_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_2/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="imm_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="imm_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="4" bw="13" slack="0"/>
<pin id="217" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="12" slack="0"/>
<pin id="219" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="8" bw="12" slack="0"/>
<pin id="221" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="10" bw="21" slack="0"/>
<pin id="223" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imm/4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="take_4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="take_4 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="take_4_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="1" slack="1"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="1" slack="1"/>
<pin id="238" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="8" bw="1" slack="1"/>
<pin id="240" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="10" bw="1" slack="1"/>
<pin id="242" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="take_4/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="res_17_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_17 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="res_17_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="32" slack="1"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="32" slack="2"/>
<pin id="256" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="8" bw="32" slack="2"/>
<pin id="258" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="10" bw="32" slack="1"/>
<pin id="260" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="12" bw="32" slack="0"/>
<pin id="262" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="14" bw="32" slack="0"/>
<pin id="264" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="16" bw="32" slack="0"/>
<pin id="266" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="18" bw="32" slack="2"/>
<pin id="268" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="20" bw="1" slack="0"/>
<pin id="270" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="22" bw="1" slack="0"/>
<pin id="272" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="24" bw="32" slack="2"/>
<pin id="274" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="26" bw="32" slack="2"/>
<pin id="276" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="28" bw="32" slack="1"/>
<pin id="278" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="30" bw="1" slack="2"/>
<pin id="280" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="32" bw="1" slack="1"/>
<pin id="282" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="34" bw="32" slack="1"/>
<pin id="284" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="36" bw="32" slack="1"/>
<pin id="286" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="38" bw="32" slack="0"/>
<pin id="288" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="40" bw="32" slack="0"/>
<pin id="290" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="42" bw="32" slack="3"/>
<pin id="292" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="44" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_17/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod_uu/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod_su/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod_ss/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/4 icmp_ln203/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="1"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 icmp_ln188_1/4 icmp_ln180_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/5 take_5/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/5 take_2/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/5 add_ln276/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="2"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/5 icmp_ln180/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="0" index="1" bw="32" slack="4"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc/6 add_ln263/6 res/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln27_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pc_1_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pc_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln27_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln40_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln44_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="17" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln40_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="lshr_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="5" slack="0"/>
<pin id="388" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln49_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="opcode_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln56_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="rd_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="rs1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="rs2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="func3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="func7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func7/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="immI_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="immI/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_s_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="20" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="switch_ln86_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="0" index="4" bw="7" slack="0"/>
<pin id="528" dir="0" index="5" bw="6" slack="0"/>
<pin id="529" dir="0" index="6" bw="6" slack="0"/>
<pin id="530" dir="0" index="7" bw="7" slack="0"/>
<pin id="531" dir="0" index="8" bw="6" slack="0"/>
<pin id="532" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln86/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln103_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln104_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="switch_ln115_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="6" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="0" index="4" bw="3" slack="0"/>
<pin id="558" dir="0" index="5" bw="7" slack="0"/>
<pin id="559" dir="0" index="6" bw="6" slack="0"/>
<pin id="560" dir="0" index="7" bw="6" slack="0"/>
<pin id="561" dir="0" index="8" bw="6" slack="0"/>
<pin id="562" dir="0" index="9" bw="7" slack="0"/>
<pin id="563" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln115/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="switch_ln252_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="0" index="3" bw="3" slack="0"/>
<pin id="579" dir="0" index="4" bw="3" slack="0"/>
<pin id="580" dir="0" index="5" bw="2" slack="0"/>
<pin id="581" dir="0" index="6" bw="1" slack="0"/>
<pin id="582" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln252/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="switch_ln126_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln126/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln70_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="simm_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="0" index="1" bw="7" slack="1"/>
<pin id="605" dir="0" index="2" bw="5" slack="1"/>
<pin id="606" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="simm/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln73_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bimm_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="1"/>
<pin id="616" dir="0" index="2" bw="1" slack="1"/>
<pin id="617" dir="0" index="3" bw="6" slack="1"/>
<pin id="618" dir="0" index="4" bw="4" slack="1"/>
<pin id="619" dir="0" index="5" bw="1" slack="0"/>
<pin id="620" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bimm/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln77_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="13" slack="0"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="jimm_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="21" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="1"/>
<pin id="631" dir="0" index="2" bw="8" slack="1"/>
<pin id="632" dir="0" index="3" bw="1" slack="1"/>
<pin id="633" dir="0" index="4" bw="10" slack="1"/>
<pin id="634" dir="0" index="5" bw="1" slack="0"/>
<pin id="635" dir="1" index="6" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="jimm/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln81_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="21" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="immU_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="20" slack="1"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="immU/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="addr_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln231_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln231/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="lshr_ln2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="13" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="3" slack="0"/>
<pin id="665" dir="0" index="3" bw="5" slack="0"/>
<pin id="666" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_10_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="17" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="0" index="3" bw="6" slack="0"/>
<pin id="676" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln144_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="switch_ln156_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="0" index="3" bw="3" slack="0"/>
<pin id="691" dir="0" index="4" bw="3" slack="0"/>
<pin id="692" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln156/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln14_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="1"/>
<pin id="699" dir="0" index="1" bw="3" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln14_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_ln14_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="switch_ln179_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="0" index="3" bw="2" slack="0"/>
<pin id="718" dir="0" index="4" bw="1" slack="0"/>
<pin id="719" dir="0" index="5" bw="1" slack="0"/>
<pin id="720" dir="0" index="6" bw="3" slack="0"/>
<pin id="721" dir="0" index="7" bw="3" slack="0"/>
<pin id="722" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln179/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="take_6_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="take_6/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="take_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="take_3/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="take_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="take_1/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="take_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="1"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="take/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln233_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln237_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="17" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln233_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln233/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln242_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln208_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln210_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="lshr_ln1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="13" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="3" slack="0"/>
<pin id="784" dir="0" index="3" bw="5" slack="0"/>
<pin id="785" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_9_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="17" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="5" slack="0"/>
<pin id="794" dir="0" index="3" bw="6" slack="0"/>
<pin id="795" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln214_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="17" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="or_ln210_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln210/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln219_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln151_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln151_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_1/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln152_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln152_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_1/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln127_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="res_13_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="0" index="1" bw="5" slack="0"/>
<pin id="841" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="res_13/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="res_14_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="0" index="1" bw="5" slack="0"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="res_14/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="res_15_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="0"/>
<pin id="852" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_15/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="res_12_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="0" index="1" bw="5" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="res_12/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="icmp_ln173_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="2"/>
<pin id="862" dir="0" index="1" bw="6" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="op2_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="1"/>
<pin id="868" dir="0" index="2" bw="32" slack="1"/>
<pin id="869" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op2_1/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="trunc_ln173_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="and_ln188_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="1"/>
<pin id="879" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln188_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="res_36_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="5" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="res_36/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="res_35_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="0" index="1" bw="5" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="res_35/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln186_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="0"/>
<pin id="897" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="res_29_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="res_29/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="next_pc_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="4"/>
<pin id="906" dir="0" index="1" bw="4" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_4/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="store_ln27_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="5"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_7_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="31" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="0" index="3" bw="6" slack="0"/>
<pin id="919" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="next_pc_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="31" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="next_pc_2/6 "/>
</bind>
</comp>

<comp id="932" class="1004" name="store_ln27_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="5"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="store_ln27_store_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="5"/>
<pin id="940" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="next_pc_3_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="0" index="2" bw="32" slack="0"/>
<pin id="946" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_pc_3/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln27_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="5"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="store_ln27_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="5"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="store_ln27_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="5"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="res_34_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="64" slack="0"/>
<pin id="968" dir="0" index="2" bw="7" slack="0"/>
<pin id="969" dir="0" index="3" bw="7" slack="0"/>
<pin id="970" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_34/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln27_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="5"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="res_33_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="64" slack="0"/>
<pin id="983" dir="0" index="2" bw="7" slack="0"/>
<pin id="984" dir="0" index="3" bw="7" slack="0"/>
<pin id="985" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_33/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln27_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="5"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln27_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="5"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln27_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="5"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="store_ln27_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="5"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="store_ln27_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="5"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="res_30_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="2"/>
<pin id="1017" dir="0" index="1" bw="32" slack="1"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="res_30/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="store_ln27_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="5"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="store_ln27_store_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="5"/>
<pin id="1027" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="store_ln27_store_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="5"/>
<pin id="1032" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="store_ln27_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="5"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="store_ln27_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="5"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="store_ln27_store_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="0" index="1" bw="32" slack="5"/>
<pin id="1047" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="store_ln27_store_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="5"/>
<pin id="1052" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="and_ln180_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="2"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln180/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="res_23_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="2"/>
<pin id="1061" dir="0" index="1" bw="32" slack="1"/>
<pin id="1062" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_23/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="res_24_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="2"/>
<pin id="1065" dir="0" index="1" bw="32" slack="1"/>
<pin id="1066" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_24/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="res_25_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="0" index="2" bw="32" slack="0"/>
<pin id="1071" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_25/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="store_ln27_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="5"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="res_16_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="2"/>
<pin id="1082" dir="0" index="1" bw="32" slack="1"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="res_16/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="store_ln27_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="5"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="store_ln27_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="0" index="1" bw="32" slack="5"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="res_32_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="64" slack="1"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="0" index="3" bw="7" slack="0"/>
<pin id="1099" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_32/7 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="res_31_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_31/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln191_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/7 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="res_28_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="3"/>
<pin id="1114" dir="0" index="1" bw="32" slack="2"/>
<pin id="1115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_28/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="res_27_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="3"/>
<pin id="1119" dir="0" index="1" bw="32" slack="2"/>
<pin id="1120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_27/7 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="res_26_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="3"/>
<pin id="1124" dir="0" index="1" bw="32" slack="2"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_26/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="zext_ln192_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/7 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln14_2_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="7" slack="4"/>
<pin id="1133" dir="0" index="1" bw="6" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_2/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="icmp_ln14_3_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="7" slack="4"/>
<pin id="1138" dir="0" index="1" bw="7" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_3/7 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="or_ln14_1_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/7 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="icmp_ln296_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="5" slack="4"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/7 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln297_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="4"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/7 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="pc_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="1184" class="1005" name="pc_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="4"/>
<pin id="1186" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pc_1 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="or_ln40_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln40 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="mem_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="13" slack="1"/>
<pin id="1196" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="opcode_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="7" slack="1"/>
<pin id="1201" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln56_1_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="6" slack="1"/>
<pin id="1209" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln56_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="rd_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="5" slack="1"/>
<pin id="1213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="1218" class="1005" name="rs2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="2"/>
<pin id="1220" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="rs2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="func3_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="3" slack="1"/>
<pin id="1225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="func7_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="1"/>
<pin id="1234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="func7 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="immI_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="12" slack="1"/>
<pin id="1241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="immI "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="4" slack="1"/>
<pin id="1246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_3_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="1"/>
<pin id="1251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_4_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="1"/>
<pin id="1256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_5_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_s_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="10" slack="1"/>
<pin id="1267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_8_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_6_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="1"/>
<pin id="1277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="20" slack="1"/>
<pin id="1282" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1285" class="1005" name="reg_file_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr "/>
</bind>
</comp>

<comp id="1290" class="1005" name="reg_file_addr_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="1"/>
<pin id="1292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="src1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="src2_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src2 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="icmp_ln226_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln226 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="trunc_ln231_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="1"/>
<pin id="1337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln231 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="lshr_ln2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="13" slack="1"/>
<pin id="1342" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="tmp_10_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="17" slack="1"/>
<pin id="1347" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="icmp_ln203_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="icmp_ln144_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="icmp_ln14_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="or_ln14_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="icmp_ln134_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="icmp_ln188_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="1"/>
<pin id="1373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln188_1 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="icmp_ln180_1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="2"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln180_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="take_6_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take_6 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="take_5_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take_5 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="take_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="take_2_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take_2 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="take_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="take_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="1"/>
<pin id="1408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="take "/>
</bind>
</comp>

<comp id="1411" class="1005" name="or_ln233_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln233 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="or_ln210_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln210 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="mem_addr_1_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="13" slack="1"/>
<pin id="1421" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="sext_ln151_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="64" slack="1"/>
<pin id="1426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="sext_ln151_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="64" slack="1"/>
<pin id="1432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="zext_ln152_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln152 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="zext_ln152_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="1"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln152_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="res_15_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="2"/>
<pin id="1448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_15 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="res_12_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="2"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_12 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="op2_1_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="and_ln188_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="1"/>
<pin id="1469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="res_36_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="2"/>
<pin id="1473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_36 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="res_35_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="2"/>
<pin id="1478" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_35 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="res_29_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="2"/>
<pin id="1483" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_29 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="next_pc_4_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="1"/>
<pin id="1488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_4 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="res_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="prod_ss_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="64" slack="1"/>
<pin id="1499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="prod_ss "/>
</bind>
</comp>

<comp id="1503" class="1005" name="res_34_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_34 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="res_33_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="1"/>
<pin id="1510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_33 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="res_30_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_30 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="res_25_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="1"/>
<pin id="1520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_25 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="res_16_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_16 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="res_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="159" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="211" pin="12"/><net_sink comp="208" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="294"><net_src comp="244" pin="1"/><net_sink comp="248" pin=30"/></net>

<net id="295"><net_src comp="244" pin="1"/><net_sink comp="248" pin=32"/></net>

<net id="296"><net_src comp="208" pin="1"/><net_sink comp="248" pin=42"/></net>

<net id="297"><net_src comp="248" pin="44"/><net_sink comp="166" pin=1"/></net>

<net id="314"><net_src comp="118" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="124" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="332"><net_src comp="208" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="208" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="348" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="355" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="348" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="401"><net_src comp="153" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="153" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="153" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="153" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="20" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="153" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="153" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="153" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="153" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="153" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="153" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="153" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="153" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="153" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="153" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="62" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="153" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="42" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="518"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="153" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="22" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="533"><net_src comp="398" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="522" pin=5"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="522" pin=6"/></net>

<net id="540"><net_src comp="78" pin="0"/><net_sink comp="522" pin=7"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="522" pin=8"/></net>

<net id="545"><net_src comp="414" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="550"><net_src comp="422" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="564"><net_src comp="398" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="567"><net_src comp="66" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="568"><net_src comp="68" pin="0"/><net_sink comp="552" pin=4"/></net>

<net id="569"><net_src comp="72" pin="0"/><net_sink comp="552" pin=5"/></net>

<net id="570"><net_src comp="74" pin="0"/><net_sink comp="552" pin=6"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="552" pin=7"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="552" pin=8"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="552" pin=9"/></net>

<net id="583"><net_src comp="430" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="84" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="574" pin=4"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="574" pin=5"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="574" pin=6"/></net>

<net id="595"><net_src comp="402" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="96" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="98" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="211" pin=8"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="602" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="621"><net_src comp="108" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="613" pin=5"/></net>

<net id="626"><net_src comp="613" pin="6"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="636"><net_src comp="112" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="110" pin="0"/><net_sink comp="628" pin=5"/></net>

<net id="641"><net_src comp="628" pin="6"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="211" pin=10"/></net>

<net id="648"><net_src comp="114" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="650"><net_src comp="643" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="655"><net_src comp="166" pin="7"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="211" pin="12"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="26" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="30" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="677"><net_src comp="18" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="651" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="20" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="22" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="685"><net_src comp="120" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="84" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="86" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="118" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="696"><net_src comp="122" pin="0"/><net_sink comp="686" pin=4"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="86" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="88" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="92" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="726"><net_src comp="94" pin="0"/><net_sink comp="713" pin=4"/></net>

<net id="727"><net_src comp="86" pin="0"/><net_sink comp="713" pin=5"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="713" pin=6"/></net>

<net id="729"><net_src comp="118" pin="0"/><net_sink comp="713" pin=7"/></net>

<net id="734"><net_src comp="320" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="126" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="324" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="126" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="754"><net_src comp="16" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="24" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="750" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="773"><net_src comp="328" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="16" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="786"><net_src comp="26" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="328" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="28" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="30" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="796"><net_src comp="18" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="328" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="20" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="22" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="804"><net_src comp="790" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="24" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="774" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="780" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="820"><net_src comp="817" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="829"><net_src comp="826" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="835" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="838" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="843" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="859"><net_src comp="835" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="66" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="208" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="865" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="333" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="872" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="881" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="872" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="128" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="920"><net_src comp="130" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="328" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="4" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="22" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="929"><net_src comp="132" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="914" pin="4"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="110" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="936"><net_src comp="924" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="338" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="947"><net_src comp="230" pin="12"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="338" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="904" pin="2"/><net_sink comp="942" pin=2"/></net>

<net id="954"><net_src comp="942" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="904" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="904" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="971"><net_src comp="134" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="298" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="136" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="974"><net_src comp="138" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="979"><net_src comp="904" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="986"><net_src comp="134" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="302" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="136" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="138" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="994"><net_src comp="904" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="904" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="904" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="904" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="904" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1023"><net_src comp="904" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="904" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="904" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="904" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="904" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1048"><net_src comp="904" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="904" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="333" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1072"><net_src comp="1054" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="1059" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="1063" pin="2"/><net_sink comp="1067" pin=2"/></net>

<net id="1079"><net_src comp="904" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1088"><net_src comp="904" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="904" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1100"><net_src comp="134" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="136" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1102"><net_src comp="138" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1103"><net_src comp="1094" pin="4"/><net_sink comp="248" pin=38"/></net>

<net id="1107"><net_src comp="1104" pin="1"/><net_sink comp="248" pin=40"/></net>

<net id="1111"><net_src comp="1108" pin="1"/><net_sink comp="248" pin=20"/></net>

<net id="1116"><net_src comp="1112" pin="2"/><net_sink comp="248" pin=16"/></net>

<net id="1121"><net_src comp="1117" pin="2"/><net_sink comp="248" pin=14"/></net>

<net id="1126"><net_src comp="1122" pin="2"/><net_sink comp="248" pin=12"/></net>

<net id="1130"><net_src comp="1127" pin="1"/><net_sink comp="248" pin=22"/></net>

<net id="1135"><net_src comp="74" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="72" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1131" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="140" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="1152" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1159"><net_src comp="142" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1162"><net_src comp="1156" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1163"><net_src comp="1156" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1166"><net_src comp="1156" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1167"><net_src comp="1156" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1168"><net_src comp="1156" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1169"><net_src comp="1156" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1170"><net_src comp="1156" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1171"><net_src comp="1156" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1172"><net_src comp="1156" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1173"><net_src comp="1156" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1174"><net_src comp="1156" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1175"><net_src comp="1156" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1176"><net_src comp="1156" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1177"><net_src comp="1156" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1178"><net_src comp="1156" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1179"><net_src comp="1156" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1180"><net_src comp="1156" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1181"><net_src comp="1156" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1182"><net_src comp="1156" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1183"><net_src comp="1156" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1187"><net_src comp="348" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1193"><net_src comp="377" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="146" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1202"><net_src comp="398" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1206"><net_src comp="1199" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1210"><net_src comp="402" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="406" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1221"><net_src comp="422" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1226"><net_src comp="430" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1229"><net_src comp="1223" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1230"><net_src comp="1223" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1231"><net_src comp="1223" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1235"><net_src comp="438" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1242"><net_src comp="446" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1247"><net_src comp="456" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="1252"><net_src comp="464" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="1257"><net_src comp="472" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1262"><net_src comp="480" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1268"><net_src comp="488" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="628" pin=4"/></net>

<net id="1273"><net_src comp="496" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="628" pin=3"/></net>

<net id="1278"><net_src comp="504" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1283"><net_src comp="512" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1288"><net_src comp="159" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1293"><net_src comp="176" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1298"><net_src comp="166" pin="7"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1302"><net_src comp="1295" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1303"><net_src comp="1295" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1304"><net_src comp="1295" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1305"><net_src comp="1295" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1306"><net_src comp="1295" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1307"><net_src comp="1295" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1308"><net_src comp="1295" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1309"><net_src comp="1295" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1310"><net_src comp="1295" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1311"><net_src comp="1295" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1312"><net_src comp="1295" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1313"><net_src comp="1295" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1314"><net_src comp="1295" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1315"><net_src comp="1295" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1316"><net_src comp="1295" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1317"><net_src comp="1295" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1318"><net_src comp="1295" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1322"><net_src comp="166" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1326"><net_src comp="1319" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="1328"><net_src comp="1319" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1329"><net_src comp="1319" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1330"><net_src comp="1319" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="1334"><net_src comp="310" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="657" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1343"><net_src comp="661" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1348"><net_src comp="671" pin="4"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1353"><net_src comp="310" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="681" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="702" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="707" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="315" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1374"><net_src comp="315" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1379"><net_src comp="315" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1384"><net_src comp="730" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="230" pin=10"/></net>

<net id="1389"><net_src comp="320" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="230" pin=8"/></net>

<net id="1394"><net_src comp="736" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="230" pin=6"/></net>

<net id="1399"><net_src comp="324" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="1404"><net_src comp="742" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1409"><net_src comp="746" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1414"><net_src comp="760" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="806" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="192" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1427"><net_src comp="817" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1433"><net_src comp="822" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1438"><net_src comp="826" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1443"><net_src comp="830" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1449"><net_src comp="848" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="248" pin=8"/></net>

<net id="1454"><net_src comp="855" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="1459"><net_src comp="865" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1462"><net_src comp="1456" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1463"><net_src comp="1456" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1464"><net_src comp="1456" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1465"><net_src comp="1456" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1466"><net_src comp="1456" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1470"><net_src comp="876" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1474"><net_src comp="885" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="248" pin=26"/></net>

<net id="1479"><net_src comp="890" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="248" pin=24"/></net>

<net id="1484"><net_src comp="899" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="248" pin=18"/></net>

<net id="1489"><net_src comp="904" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="1495"><net_src comp="153" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="248" pin=28"/></net>

<net id="1500"><net_src comp="306" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1506"><net_src comp="965" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="248" pin=34"/></net>

<net id="1511"><net_src comp="980" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="248" pin=36"/></net>

<net id="1516"><net_src comp="1015" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1521"><net_src comp="1067" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="248" pin=10"/></net>

<net id="1526"><net_src comp="1080" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1531"><net_src comp="338" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file | {7 }
	Port: mem | {5 }
 - Input state : 
	Port: cpu_Pipeline_PROGRAM_LOOP : reg_file | {3 4 }
	Port: cpu_Pipeline_PROGRAM_LOOP : mem | {2 3 5 6 }
  - Chain level:
	State 1
		store_ln27 : 1
	State 2
		trunc_ln27 : 1
		icmp_ln40 : 2
		tmp_1 : 1
		icmp_ln44 : 2
		or_ln40 : 3
		br_ln40 : 3
		lshr_ln : 1
		zext_ln49 : 2
		mem_addr : 3
		insn : 4
	State 3
		opcode : 1
		trunc_ln56_1 : 1
		rd : 1
		rs1 : 1
		rs2 : 1
		func3 : 1
		func7 : 1
		immI : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_s : 1
		tmp_8 : 1
		tmp_6 : 1
		tmp : 1
		switch_ln86 : 2
		zext_ln103 : 2
		reg_file_addr : 3
		src1 : 4
		zext_ln104 : 2
		reg_file_addr_1 : 3
		src2 : 4
		switch_ln115 : 2
		switch_ln252 : 2
		switch_ln126 : 2
	State 4
		sext_ln73 : 1
		sext_ln77 : 1
		sext_ln81 : 1
		imm : 2
		br_ln226 : 1
		addr_1 : 3
		trunc_ln231 : 4
		lshr_ln2 : 4
		tmp_10 : 4
		br_ln203 : 1
		br_ln144 : 1
		or_ln14 : 1
		br_ln14 : 1
	State 5
		take_6 : 1
		take_3 : 1
		or_ln233 : 1
		br_ln233 : 1
		mem_addr_2 : 1
		store_ln242 : 2
		trunc_ln208 : 1
		icmp_ln210 : 2
		lshr_ln1 : 1
		tmp_9 : 1
		icmp_ln214 : 2
		or_ln210 : 3
		br_ln210 : 3
		zext_ln219 : 2
		mem_addr_1 : 3
		res_2 : 4
		prod_ss : 1
		prod_uu : 1
		prod_su : 1
		res_13 : 1
		res_14 : 1
		res_15 : 2
		res_12 : 1
		op2_1 : 1
		trunc_ln173 : 2
		and_ln188 : 1
		zext_ln188 : 3
		br_ln188 : 1
		res_36 : 4
		res_35 : 4
		zext_ln186 : 3
		res_29 : 4
	State 6
		store_ln27 : 1
		tmp_7 : 1
		next_pc_2 : 2
		store_ln27 : 3
		store_ln27 : 1
		next_pc_3 : 1
		store_ln27 : 2
		store_ln27 : 1
		store_ln27 : 1
		res_34 : 1
		store_ln27 : 1
		res_33 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		and_ln180 : 1
		res_25 : 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
	State 7
		res_17 : 1
		or_ln14_1 : 1
		br_ln14 : 1
		br_ln296 : 1
		reg_file_addr_2 : 1
		store_ln297 : 2
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_298     |    4    |   165   |    50   |
|    mul   |      grp_fu_302     |    4    |   165   |    50   |
|          |      grp_fu_306     |    4    |   165   |    50   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_310     |    0    |    0    |    11   |
|          |      grp_fu_315     |    0    |    0    |    14   |
|          |      grp_fu_320     |    0    |    0    |    39   |
|          |      grp_fu_324     |    0    |    0    |    39   |
|          |      grp_fu_333     |    0    |    0    |    14   |
|          |   icmp_ln40_fu_355  |    0    |    0    |    10   |
|          |   icmp_ln44_fu_371  |    0    |    0    |    24   |
|          |  icmp_ln144_fu_681  |    0    |    0    |    14   |
|          |   icmp_ln14_fu_697  |    0    |    0    |    11   |
|          |  icmp_ln14_1_fu_702 |    0    |    0    |    11   |
|   icmp   |    take_1_fu_742    |    0    |    0    |    39   |
|          |     take_fu_746     |    0    |    0    |    39   |
|          |  icmp_ln233_fu_750  |    0    |    0    |    10   |
|          |  icmp_ln237_fu_755  |    0    |    0    |    24   |
|          |  icmp_ln210_fu_774  |    0    |    0    |    10   |
|          |  icmp_ln214_fu_800  |    0    |    0    |    24   |
|          |  icmp_ln173_fu_860  |    0    |    0    |    14   |
|          |    res_30_fu_1015   |    0    |    0    |    39   |
|          |    res_16_fu_1080   |    0    |    0    |    39   |
|          | icmp_ln14_2_fu_1131 |    0    |    0    |    14   |
|          | icmp_ln14_3_fu_1136 |    0    |    0    |    14   |
|          |  icmp_ln296_fu_1147 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   ashr   |    res_13_fu_838    |    0    |    0    |   100   |
|          |    res_35_fu_890    |    0    |    0    |   100   |
|----------|---------------------|---------|---------|---------|
|   lshr   |    res_14_fu_843    |    0    |    0    |   100   |
|          |    res_36_fu_885    |    0    |    0    |   100   |
|----------|---------------------|---------|---------|---------|
|    shl   |    res_12_fu_855    |    0    |    0    |   100   |
|          |    res_29_fu_899    |    0    |    0    |   100   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_328     |    0    |    0    |    39   |
|          |      grp_fu_338     |    0    |    0    |    39   |
|    add   |    addr_1_fu_651    |    0    |    0    |    39   |
|          |   next_pc_4_fu_904  |    0    |    0    |    39   |
|          |    res_24_fu_1063   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |    res_15_fu_848    |    0    |    0    |    32   |
|  select  |     op2_1_fu_865    |    0    |    0    |    32   |
|          |   next_pc_3_fu_942  |    0    |    0    |    32   |
|          |    res_25_fu_1067   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |    or_ln40_fu_377   |    0    |    0    |    2    |
|          |    or_ln14_fu_707   |    0    |    0    |    2    |
|    or    |   or_ln233_fu_760   |    0    |    0    |    2    |
|          |   or_ln210_fu_806   |    0    |    0    |    2    |
|          |    res_27_fu_1117   |    0    |    0    |    32   |
|          |  or_ln14_1_fu_1141  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    sub   |    res_23_fu_1059   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |    take_6_fu_730    |    0    |    0    |    2    |
|    xor   |    take_3_fu_736    |    0    |    0    |    2    |
|          |    res_26_fu_1122   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln188_fu_876  |    0    |    0    |    2    |
|    and   |  and_ln180_fu_1054  |    0    |    0    |    2    |
|          |    res_28_fu_1112   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln27_fu_351  |    0    |    0    |    0    |
|          |    opcode_fu_398    |    0    |    0    |    0    |
|          | trunc_ln56_1_fu_402 |    0    |    0    |    0    |
|   trunc  |  trunc_ln231_fu_657 |    0    |    0    |    0    |
|          |  trunc_ln208_fu_770 |    0    |    0    |    0    |
|          |  trunc_ln173_fu_872 |    0    |    0    |    0    |
|          |    res_31_fu_1104   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_361    |    0    |    0    |    0    |
|          |    lshr_ln_fu_383   |    0    |    0    |    0    |
|          |      rd_fu_406      |    0    |    0    |    0    |
|          |      rs1_fu_414     |    0    |    0    |    0    |
|          |      rs2_fu_422     |    0    |    0    |    0    |
|          |     func3_fu_430    |    0    |    0    |    0    |
|          |     func7_fu_438    |    0    |    0    |    0    |
|          |     immI_fu_446     |    0    |    0    |    0    |
|          |     tmp_2_fu_456    |    0    |    0    |    0    |
|          |     tmp_3_fu_464    |    0    |    0    |    0    |
|partselect|     tmp_s_fu_488    |    0    |    0    |    0    |
|          |     tmp_6_fu_504    |    0    |    0    |    0    |
|          |      tmp_fu_512     |    0    |    0    |    0    |
|          |   lshr_ln2_fu_661   |    0    |    0    |    0    |
|          |    tmp_10_fu_671    |    0    |    0    |    0    |
|          |   lshr_ln1_fu_780   |    0    |    0    |    0    |
|          |     tmp_9_fu_790    |    0    |    0    |    0    |
|          |     tmp_7_fu_914    |    0    |    0    |    0    |
|          |    res_34_fu_965    |    0    |    0    |    0    |
|          |    res_33_fu_980    |    0    |    0    |    0    |
|          |    res_32_fu_1094   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln49_fu_393  |    0    |    0    |    0    |
|          |  zext_ln103_fu_542  |    0    |    0    |    0    |
|          |  zext_ln104_fu_547  |    0    |    0    |    0    |
|          |  zext_ln242_fu_766  |    0    |    0    |    0    |
|          |  zext_ln219_fu_812  |    0    |    0    |    0    |
|          |  zext_ln152_fu_826  |    0    |    0    |    0    |
|   zext   | zext_ln152_1_fu_830 |    0    |    0    |    0    |
|          |  zext_ln127_fu_835  |    0    |    0    |    0    |
|          |  zext_ln188_fu_881  |    0    |    0    |    0    |
|          |  zext_ln186_fu_895  |    0    |    0    |    0    |
|          |  zext_ln191_fu_1108 |    0    |    0    |    0    |
|          |  zext_ln192_fu_1127 |    0    |    0    |    0    |
|          |  zext_ln297_fu_1152 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_472    |    0    |    0    |    0    |
| bitselect|     tmp_5_fu_480    |    0    |    0    |    0    |
|          |     tmp_8_fu_496    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  switch_ln86_fu_522 |    0    |    0    |    0    |
|          | switch_ln115_fu_552 |    0    |    0    |    0    |
|  switch  | switch_ln252_fu_574 |    0    |    0    |    0    |
|          | switch_ln126_fu_590 |    0    |    0    |    0    |
|          | switch_ln156_fu_686 |    0    |    0    |    0    |
|          | switch_ln179_fu_713 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln70_fu_598  |    0    |    0    |    0    |
|          |   sext_ln73_fu_608  |    0    |    0    |    0    |
|   sext   |   sext_ln77_fu_623  |    0    |    0    |    0    |
|          |   sext_ln81_fu_638  |    0    |    0    |    0    |
|          |  sext_ln151_fu_817  |    0    |    0    |    0    |
|          | sext_ln151_1_fu_822 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     simm_fu_602     |    0    |    0    |    0    |
|          |     bimm_fu_613     |    0    |    0    |    0    |
|bitconcatenate|     jimm_fu_628     |    0    |    0    |    0    |
|          |     immU_fu_643     |    0    |    0    |    0    |
|          |   next_pc_2_fu_924  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    12   |   495   |   1692  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   and_ln188_reg_1467   |    1   |
|     func3_reg_1223     |    3   |
|     func7_reg_1232     |    7   |
|   icmp_ln134_reg_1366  |    1   |
|   icmp_ln144_reg_1354  |    1   |
|  icmp_ln14_1_reg_1358  |    1   |
|  icmp_ln180_1_reg_1376 |    1   |
|  icmp_ln188_1_reg_1371 |    1   |
|   icmp_ln203_reg_1350  |    1   |
|   icmp_ln226_reg_1331  |    1   |
|      immI_reg_1239     |   12   |
|       imm_reg_208      |   32   |
|    lshr_ln2_reg_1340   |   13   |
|   mem_addr_1_reg_1419  |   13   |
|    mem_addr_reg_1194   |   13   |
|   next_pc_4_reg_1486   |   32   |
|     op2_1_reg_1456     |   32   |
|     opcode_reg_1199    |    7   |
|    or_ln14_reg_1362    |    1   |
|    or_ln210_reg_1415   |    1   |
|    or_ln233_reg_1411   |    1   |
|    or_ln40_reg_1190    |    1   |
|      pc_1_reg_1184     |   32   |
|       pc_reg_1156      |   32   |
|    prod_ss_reg_1497    |   64   |
|       rd_reg_1211      |    5   |
|reg_file_addr_1_reg_1290|    5   |
| reg_file_addr_reg_1285 |    5   |
|     res_12_reg_1451    |   32   |
|     res_15_reg_1446    |   32   |
|     res_16_reg_1523    |    1   |
|     res_17_reg_244     |   32   |
|     res_25_reg_1518    |   32   |
|     res_29_reg_1481    |   32   |
|     res_2_reg_1492     |   32   |
|     res_30_reg_1513    |    1   |
|     res_33_reg_1508    |   32   |
|     res_34_reg_1503    |   32   |
|     res_35_reg_1476    |   32   |
|     res_36_reg_1471    |   32   |
|      res_reg_1528      |   32   |
|      rs2_reg_1218      |    5   |
|  sext_ln151_1_reg_1430 |   64   |
|   sext_ln151_reg_1424  |   64   |
|      src1_reg_1295     |   32   |
|      src2_reg_1319     |   32   |
|     take_1_reg_1401    |    1   |
|     take_2_reg_1396    |    1   |
|     take_3_reg_1391    |    1   |
|     take_4_reg_227     |    1   |
|     take_5_reg_1386    |    1   |
|     take_6_reg_1381    |    1   |
|      take_reg_1406     |    1   |
|     tmp_10_reg_1345    |   17   |
|     tmp_2_reg_1244     |    4   |
|     tmp_3_reg_1249     |    6   |
|     tmp_4_reg_1254     |    1   |
|     tmp_5_reg_1259     |    1   |
|     tmp_6_reg_1275     |    8   |
|     tmp_8_reg_1270     |    1   |
|      tmp_reg_1280      |   20   |
|     tmp_s_reg_1265     |   10   |
|  trunc_ln231_reg_1335  |    2   |
|  trunc_ln56_1_reg_1207 |    6   |
|  zext_ln152_1_reg_1440 |   64   |
|   zext_ln152_reg_1435  |   64   |
+------------------------+--------+
|          Total         |  1081  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_153 |  p0  |   5  |  13  |   65   ||    0    ||    25   |
| grp_access_fu_166 |  p0  |   3  |   5  |   15   ||    0    ||    14   |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_298    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_298    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_302    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_302    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_306    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_306    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   464  || 14.7692 ||    0    ||   102   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   495  |  1692  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    0   |   102  |
|  Register |    -   |    -   |  1081  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   14   |  1576  |  1794  |
+-----------+--------+--------+--------+--------+
