{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616615963197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616615963198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 14:59:23 2021 " "Processing started: Wed Mar 24 14:59:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616615963198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615963198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mnist_nn -c mnist_nn " "Command: quartus_map --read_settings_files=on --write_settings_files=off mnist_nn -c mnist_nn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615963198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616615963391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616615963391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x neuron_784_20.sv(4) " "Verilog HDL Declaration information at neuron_784_20.sv(4): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w neuron_784_20.sv(5) " "Verilog HDL Declaration information at neuron_784_20.sv(5): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x neuron_784_20.sv(38) " "Verilog HDL Declaration information at neuron_784_20.sv(38): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w neuron_784_20.sv(39) " "Verilog HDL Declaration information at neuron_784_20.sv(39): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x neuron_784_20.sv(72) " "Verilog HDL Declaration information at neuron_784_20.sv(72): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w neuron_784_20.sv(73) " "Verilog HDL Declaration information at neuron_784_20.sv(73): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/neuron_784_20.sv 3 3 " "Found 3 design units, including 3 entities, in source file sv_files/neuron_784_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_784_20 " "Found entity 1: neuron_784_20" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971086 ""} { "Info" "ISGN_ENTITY_NAME" "2 neuron_20_20 " "Found entity 2: neuron_20_20" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971086 ""} { "Info" "ISGN_ENTITY_NAME" "3 neuron_20_10 " "Found entity 3: neuron_20_10" {  } { { "sv_files/neuron_784_20.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971086 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" top_level.sv(16) " "Verilog HDL syntax error at top_level.sv(16) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sv_files/top_level.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1616615971087 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_level top_level.sv(1) " "Ignored design unit \"top_level\" at top_level.sv(1) due to previous errors" {  } { { "sv_files/top_level.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1616615971087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/top_level.sv 0 0 " "Found 0 design units, including 0 entities, in source file sv_files/top_level.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/instantiate_ram.sv 2 2 " "Found 2 design units, including 2 entities, in source file sv_files/instantiate_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_weights_biases " "Found entity 1: ram_weights_biases" {  } { { "sv_files/instantiate_ram.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971088 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_input_output " "Found entity 2: ram_input_output" {  } { { "sv_files/instantiate_ram.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(24) " "Verilog HDL warning at hex_driver.sv(24): extended using \"x\" or \"z\"" {  } { { "sv_files/hex_driver.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/hex_driver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1616615971088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/hex_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_driver " "Found entity 1: hex_driver" {  } { { "sv_files/hex_driver.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/hex_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file sv_files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sv_files/synchronizers.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971089 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "sv_files/synchronizers.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971089 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "sv_files/synchronizers.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/neural_network.sv 2 1 " "Found 2 design units, including 1 entities, in source file sv_files/neural_network.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRAM_ADDRS (SystemVerilog) " "Found design unit 1: BRAM_ADDRS (SystemVerilog)" {  } { { "sv_files/CONSTANTS.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/CONSTANTS.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971090 ""} { "Info" "ISGN_ENTITY_NAME" "1 neural_network " "Found entity 1: neural_network" {  } { { "sv_files/neural_network.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tick tick state_machine.sv(4) " "Verilog HDL Declaration information at state_machine.sv(4): object \"Tick\" differs only in case from object \"tick\" in the same scope" {  } { { "sv_files/state_machine.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Layer layer state_machine.sv(3) " "Verilog HDL Declaration information at state_machine.sv(3): object \"Layer\" differs only in case from object \"layer\" in the same scope" {  } { { "sv_files/state_machine.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START state_machine.sv(10) " "Verilog HDL Declaration information at state_machine.sv(10): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "sv_files/state_machine.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616615971091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "sv_files/state_machine.sv" "" { Text "/home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/CONSTANTS.sv 0 0 " "Found 0 design units, including 0 entities, in source file sv_files/CONSTANTS.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_IP_files/mult_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file neuron_IP_files/mult_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum " "Found entity 1: mult_accum" {  } { { "neuron_IP_files/mult_accum.v" "" { Text "/home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram_files/ram.v" "" { Text "/home/ece385user/Documents/MNIST_NN/ram_files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616615971093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ece385user/Documents/MNIST_NN/output_files/mnist_nn.map.smsg " "Generated suppressed messages file /home/ece385user/Documents/MNIST_NN/output_files/mnist_nn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616615971146 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 24 14:59:31 2021 " "Processing ended: Wed Mar 24 14:59:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616615971146 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616615971146 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616615971146 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971146 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616615971263 ""}
