// Seed: 3703217234
macromodule module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5
);
  assign id_7 = id_2 !== id_7;
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
module module_1 (
    input tri0 id_0
);
  tri id_2;
  wire id_3, id_4;
  uwire id_5;
  assign {1 * id_2} = id_5;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  id_6(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7, id_8;
  assign module_0.type_0 = 0;
endmodule
