
ubuntu-preinstalled/sg_sync:     file format elf32-littlearm


Disassembly of section .init:

000007b4 <.init>:
 7b4:	push	{r3, lr}
 7b8:	bl	dd4 <set_scsi_pt_cdb@plt+0x4f8>
 7bc:	pop	{r3, pc}

Disassembly of section .plt:

000007c0 <get_scsi_pt_os_err@plt-0x14>:
 7c0:	push	{lr}		; (str lr, [sp, #-4]!)
 7c4:	ldr	lr, [pc, #4]	; 7d0 <get_scsi_pt_os_err@plt-0x4>
 7c8:	add	lr, pc, lr
 7cc:	ldr	pc, [lr, #8]!
 7d0:	andeq	r1, r1, r0, lsr #15

000007d4 <get_scsi_pt_os_err@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1952]!	; 0x7a0

000007e0 <__cxa_finalize@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1944]!	; 0x798

000007ec <construct_scsi_pt_obj@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1936]!	; 0x790

000007f8 <sg_cmds_close_device@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1928]!	; 0x788

00000804 <__stack_chk_fail@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1920]!	; 0x780

00000810 <pr2serr@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1912]!	; 0x778

0000081c <__libc_start_main@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1904]!	; 0x770

00000828 <__gmon_start__@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1896]!	; 0x768

00000834 <getopt_long@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1888]!	; 0x760

00000840 <sg_if_can2stderr@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1880]!	; 0x758

0000084c <do_scsi_pt@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1872]!	; 0x750

00000858 <destruct_scsi_pt_obj@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1864]!	; 0x748

00000864 <sg_get_llnum@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1856]!	; 0x740

00000870 <sg_convert_errno@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1848]!	; 0x738

0000087c <set_scsi_pt_sense@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1840]!	; 0x730

00000888 <safe_strerror@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1832]!	; 0x728

00000894 <sg_cmds_process_resp@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1824]!	; 0x720

000008a0 <sg_get_category_sense_str@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1816]!	; 0x718

000008ac <sg_get_num@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1808]!	; 0x710

000008b8 <sg_cmds_open_device@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1800]!	; 0x708

000008c4 <sg_ll_sync_cache_10@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1792]!	; 0x700

000008d0 <abort@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1784]!	; 0x6f8

000008dc <set_scsi_pt_cdb@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1776]!	; 0x6f0

Disassembly of section .text:

000008e8 <.text>:
 8e8:	svcmi	0x00f0e92d
 8ec:			; <UNDEFINED> instruction: 0xf8dfb0ad
 8f0:	movwcs	r2, #1044	; 0x414
 8f4:	stmib	sp, {sl, sp}^
 8f8:	blge	40d920 <set_scsi_pt_cdb@plt+0x40d044>
 8fc:	teqcs	ip, #402653184	; 0x18000000
 900:			; <UNDEFINED> instruction: 0xf8df930f
 904:	ldrbtmi	r3, [sl], #-1028	; 0xfffffbfc
 908:	strls	r2, [sl, #-1280]	; 0xfffffb00
 90c:	strmi	r9, [r7], -lr, lsl #10
 910:	strpl	lr, [fp, #-2509]	; 0xfffff633
 914:	strls	r4, [sp, #-1672]	; 0xfffff978
 918:	strls	r4, [r5, #-1705]	; 0xfffff957
 91c:			; <UNDEFINED> instruction: 0xf8df58d3
 920:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, r9, ip, sp, pc}
 924:			; <UNDEFINED> instruction: 0xf04f932b
 928:			; <UNDEFINED> instruction: 0xf8df0300
 92c:	blmi	ffe698c4 <set_scsi_pt_cdb@plt+0xffe68fe8>
 930:	ldrbtmi	r4, [sl], #1275	; 0x4fb
 934:	movwls	r4, #29819	; 0x747b
 938:	ldrbmi	r9, [r2], -r6, lsl #22
 93c:	ldrtmi	r4, [r8], -r1, asr #12
 940:	ldrls	r2, [r0], -r0, lsl #12
 944:	ldrbmi	r9, [fp], -r0, lsl #6
 948:	svc	0x0074f7ff
 94c:			; <UNDEFINED> instruction: 0xf0001c42
 950:			; <UNDEFINED> instruction: 0xf1a08096
 954:	ldmdbcs	r7!, {r0, r1, r2, r3, r4, r5, r8}
 958:	addhi	pc, r6, r0, lsl #4
 95c:			; <UNDEFINED> instruction: 0xf001e8df
 960:	strhi	r8, [r4], #1138	; 0x472
 964:	strhi	r8, [r4], #1156	; 0x484
 968:	strhi	r8, [r4], #1156	; 0x484
 96c:	strhi	r8, [r4], #1156	; 0x484
 970:	strhi	r8, [r4], #1156	; 0x484
 974:	svcvs	0x0084841f
 978:	strhi	r8, [r4], #1156	; 0x484
 97c:	strhi	r8, [r4], #1156	; 0x484
 980:	strhi	r8, [r4], #1156	; 0x484
 984:	strhi	r8, [r4], #1117	; 0x45d
 988:	strbhi	r7, [fp], #-590	; 0xfffffdb2
 98c:	strhi	r3, [r4], #1924	; 0x784
 990:	strhi	r8, [r4], #1156	; 0x484
 994:	addcs	r2, r4, #28, 16	; 0x1c0000
 998:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 99c:	movwcs	lr, #6092	; 0x17cc
 9a0:	strb	r9, [r9, r5, lsl #6]
 9a4:	movwcc	r9, #6922	; 0x1b0a
 9a8:	movwcs	r9, #4874	; 0x130a
 9ac:	strb	r9, [r3, ip, lsl #6]
 9b0:	blmi	ff6671d4 <set_scsi_pt_cdb@plt+0xff6668f8>
 9b4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
 9b8:	svc	0x0078f7ff
 9bc:	movwls	r1, #65027	; 0xfe03
 9c0:	ldmmi	r6, {r1, r3, r4, r5, r7, r9, fp, ip, lr, pc}^
 9c4:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 9c8:	svc	0x0022f7ff
 9cc:	bls	1f8ad0 <set_scsi_pt_cdb@plt+0x1f81f4>
 9d0:	ldmpl	r3, {r0, r4, r6, r7, r8, r9, fp, lr}^
 9d4:			; <UNDEFINED> instruction: 0xf7ff6818
 9d8:	stmib	sp, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}^
 9dc:	ldmib	sp, {r3, r8}^
 9e0:	blcs	da08 <set_scsi_pt_cdb@plt+0xd12c>
 9e4:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
 9e8:	stmiami	sp, {r1, r2, r5, r7, r9, fp, ip, lr, pc}^
 9ec:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 9f0:	svc	0x000ef7ff
 9f4:	movwcs	lr, #4139	; 0x102b
 9f8:	ldr	r9, [sp, sp, lsl #6]
 9fc:	blmi	ff1a7220 <set_scsi_pt_cdb@plt+0xff1a6944>
 a00:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
 a04:	svc	0x0052f7ff
 a08:	andls	r2, lr, pc, lsr r8
 a0c:	stmiami	r5, {r2, r4, r7, r8, fp, ip, lr, pc}^
 a10:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 a14:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
 a18:	bls	1f8a84 <set_scsi_pt_cdb@plt+0x1f81a8>
 a1c:	ldmpl	r3, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
 a20:			; <UNDEFINED> instruction: 0xf7ff6818
 a24:	strmi	lr, [fp], -r0, lsr #30
 a28:	addsmi	r2, r9, #0, 2
 a2c:			; <UNDEFINED> instruction: 0xf04f4602
 a30:	svclt	0x000830ff
 a34:			; <UNDEFINED> instruction: 0xf0c04290
 a38:			; <UNDEFINED> instruction: 0x4615811e
 a3c:	movwcs	lr, #6012	; 0x177c
 a40:	ldrb	r9, [r9, -fp, lsl #6]!
 a44:	strcs	r4, [r0], #-2232	; 0xfffff748
 a48:			; <UNDEFINED> instruction: 0xf7ff4478
 a4c:	bmi	fedfc5dc <set_scsi_pt_cdb@plt+0xfedfbd00>
 a50:	ldrbtmi	r4, [sl], #-2989	; 0xfffff453
 a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 a58:	subsmi	r9, sl, fp, lsr #22
 a5c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
 a60:	eorlt	r4, sp, r0, lsr #12
 a64:	svchi	0x00f0e8bd
 a68:	ldmmi	r1!, {r0, r9, sl, lr}
 a6c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 a70:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 a74:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
 a78:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 a7c:	blmi	febbaa20 <set_scsi_pt_cdb@plt+0xfebba144>
 a80:	bls	1d2298 <set_scsi_pt_cdb@plt+0x1d19bc>
 a84:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
 a88:	ble	611574 <set_scsi_pt_cdb@plt+0x610c98>
 a8c:			; <UNDEFINED> instruction: 0xf8581c4a
 a90:	adcsmi	r6, sl, #33	; 0x21
 a94:	ble	498b04 <set_scsi_pt_cdb@plt+0x498228>
 a98:	ldrmi	r4, [sp], -r8, lsr #25
 a9c:			; <UNDEFINED> instruction: 0xf858447c
 aa0:	strtmi	r1, [r0], -r2, lsr #32
 aa4:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
 aa8:	andcc	r6, r1, #2752512	; 0x2a0000
 aac:	adcsmi	r6, sl, #42	; 0x2a
 ab0:	stmiami	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
 ab4:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 ab8:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 abc:	blls	33a9e0 <set_scsi_pt_cdb@plt+0x33a104>
 ac0:			; <UNDEFINED> instruction: 0xf0002b00
 ac4:	blls	2e0d10 <set_scsi_pt_cdb@plt+0x2e0434>
 ac8:	cmnle	r8, r0, lsl #22
 acc:			; <UNDEFINED> instruction: 0xf0002e00
 ad0:	bls	2a0df8 <set_scsi_pt_cdb@plt+0x2a051c>
 ad4:	ldrtmi	r2, [r0], -r0, lsl #2
 ad8:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 adc:	blle	1e88300 <set_scsi_pt_cdb@plt+0x1e87a24>
 ae0:	blcs	276fc <set_scsi_pt_cdb@plt+0x26e20>
 ae4:	addhi	pc, r5, r0
 ae8:	vmovge.32	r4, d19[0]
 aec:	andne	lr, r8, #3620864	; 0x374000
 af0:	sxtab16mi	r4, lr, fp, ror #8
 af4:	blgt	3d254c <set_scsi_pt_cdb@plt+0x3d1c70>
 af8:	andeq	lr, pc, r6, lsl #17
 afc:	svceq	0x0000f1b9
 b00:	movwcs	sp, #16386	; 0x4002
 b04:	subcc	pc, sp, sp, lsl #17
 b08:			; <UNDEFINED> instruction: 0xb12b9b0d
 b0c:	umaalcc	pc, sp, sp, r8	; <UNPREDICTABLE>
 b10:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
 b14:	subcc	pc, sp, sp, lsl #17
 b18:	blx	fe7a7738 <set_scsi_pt_cdb@plt+0xfe7a6e5c>
 b1c:	blx	fe73d15c <set_scsi_pt_cdb@plt+0xfe73c880>
 b20:	stmib	sp, {r2, r3, r7, r9, ip, sp, lr, pc}^
 b24:	bls	388f6c <set_scsi_pt_cdb@plt+0x388690>
 b28:	blgt	ef3e4 <set_scsi_pt_cdb@plt+0xeeb08>
 b2c:			; <UNDEFINED> instruction: 0xf0029b0a
 b30:			; <UNDEFINED> instruction: 0xf8cd021f
 b34:			; <UNDEFINED> instruction: 0xf88d5056
 b38:			; <UNDEFINED> instruction: 0xf8cd205a
 b3c:			; <UNDEFINED> instruction: 0xf8cd004e
 b40:	blcs	4c90 <set_scsi_pt_cdb@plt+0x43b4>
 b44:	addshi	pc, sp, r0, asr #32
 b48:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
 b4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
 b50:	ldcge	0, cr13, [r7], {105}	; 0x69
 b54:	andscs	r4, r0, #51380224	; 0x3100000
 b58:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 b5c:	subcs	r4, r0, #34603008	; 0x2100000
 b60:			; <UNDEFINED> instruction: 0xf7ff4628
 b64:	cdpls	14, 0, cr14, cr10, cr12, {4}
 b68:	ldrtmi	r9, [r9], -pc, lsl #20
 b6c:	ldrtmi	r4, [r3], -r8, lsr #12
 b70:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 b74:	movwcs	r9, #2310	; 0x906
 b78:	strls	r9, [r2], -r0, lsl #8
 b7c:	tstcs	r1, r3, lsl #2
 b80:	ldmdbmi	r1!, {r0, r8, ip, pc}^
 b84:			; <UNDEFINED> instruction: 0x46024479
 b88:			; <UNDEFINED> instruction: 0xf7ff4628
 b8c:	mcrrne	14, 8, lr, r3, cr4
 b90:	adchi	pc, r1, r0
 b94:			; <UNDEFINED> instruction: 0xf0003002
 b98:	strcs	r8, [r0], #-141	; 0xffffff73
 b9c:			; <UNDEFINED> instruction: 0xf7ff4628
 ba0:	stccs	14, cr14, [r0], {92}	; 0x5c
 ba4:	ldrtmi	sp, [r8], -r3, asr #2
 ba8:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 bac:	vmlal.s8	q9, d0, d0
 bb0:	blls	2a0e1c <set_scsi_pt_cdb@plt+0x2a0540>
 bb4:	stccs	3, cr11, [r0], {91}	; 0x5b
 bb8:	strbtcs	fp, [r3], #-4024	; 0xfffff048
 bbc:	stmdami	r3!, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}^
 bc0:			; <UNDEFINED> instruction: 0xf7ff4478
 bc4:	stmdbmi	r2!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}^
 bc8:	stmdami	r2!, {sl, sp}^
 bcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 bd0:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
 bd4:	blls	2ba8c8 <set_scsi_pt_cdb@plt+0x2b9fec>
 bd8:	blcs	115dc <set_scsi_pt_cdb@plt+0x10d00>
 bdc:			; <UNDEFINED> instruction: 0x4638d171
 be0:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 be4:	strb	r4, [r4, r4, lsl #12]!
 be8:	blcs	2781c <set_scsi_pt_cdb@plt+0x26f40>
 bec:	svcge	0x006ef43f
 bf0:	blls	2bab9c <set_scsi_pt_cdb@plt+0x2ba2c0>
 bf4:	stmdbls	r8, {r0, sl, sp}
 bf8:	movwls	r9, #13314	; 0x3402
 bfc:	strbmi	r9, [r9], -r0, lsl #2
 c00:	bls	367840 <set_scsi_pt_cdb@plt+0x366f64>
 c04:			; <UNDEFINED> instruction: 0xf7ff9501
 c08:			; <UNDEFINED> instruction: 0x4604ee5e
 c0c:	ldmdami	r2, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
 c10:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
 c14:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 c18:	bicle	r2, ip, r0, lsl #16
 c1c:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
 c20:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
 c24:	stmdami	lr, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
 c28:			; <UNDEFINED> instruction: 0xf7ff4478
 c2c:	ldcge	13, cr14, [r7, #-968]	; 0xfffffc38
 c30:	cmpcs	r0, sl, lsl #22
 c34:	strtmi	r4, [sl], -r0, lsr #12
 c38:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
 c3c:	strtmi	r4, [r9], -r9, asr #16
 c40:			; <UNDEFINED> instruction: 0xf7ff4478
 c44:	ldrtmi	lr, [r8], -r6, ror #27
 c48:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
 c4c:	ble	fec0ac54 <set_scsi_pt_cdb@plt+0xfec0a378>
 c50:			; <UNDEFINED> instruction: 0xf7ff4240
 c54:			; <UNDEFINED> instruction: 0x4601ee1a
 c58:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
 c5c:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
 c60:	stmdami	r2, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
 c64:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 c68:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
 c6c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
 c70:	stcl	7, cr15, [lr, #1020]	; 0x3fc
 c74:	ldmdami	pc!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
 c78:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 c7c:	stcl	7, cr15, [r8, #1020]	; 0x3fc
 c80:	ldmdami	sp!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}
 c84:			; <UNDEFINED> instruction: 0xf8df4635
 c88:			; <UNDEFINED> instruction: 0xf04f80f4
 c8c:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
 c90:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
 c94:			; <UNDEFINED> instruction: 0xf81544f8
 c98:			; <UNDEFINED> instruction: 0xf1091b01
 c9c:	strbmi	r0, [r0], -r1, lsl #18
 ca0:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
 ca4:	svceq	0x0010f1b9
 ca8:	ldmdami	r5!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 cac:			; <UNDEFINED> instruction: 0xf7ff4478
 cb0:			; <UNDEFINED> instruction: 0xe749edb0
 cb4:			; <UNDEFINED> instruction: 0xf1a49c10
 cb8:	blcs	41910 <set_scsi_pt_cdb@plt+0x41034>
 cbc:	strcs	fp, [r0], #-3992	; 0xfffff068
 cc0:	ldrtmi	lr, [r8], -ip, ror #14
 cc4:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
 cc8:			; <UNDEFINED> instruction: 0x46024631
 ccc:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
 cd0:	ldc	7, cr15, [lr, #1020]	; 0x3fc
 cd4:	strtmi	lr, [r8], -r3, lsl #15
 cd8:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
 cdc:	stcl	7, cr15, [r8, #1020]	; 0x3fc
 ce0:	ldrb	r4, [fp, -r4, lsl #12]
 ce4:	strtmi	r4, [r0], -r4, asr #4
 ce8:	stcl	7, cr15, [lr, #1020]	; 0x3fc
 cec:	stmdami	r6!, {r0, r9, sl, lr}
 cf0:			; <UNDEFINED> instruction: 0xf7ff4478
 cf4:	strtmi	lr, [r0], -lr, lsl #27
 cf8:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
 cfc:	ldrb	r4, [r8, -r4, lsl #12]
 d00:	stc	7, cr15, [r0, #1020]	; 0x3fc
 d04:	andeq	r1, r1, r6, ror #12
 d08:	andeq	r0, r0, r4, ror r0
 d0c:	ldrdeq	r1, [r1], -r4
 d10:			; <UNDEFINED> instruction: 0x000005b6
 d14:	andeq	r1, r1, r8, lsr r6
 d18:	andeq	r0, r0, ip, lsl #1
 d1c:	andeq	r0, r0, sl, lsl sl
 d20:	ldrdeq	r0, [r0], -r6
 d24:	andeq	r0, r0, r2, lsl #10
 d28:	andeq	r0, r0, r8, ror #9
 d2c:	andeq	r1, r1, sl, lsl r5
 d30:	muleq	r0, r2, r9
 d34:			; <UNDEFINED> instruction: 0x000004ba
 d38:	andeq	r0, r0, r8, ror r0
 d3c:	andeq	r0, r0, r8, lsl #19
 d40:	andeq	r0, r0, sl, ror r4
 d44:	andeq	r0, r0, r4, lsl fp
 d48:	muleq	r0, r0, r9
 d4c:	andeq	r0, r0, r4, lsl #17
 d50:	andeq	r0, r0, ip, lsr #17
 d54:			; <UNDEFINED> instruction: 0x000008ba
 d58:	andeq	r0, r0, lr, asr #18
 d5c:	andeq	r0, r0, r6, asr r9
 d60:	andeq	r0, r0, r4, asr #17
 d64:	andeq	r0, r0, ip, ror #17
 d68:	strdeq	r0, [r0], -r2
 d6c:	andeq	r0, r0, r2, lsr r8
 d70:	andeq	r0, r0, r2, asr #5
 d74:	andeq	r0, r0, lr, ror r2
 d78:	andeq	r0, r0, r6, lsr r8
 d7c:	andeq	r0, r0, r0, asr r8
 d80:	andeq	r0, r0, r4, ror r7
 d84:	andeq	r0, r0, r2, ror #15
 d88:	andeq	r0, r0, ip, asr r8
 d8c:	bleq	3ced0 <set_scsi_pt_cdb@plt+0x3c5f4>
 d90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 d94:	strbtmi	fp, [sl], -r2, lsl #24
 d98:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 d9c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 da0:	ldrmi	sl, [sl], #776	; 0x308
 da4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 da8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 dac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 db0:			; <UNDEFINED> instruction: 0xf85a4b06
 db4:	stmdami	r6, {r0, r1, ip, sp}
 db8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 dbc:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
 dc0:	stc	7, cr15, [r6, #1020]	; 0x3fc
 dc4:	andeq	r1, r1, ip, lsr #3
 dc8:	andeq	r0, r0, r8, rrx
 dcc:	andeq	r0, r0, r0, lsl #1
 dd0:	andeq	r0, r0, r4, lsl #1
 dd4:	ldr	r3, [pc, #20]	; df0 <set_scsi_pt_cdb@plt+0x514>
 dd8:	ldr	r2, [pc, #20]	; df4 <set_scsi_pt_cdb@plt+0x518>
 ddc:	add	r3, pc, r3
 de0:	ldr	r2, [r3, r2]
 de4:	cmp	r2, #0
 de8:	bxeq	lr
 dec:	b	828 <__gmon_start__@plt>
 df0:	andeq	r1, r1, ip, lsl #3
 df4:	andeq	r0, r0, ip, ror r0
 df8:	blmi	1d2e18 <set_scsi_pt_cdb@plt+0x1d253c>
 dfc:	bmi	1d1fe4 <set_scsi_pt_cdb@plt+0x1d1708>
 e00:	addmi	r4, r3, #2063597568	; 0x7b000000
 e04:	andle	r4, r3, sl, ror r4
 e08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 e0c:	ldrmi	fp, [r8, -r3, lsl #2]
 e10:	svclt	0x00004770
 e14:			; <UNDEFINED> instruction: 0x000112b8
 e18:			; <UNDEFINED> instruction: 0x000112b4
 e1c:	andeq	r1, r1, r8, ror #2
 e20:	andeq	r0, r0, r0, ror r0
 e24:	stmdbmi	r9, {r3, fp, lr}
 e28:	bmi	252010 <set_scsi_pt_cdb@plt+0x251734>
 e2c:	bne	252018 <set_scsi_pt_cdb@plt+0x25173c>
 e30:	svceq	0x00cb447a
 e34:			; <UNDEFINED> instruction: 0x01a1eb03
 e38:	andle	r1, r3, r9, asr #32
 e3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 e40:	ldrmi	fp, [r8, -r3, lsl #2]
 e44:	svclt	0x00004770
 e48:	andeq	r1, r1, ip, lsl #5
 e4c:	andeq	r1, r1, r8, lsl #5
 e50:	andeq	r1, r1, ip, lsr r1
 e54:	andeq	r0, r0, r8, lsl #1
 e58:	blmi	2ae280 <set_scsi_pt_cdb@plt+0x2ad9a4>
 e5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 e60:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 e64:	blmi	26f418 <set_scsi_pt_cdb@plt+0x26eb3c>
 e68:	ldrdlt	r5, [r3, -r3]!
 e6c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 e70:			; <UNDEFINED> instruction: 0xf7ff6818
 e74:			; <UNDEFINED> instruction: 0xf7ffecb6
 e78:	blmi	1c0d7c <set_scsi_pt_cdb@plt+0x1c04a0>
 e7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 e80:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 e84:	andeq	r1, r1, r6, asr r2
 e88:	andeq	r1, r1, ip, lsl #2
 e8c:	andeq	r0, r0, ip, rrx
 e90:	muleq	r1, r2, r1
 e94:	andeq	r1, r1, r6, lsr r2
 e98:	svclt	0x0000e7c4
 e9c:	mvnsmi	lr, #737280	; 0xb4000
 ea0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 ea4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 ea8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 eac:	stc	7, cr15, [r2], {255}	; 0xff
 eb0:	blne	1d920ac <set_scsi_pt_cdb@plt+0x1d917d0>
 eb4:	strhle	r1, [sl], -r6
 eb8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ebc:	svccc	0x0004f855
 ec0:	strbmi	r3, [sl], -r1, lsl #8
 ec4:	ldrtmi	r4, [r8], -r1, asr #12
 ec8:	adcmi	r4, r6, #152, 14	; 0x2600000
 ecc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 ed0:	svclt	0x000083f8
 ed4:			; <UNDEFINED> instruction: 0x00010fb6
 ed8:	andeq	r0, r1, ip, lsr #31
 edc:	svclt	0x00004770

Disassembly of section .fini:

00000ee0 <.fini>:
 ee0:	push	{r3, lr}
 ee4:	pop	{r3, pc}
