/**
 * @file NRF24L01P.h
 * @version 1.0
 *
 * @section License
 * Copyright (C) 2013-2015, Mikael Patel
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * This file is a port from the Arduino Che Cosa project.
 */

#ifndef NRF24L01P_H
#define NRF24L01P_H

#include <iostream>
#include <cstddef>
#include <bcm2835.h>

#define	EIO			-5	/**< I/O error. */
#define	EINVAL		-22	/**< Invalid argument. */
#define	ETIME		-62	/**< Timer expired. */
#define	EMSGSIZE	-90	/**< Message too long. */

#ifndef UNUSED
#define UNUSED(x) (void) (x)
#endif

#ifndef _BV
#define _BV(x) (1 << x)
#endif

#pragma pack(1)

/**
 * Nordic Semiconductor nRF24L01+ Single Chip 2.4GHz Transceiver
 * device driver.
 *
 * @section Circuit
 * This is the pin-out for the NRF24L01+ module. NRF24L01+ is a low
 * voltage device (3V3) and input signals are 5V tolerant.
 *
 * @code
 *                          NRF24L01P
 *                       +------------+
 * (GND)---------------1-|GND         |
 * (3V3)---------------2-|VCC         |
 * (D9)----------------3-|CE          |
 * (D10)---------------4-|CSN         |
 * (D13/SCK)-----------5-|SCK         |
 * (D11/MOSI)----------6-|MOSI        |
 * (D12/MISO)----------7-|MISO        |
 * (D2/EXT0)-----------8-|IRQ         |
 *                       +------------+
 * @endcode
 *
 * @section References
 * 1. nRF24L01+ Product Specification (Rev. 1.0)
 * http://www.nordicsemi.com/kor/nordic/download_resource/8765/2/17776224
 */
class NRF24L01P {
public:
	/** Broadcast device address. */
	static const uint8_t BROADCAST = 0x00;

	/**
	 * Maximum size of payload on device.
	 */
	static const size_t DEVICE_PAYLOAD_MAX = 32;

	/**
	 * Maximum size of payload. The device allows 32 bytes payload.
	 * The source address one byte and port one byte as header.
	 */
	static const size_t PAYLOAD_MAX = DEVICE_PAYLOAD_MAX - 2;
	
	/**
	 * Default timeout (in ms) to ensure send() is never stuck forever waiting 
	 * for active IRQ (this can happen for an undetermined reason).
	 * 10ms is high enough, considering 15 retransmits * 500us = 7.5ms
	 */
	static const uint32_t DEFAULT_SEND_TIMEOUT = 10;

	/**
	 * Construct NRF transceiver with given channel and pin numbers
	 * for SPI slave select, activity enable and interrupt. Default
	 * in parenthesis (Standard/Mega Arduino/TinyX4).
	 * @param[in] net network address.
	 * @param[in] dev device address.
	 * @param[in] csn spi slave select pin number (default CS0).
	 * @param[in] ce chip enable activates pin number (default GPIO P1-22).
	 */
	NRF24L01P(uint16_t net, uint8_t dev,
			RPiGPIOPin csn = RPI_V2_GPIO_P1_24,
			RPiGPIOPin ce = RPI_V2_GPIO_P1_22,
			RPiGPIOPin irq = RPI_V2_GPIO_P1_18);

	virtual ~NRF24L01P();
	
	/**
	 * Get driver channel.
	 * @return channel.
	 */
	uint8_t get_channel() const {
		return (m_channel);
	}

	/**
	 * Get driver network address.
	 * @return network address.
	 */
	int16_t get_network_address() const {
		return (m_addr.network);
	}

	/**
	 * Get driver device address.
	 * @return device address.
	 */
	uint8_t get_device_address() const {
		return (m_addr.device);
	}

	/**
	 * Set network and device address. Do not use the broadcast
	 * address(0). Should be used before calling begin().
	 * @param[in] net network address.
	 * @param[in] dev device address.
	 */
	void set_address(int16_t net, uint8_t dev) {
		m_addr.network = net;
		m_addr.device = dev;
	}

	/**
	 * Set device transmission channel. Should be used before calling
	 * begin().
	 * @param[in] channel.
	 */
	void set_channel(uint8_t channel) {
		m_channel = channel;
	}

	/**
	 * Start up the device driver. Return true(1) if successful
	 * otherwise false(0).
	 * @param[in] config device configuration (default NULL).
	 */
	virtual void begin();

	/**
	 * Shut down the device driver. Return true(1) if successful
	 * otherwise false(0).
	 */
	virtual void end() {
		powerdown();
	}

	/**
	 * Set power up mode. Will initiate radio with necessary settings
	 * after power on reset.
	 */
	void powerup();

	/**
	 * Set standby mode.
	 */
	void standby();

	/**
	 * Set power down. Turn off radio and go into low power mode.
	 */
	void powerdown();

	/**
	 * Send message in given buffer, with given number of bytes. Returns
	 * number of bytes sent. Returns error code(-1) if number of bytes
	 * is greater than PAYLOAD_MAX. Return error code(-2) if fails to
	 * set transmit mode. Note that port numbers (128 and higher are
	 * reserved for system protocols).
	 * @param[in] dest destination network address.
	 * @param[in] port device port (or message type).
	 * @param[in] buf buffer to transmit.
	 * @param[in] len number of bytes in buffer.
	 * @return number of bytes send or negative error code.
	 */
	virtual int send(uint8_t dest, uint8_t port, const void* buf, size_t len, uint32_t ms = DEFAULT_SEND_TIMEOUT);

	/**
	 * Receive message and store into given buffer with given maximum
	 * size. The source network address is returned in the parameter src.
	 * Returns error code(-2) if no message is available and/or a
	 * timeout occured. Returns error code(-1) if the buffer size if to
	 * small for incoming message or if the receiver fifo has overflowed.
	 * Otherwise the actual number of received bytes is returned
	 * @param[out] src source network address.
	 * @param[out] port device port (or message type).
	 * @param[in] buf buffer to store incoming message.
	 * @param[in] count maximum number of bytes to receive.
	 * @param[in] ms maximum time out period.
	 * @return number of bytes received or negative error code.
	 */
	virtual int recv(uint8_t& src, uint8_t& port, void* buf, size_t count, uint32_t ms = 0L);

	/**
	 * Set output power level (-30..10 dBm)
	 * @param[in] dBm.
	 */
	void set_output_power_level(int8_t dBm);

	/**
	 * Return number of transmitted messages.
	 * @return transmitt count.
	 */
	uint16_t get_trans() const {
		return (m_trans);
	}

	/**
	 * Return number of retransmissions.
	 * @return retransmitt count.
	 */
	uint16_t get_retrans() const {
		return (m_retrans);
	}

	/**
	 * Return number of dropped messages.
	 * @return drop count.
	 */
	uint16_t get_drops() const {
		return (m_drops);
	}

	uint16_t get_missing_irq() const {
		return m_missing_irq;
	}
	
	/**
	 * Broadcast message in given buffer, with given number of bytes.
	 * Returns number of bytes sent if successful otherwise a negative
	 * error code.
	 * @param[in] port device port (or message type).
	 * @param[in] buf buffer to transmit.
	 * @param[in] len number of bytes in buffer.
	 * @return number of bytes send or negative error code.
	 */
	virtual int broadcast(uint8_t port, const void* buf, size_t len) {
		return (send(BROADCAST, port, buf, len));
	}

	/**
	 * Return true(1) if the latest received message was a broadcast
	 * otherwise false(0).
	 */
	bool is_broadcast() {
		return (m_dest == BROADCAST);
	}

protected:
	/**
	 * Network address together with port.
	 */
	struct addr_t {
		uint8_t device; //!< Device address (LSB).
		int16_t network; //!< Network address.

		/**
		 * Construct node address from given device and network
		 * address.
		 * @param[in] net network address.
		 * @param[in] dev device address.
		 */
		addr_t(int16_t net, uint8_t dev) {
			network = net;
			device = dev;
		}
	};

	/**
	 * NRF transceiver states (See chap. 6.1.1, fig. 4, pp. 22).
	 */
	enum State {
		POWER_DOWN_STATE = 0,
		STANDBY_STATE,
		RX_STATE,
		TX_STATE
	} __attribute__((packed));

	/**
	 * SPI Commands (See chap. 8.3.1, tab. 20, pp. 51).
	 */
	enum Command {
		R_REGISTER = 0x00, //!< Read command and status register.
		W_REGISTER = 0x20, //!< Write command and status register.
		REG_MASK = 0x1f, //!< Mask register address (5b).
		
		R_RX_PAYLOAD = 0x61, //!< Read RX payload.
		W_TX_PAYLOAD = 0xa0, //!< Write TX payload.
		
		FLUSH_TX = 0xe1, //!< Flush TX FIFO.
		FLUSH_RX = 0xe2, //!< Flush RX FIFO.
		
		REUSE_TX_PL = 0xe3, //!< Reuse last transmitted payload.
		
		R_RX_PL_WID = 0x60, //!< Read RX payload width.
		
		W_ACK_PAYLOAD = 0xa8, //!< Write TX payload with ACK (3 bit addr).
		PIPE_MASK = 0x07, //!< Mask pipe address.
		
		W_TX_PAYLOAD_NO_ACK = 0xb0, //!< Disable AUTOACK on this specific packet.
		NOP = 0xff //!< No operation, return status.
	} __attribute__((packed));

	/**
	 * Issue read command register.
	 * @param[in] cmd command.
	 * @return command value.
	 */
	uint8_t read(Command cmd);

	/**
	 * Read command values into given buffer.
	 * @param[in] cmd command.
	 * @param[in] buf buffer for read data.
	 * @param[in] size number of bytes to read.
	 */
	void read(Command cmd, void* buf, size_t size);

	/**
	 * Issue command.
	 * @param[in] cmd command.
	 */
	void write(Command cmd);

	/**
	 * Write command and value.
	 * @param[in] cmd command.
	 * @param[in] data new setting.
	 */
	void write(Command cmd, uint8_t data);

	/**
	 * Write command and values from given buffer.
	 * @param[in] cmd command.
	 * @param[in] buf buffer with data to write.
	 * @param[in] size number of bytes to write.
	 */
	void write(Command cmd, const void* buf, size_t size);

	/**
	 * NRF transceiver registers map (See chap. 9, tab. 28, pp. 57).
	 */
	enum Register {
		CONFIG = 0x00, //!< Configuration register.
		EN_AA = 0x01, //!< Enable auto acknowledgement.
		EN_RXADDR = 0x02, //!< Enable rx addresses.
		SETUP_AW = 0x03, //!< Setup of address width.
		SETUP_RETR = 0x04, //!< Setup of auto retransmission.
		RF_CH = 0x05, //!< RF channel.
		RF_SETUP = 0x06, //!< RF setup register.
		STATUS = 0x07, //!< Status register.
		OBSERVE_TX = 0x08, //!< Transmit observe register.
		RPD = 0x09, //!< Received power detector.
		RX_ADDR_P0 = 0x0a, //!< Receive address data pipe 0.
		RX_ADDR_P1 = 0x0b, //!< - data pipe 1.
		RX_ADDR_P2 = 0x0c, //!< - data pipe 2.
		RX_ADDR_P3 = 0x0d, //!< - data pipe 3.
		RX_ADDR_P4 = 0x0e, //!< - data pipe 4.
		RX_ADDR_P5 = 0x0f, //!< - data pipe 5.
		TX_ADDR = 0x10, //!< Transmit address.
		RX_PW_P0 = 0x11, //!< Number of bytes in RX payload in data pipe 0.
		RX_PW_P1 = 0x12, //!< - data pipe 1.
		RX_PW_P2 = 0x13, //!< - data pipe 2.
		RX_PW_P3 = 0x14, //!< - data pipe 3.
		RX_PW_P4 = 0x15, //!< - data pipe 4.
		RX_PW_P5 = 0x16, //!< - data pipe 5.
		FIFO_STATUS = 0x17, //!< FIFO status register.
		DYNPD = 0x1c, //!< Enable dynamic payload length.
		FEATURE = 0x1d //!< Feature register.
	} __attribute__((packed));

	/**
	 * Register CONFIG bitfields, configuration.
	 */
	enum {
		MASK_RX_DR = 6, //!< Mask interrupt caused by RX_DR.
		MASK_TX_DS = 5, //!< Mask interrupt caused by TX_DS.
		MASK_MAX_RT = 4, //!< Mask interrupt caused byt MAX_RT.
		EN_CRC = 3, //!< Enable CRC.
		CRCO = 2, //!< CRC encoding scheme (2/1 bytes CRC).
		PWR_UP = 1, //!< Power up/down.
		PRIM_RX = 0, //!< RX/TX control (PRX/PTX).
	} __attribute__((packed));

	enum {
		POWER_DOWN = 0, //!< PWR_UP bit settings.
		POWER_UP = _BV(PWR_UP)
	} __attribute__((packed));

	/**
	 * Register EN_AA bitfields, auto acknowledgement.
	 */
	enum {
		ENAA_P5 = 5, //!< Enable auto acknowledgement data pipe 5.
		ENAA_P4 = 4, //!< - data pipe 4.
		ENAA_P3 = 3, //!< - data pipe 3.
		ENAA_P2 = 2, //!< - data pipe 2.
		ENAA_P1 = 1, //!< - data pipe 1.
		ENAA_P0 = 0, //!< - data pipe 0.
		ENAA_PA = 0x3f //!< Enable all auto ack on all data pipes.
	} __attribute__((packed));

	/**
	 * Register EN_RXADDR bitfields, enable receive pipe.
	 */
	enum {
		ERX_P5 = 5, //!< Enable data pipe 5.
		ERX_P4 = 4, //!< - data pipe 4.
		ERX_P3 = 3, //!< - data pipe 3.
		ERX_P2 = 2, //!< - data pipe 2.
		ERX_P1 = 1, //!< - data pipe 1.
		ERX_P0 = 0, //!< - data pipe 0.
		ERX_PA = 0x3f //!< Enable all data pipes.
	} __attribute__((packed));

	/**
	 * Register SETUP_AW bitfields, setup address width (3..5).
	 */
	enum {
		AW = 0, //!< RX/TX address field width (bits 2).
		AW_3BYTES = 1, //!< 3 bytes.
		AW_4BYTES = 2, //!< 4 bytes.
		AW_5BYTES = 3 //!< 5 bytes.
	} __attribute__((packed));

	/**
	 * Register SETUP_RETR bitfields, configure retransmission.
	 */
	enum {
		ARD = 4, //!< Auto retransmit delay (bits 4).
		//!< - delay * 250 us (250..4000 us).
		DEFAULT_ARD = 1, //!< Default auto retransmit delay (500 us)
		ARC = 0, //!< Auto retransmit count (bits 4).
		//!< - retransmit count (0..15).
		DEFAULT_ARC = 15 //!< Default auto retransmit count (15)
	} __attribute__((packed));

	/**
	 * Register RF_SETUP bitfields, radio configuration.
	 */
	enum {
		CONT_WAVE = 7, //!< Continuous carrier transmit.
		RF_DR_LOW = 5, //!< Set RF data rate to 250 kbps.
		PLL_LOCK_SIGNAL = 4, //!< Force PLL lock signal.
		RF_DR_HIGH = 3, //!< Air data bitrate (2 Mbps).
		RF_PWR = 1 //!< Set RF output power in TX mode (bits 2).
	} __attribute__((packed));

	/**
	 * Transmission rates RF_DR_LOW/RF_DR_HIGH values, radio bit-rate.
	 */
	enum {
		RF_DR_1MBPS = 0, //!< 1 Mbps.
		RF_DR_2MBPS = _BV(RF_DR_HIGH), //!< 2 Mbps.
		RF_DR_250KBPS = _BV(RF_DR_LOW) //!< 250 Kbps.
	} __attribute__((packed));

	/**
	 * Output power RF_PWR values, radio power setting.
	 */
	enum {
		RF_PWR_18DBM = 0, //!< -18dBm.
		RF_PWR_12DBM = 2, //!< -12dBm.
		RF_PWR_6DBM = 4, //!< -6dBm.
		RF_PWR_0DBM = 6 //!<  0dBm.
	} __attribute__((packed));

	/**
	 * Register STATUS bitfields.
	 */
	enum {
		RX_DR = 6, //!< Data ready RX FIFO interrupt.
		TX_DS = 5, //!< Data send TX FIFO interrupt.
		MAX_RT = 4, //!< Maximum number of TX retransmits interrupt.
		RX_P_NO = 1, //!< Data pipe number for available payload (3b).
		RX_P_NO_MASK = 0x0e, //!< Mask pipe number.
		RX_P_NO_NONE = 0x07, //!< No pipe.
		TX_FIFO_FULL = 0 //!< TX FIFO full flag.
	} __attribute__((packed));

	/**
	 * Register STATUS data type.
	 */
	union status_t {
		uint8_t as_byte; //!< Byte representation of status.

		struct {
			uint8_t tx_full : 1; //!< TX FIFO full.
			uint8_t rx_p_no : 3; //!< Data pipe number for available payload.
			uint8_t max_rt : 1; //!< Max number of TX retransmit interrupt.
			uint8_t tx_ds : 1; //!< Data send TX FIFO interrupt.
			uint8_t rx_dr : 1; //!< Data ready RX FIFO interrupt.
			uint8_t reserved : 1;
		};

		/**
		 * Construct status from register reading.
		 * @param[in] value register reading.
		 */
		status_t(uint8_t value) {
			as_byte = value;
		}
	};

	/**
	 * Register OBSERVE_TX bitfields, performance statistics.
	 */
	enum {
		PLOS_CNT = 4, //!< Count lost packets (bits 4).
		ARC_CNT = 0 //!< Count retransmitted packets (bits 4).
	} __attribute__((packed));

	/**
	 * Register OBSERVE_TX data type, performance statistics.
	 */
	union observe_tx_t {
		uint8_t as_byte; //!< Byte representation of performance statistics.

		struct {
			uint8_t arc_cnt : 4; //!< Count retransmitted packets.
			uint8_t plos_cnt : 4; //!< Count lost packets.
		};

		/**
		 * Construct transmitter performance statistics from register
		 * reading.
		 * @param[in] value register reading.
		 */
		observe_tx_t(uint8_t value) {
			as_byte = value;
		}
	};

	/**
	 * Register FIFO_STATUS bitfields, transmission queue status.
	 */
	enum {
		TX_REUSE = 6, //!< Reuse last transmitted data packat.
		TX_FULL = 5, //!< TX FIFO full flag.
		TX_EMPTY = 4, //!< TX FIFO empty flag.
		RX_FULL = 1, //!< RX FIFO full flag.
		RX_EMPTY = 0, //!< RX FIFO empty flag.
	} __attribute__((packed));

	/**
	 * Register FIFO_STATUS data type, transmission queue status.
	 */
	union fifo_status_t {
		uint8_t as_byte; //!< Byte representation of fifo status.

		struct {
			uint8_t rx_empty : 1; //!< RX FIFO empty flag.
			uint8_t rx_full : 1; //!< RX FIFO full flag.
			uint8_t reserved1 : 2;
			uint8_t tx_empty : 1; //!< TX FIFO empty flag.
			uint8_t tx_full : 1; //!< TX FIFO full flag.
			uint8_t tx_reuse : 1; //!< Reuse last transmitted data packat.
			uint8_t reserved2 : 1;
		};

		/**
		 * Construct transmitter queue status from register reading.
		 * @param[in] value register reading.
		 */
		fifo_status_t(uint8_t value) {
			as_byte = value;
		}
	};

	/**
	 * Register DYNPD bitfields.
	 */
	enum {
		DPL_P5 = 5, //!< Enable dynamic payload length data pipe 5.
		DPL_P4 = 4, //!< - data pipe 4.
		DPL_P3 = 3, //!< - data pipe 3.
		DPL_P2 = 2, //!< - data pipe 2.
		DPL_P1 = 1, //!< - data pipe 1.
		DPL_P0 = 0, //!< - data pipe 0.
		DPL_PA = 0x3f //!< Enable dynamic payload length on all pipes.
	} __attribute__((packed));

	/**
	 * Register FEATURE bitfields.
	 */
	enum {
		EN_DPL = 2, //!< Enable dynamic payload length.
		EN_ACK_PAY = 1, //!< Enable payload with ACK.
		EN_DYN_ACK = 0 //!< Enable the W_TX_PAYLOAD_NOACK command.
	} __attribute__((packed));

	/**
	 * Read register value. Issue R_REGISTER command with given
	 * register and read value.
	 * @param[in] reg register address.
	 * @return register value.
	 */
	uint8_t read(Register reg) {
		return (read((Command) (R_REGISTER | (REG_MASK & reg))));
	}

	/**
	 * Read register values. Issue R_REGISTER command with given
	 * register and write given buffer.
	 * @param[in] reg register address.
	 * @param[in] buf buffer for read data.
	 * @param[in] size number of bytes to read.
	 */
	void read(Register reg, void* buf, size_t size) {
		read((Command) (R_REGISTER | (REG_MASK & reg)), buf, size);
	}

	/**
	 * Write command and value. Issue W_REGISTER command with register
	 * and write data.
	 * @param[in] reg register address.
	 * @param[in] data new setting.
	 * @return status.
	 */
	void write(Register reg, uint8_t data) {
		if (m_state != POWER_DOWN_STATE && m_state != STANDBY_STATE)
			std::cout << "WWW" << std::hex << reg << std::flush;
		write((Command) (W_REGISTER | (REG_MASK & reg)), data);
	}

	/**
	 * Write command and values. Issue W_REGISTER command with register
	 * and write data from given buffer.
	 * @param[in] reg register address.
	 * @param[in] buf buffer with data to write.
	 * @param[in] size number of bytes to write.
	 * @return status.
	 */
	void write(Register reg, const void* buf, size_t size) {
		write((Command) (W_REGISTER | (REG_MASK & reg)), buf, size);
	}

	/**
	 * Timing information (ch. 6.1.7, tab. 16, pp. 24).
	 */
	static const uint16_t Tpd2stby_ms = 3;
	static const uint16_t Tstby2a_us = 130;
	static const uint16_t Thce_us = 10;

	/**
	 * Configuration max values.
	 */
	enum {
		AW_MAX = 5, //!< Max address width in bytes.
		PIPE_MAX = 6, //!< Max number of pipes.
	} __attribute__((packed));

	/**
	 * Read status. Issue NOP command to read status.
	 * @return status.
	 */
	status_t read_status();

	/**
	 * Read FIFO status. Issue FIFO_STATUS command to read status.
	 * @return fifo status.
	 */
	fifo_status_t read_fifo_status() {
		return (read(FIFO_STATUS));
	}

	/**
	 * Read transmission status. Issue OBSERVE_TX command to read
	 * status.
	 * @return observe tx status.
	 */
	observe_tx_t read_observe_tx() {
		return (read(OBSERVE_TX));
	}

	int read_fifo_payload(uint8_t& src, uint8_t& port, void* buf, size_t count);
	
	bool wait_for_irq(uint32_t max_ms, bool update_missing_irq);

	static const uint8_t DEFAULT_CHANNEL = 64;
	
	uint8_t m_channel; //!< Current channel (device dependent.
	addr_t m_addr; //!< Current network and device address.
	uint8_t m_dest; //!< Latest message destination device address.

	RPiGPIOPin m_csn;
	RPiGPIOPin m_ce; //!< Chip enable activity RX/TX select pin.
	RPiGPIOPin m_irq;
	status_t m_status; //!< Latest status.
	State m_state; //!< Transceiver state.

	uint16_t m_trans; //!< Send count.
	uint16_t m_retrans; //!< Retransmittion count.
	uint16_t m_drops; //!< Dropped messages.
	uint16_t m_missing_irq;
};

#endif
