

================================================================
== Vivado HLS Report for 'randombytes'
================================================================
* Date:           Thu May 14 22:22:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13347|    18671| 0.133 ms | 0.187 ms |  13347|  18671|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 2     |       32|       32|            2|          -|          -|      16|    no    |
        |- Loop 3     |     9912|    13905| 3304 ~ 4635 |          -|          -|       3|    no    |
        | + Loop 3.1  |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 4     |       64|       64|            2|          -|          -|      32|    no    |
        |- Loop 5     |       32|       32|            2|          -|          -|      16|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 13 
9 --> 10 11 
10 --> 9 11 
11 --> 12 
12 --> 8 
13 --> 14 15 
14 --> 13 
15 --> 16 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block = alloca [16 x i8], align 16"   --->   Operation 17 'alloca' 'block' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp = alloca [48 x i8], align 16"   --->   Operation 18 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %1" [NIST-KATs/rng.c:246]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 15, %0 ], [ %j, %3 ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i5 %j_0 to i32" [NIST-KATs/rng.c:246]   --->   Operation 21 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_0, i32 4)" [NIST-KATs/rng.c:246]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit1.loopexit, label %2" [NIST-KATs/rng.c:246]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i32 %sext_ln246 to i64" [NIST-KATs/rng.c:249]   --->   Operation 25 'zext' 'zext_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln249" [NIST-KATs/rng.c:249]   --->   Operation 26 'getelementptr' 'DRBG_ctx_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:249]   --->   Operation 27 'load' 'DRBG_ctx_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 29 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:249]   --->   Operation 29 'load' 'DRBG_ctx_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (1.24ns)   --->   "%icmp_ln249 = icmp eq i8 %DRBG_ctx_V_load, -1" [NIST-KATs/rng.c:249]   --->   Operation 30 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %3, label %4" [NIST-KATs/rng.c:249]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:250]   --->   Operation 32 'store' <Predicate = (icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%j = add i5 %j_0, -1" [NIST-KATs/rng.c:246]   --->   Operation 33 'add' 'j' <Predicate = (icmp_ln249)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/rng.c:246]   --->   Operation 34 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.71ns)   --->   "%add_ln252 = add i8 %DRBG_ctx_V_load, 1" [NIST-KATs/rng.c:252]   --->   Operation 35 'add' 'add_ln252' <Predicate = (!icmp_ln249)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.75ns)   --->   "store i8 %add_ln252, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:252]   --->   Operation 36 'store' <Predicate = (!icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit1" [NIST-KATs/rng.c:253]   --->   Operation 37 'br' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:256]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:256]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [1/1] (1.35ns)   --->   "br label %5" [NIST-KATs/rng.c:269]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ 0, %.loopexit1 ], [ %loop, %6 ]"   --->   Operation 41 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.21ns)   --->   "%icmp_ln269 = icmp eq i5 %loop_0, -16" [NIST-KATs/rng.c:269]   --->   Operation 42 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.54ns)   --->   "%loop = add i5 %loop_0, 1" [NIST-KATs/rng.c:269]   --->   Operation 44 'add' 'loop' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln269, label %.preheader7.preheader, label %6" [NIST-KATs/rng.c:269]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %loop_0 to i64" [NIST-KATs/rng.c:270]   --->   Operation 46 'zext' 'zext_ln270' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln270" [NIST-KATs/rng.c:270]   --->   Operation 47 'getelementptr' 'block_addr' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 48 'load' 'block_load' <Predicate = (!icmp_ln269)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (1.35ns)   --->   "br label %.preheader7" [NIST-KATs/rng.c:287]   --->   Operation 49 'br' <Predicate = (icmp_ln269)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 50 [1/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 50 'load' 'block_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [32 x i8]* %x, i64 0, i64 %zext_ln270" [NIST-KATs/rng.c:270]   --->   Operation 51 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.75ns)   --->   "store i8 %block_load, i8* %x_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br label %5" [NIST-KATs/rng.c:269]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i_4, %.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln287 = icmp eq i2 %i_0, -1" [NIST-KATs/rng.c:287]   --->   Operation 55 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 56 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.20ns)   --->   "%i_4 = add i2 %i_0, 1" [NIST-KATs/rng.c:287]   --->   Operation 57 'add' 'i_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln287, label %.preheader4.preheader, label %.preheader5.preheader" [NIST-KATs/rng.c:287]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.35ns)   --->   "br label %.preheader5" [NIST-KATs/rng.c:290]   --->   Operation 59 'br' <Predicate = (!icmp_ln287)> <Delay = 1.35>
ST_8 : Operation 60 [1/1] (1.35ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:306]   --->   Operation 60 'br' <Predicate = (icmp_ln287)> <Delay = 1.35>

State 9 <SV = 7> <Delay = 1.75>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%j1_0 = phi i5 [ %j_1, %8 ], [ 15, %.preheader5.preheader ]"   --->   Operation 61 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i5 %j1_0 to i32" [NIST-KATs/rng.c:290]   --->   Operation 62 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j1_0, i32 4)" [NIST-KATs/rng.c:290]   --->   Operation 63 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %7" [NIST-KATs/rng.c:290]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i32 %sext_ln290 to i64" [NIST-KATs/rng.c:292]   --->   Operation 66 'zext' 'zext_ln292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr_1 = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln292" [NIST-KATs/rng.c:292]   --->   Operation 67 'getelementptr' 'DRBG_ctx_V_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load_1 = load i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:292]   --->   Operation 68 'load' 'DRBG_ctx_V_load_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.22>
ST_10 : Operation 70 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load_1 = load i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:292]   --->   Operation 70 'load' 'DRBG_ctx_V_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 71 [1/1] (1.24ns)   --->   "%icmp_ln292 = icmp eq i8 %DRBG_ctx_V_load_1, -1" [NIST-KATs/rng.c:292]   --->   Operation 71 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln292, label %8, label %9" [NIST-KATs/rng.c:292]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:293]   --->   Operation 73 'store' <Predicate = (icmp_ln292)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 74 [1/1] (1.54ns)   --->   "%j_1 = add i5 %j1_0, -1" [NIST-KATs/rng.c:290]   --->   Operation 74 'add' 'j_1' <Predicate = (icmp_ln292)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader5" [NIST-KATs/rng.c:290]   --->   Operation 75 'br' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.71ns)   --->   "%add_ln295 = add i8 %DRBG_ctx_V_load_1, 1" [NIST-KATs/rng.c:295]   --->   Operation 76 'add' 'add_ln295' <Predicate = (!icmp_ln292)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (1.75ns)   --->   "store i8 %add_ln295, i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:295]   --->   Operation 77 'store' <Predicate = (!icmp_ln292)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit" [NIST-KATs/rng.c:296]   --->   Operation 78 'br' <Predicate = (!icmp_ln292)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [NIST-KATs/rng.c:299]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:299]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:299]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader7" [NIST-KATs/rng.c:287]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.75>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ %i, %10 ], [ 0, %.preheader4.preheader ]"   --->   Operation 83 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.22ns)   --->   "%icmp_ln306 = icmp eq i6 %i_2, -32" [NIST-KATs/rng.c:306]   --->   Operation 84 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 85 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (1.60ns)   --->   "%i = add i6 %i_2, 1" [NIST-KATs/rng.c:306]   --->   Operation 86 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %.preheader.preheader, label %10" [NIST-KATs/rng.c:306]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i6 %i_2 to i64" [NIST-KATs/rng.c:307]   --->   Operation 88 'zext' 'zext_ln307' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln307" [NIST-KATs/rng.c:307]   --->   Operation 89 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 90 'load' 'temp_load' <Predicate = (!icmp_ln306)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 91 [1/1] (1.35ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:308]   --->   Operation 91 'br' <Predicate = (icmp_ln306)> <Delay = 1.35>

State 14 <SV = 8> <Delay = 3.51>
ST_14 : Operation 92 [1/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 92 'load' 'temp_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%DRBG_ctx_Key_addr = getelementptr [32 x i8]* @DRBG_ctx_Key, i64 0, i64 %zext_ln307" [NIST-KATs/rng.c:307]   --->   Operation 93 'getelementptr' 'DRBG_ctx_Key_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (1.75ns)   --->   "store i8 %temp_load, i8* %DRBG_ctx_Key_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 94 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:306]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 2.18>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ %i_1, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 96 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (1.21ns)   --->   "%icmp_ln308 = icmp eq i5 %i_3, -16" [NIST-KATs/rng.c:308]   --->   Operation 97 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 98 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.54ns)   --->   "%i_1 = add i5 %i_3, 1" [NIST-KATs/rng.c:308]   --->   Operation 99 'add' 'i_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln308, label %12, label %11" [NIST-KATs/rng.c:308]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i_3)" [NIST-KATs/rng.c:309]   --->   Operation 101 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i6 %or_ln to i64" [NIST-KATs/rng.c:309]   --->   Operation 102 'zext' 'zext_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln309" [NIST-KATs/rng.c:309]   --->   Operation 103 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 104 [2/2] (1.75ns)   --->   "%temp_load_1 = load i8* %temp_addr_1, align 1" [NIST-KATs/rng.c:309]   --->   Operation 104 'load' 'temp_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:310]   --->   Operation 105 'load' 'DRBG_ctx_reseed_coun' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (2.18ns)   --->   "%add_ln310 = add nsw i32 %DRBG_ctx_reseed_coun, 1" [NIST-KATs/rng.c:310]   --->   Operation 106 'add' 'add_ln310' <Predicate = (icmp_ln308)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "store i32 %add_ln310, i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:310]   --->   Operation 107 'store' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 108 'ret' <Predicate = (icmp_ln308)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 3.51>
ST_16 : Operation 109 [1/2] (1.75ns)   --->   "%temp_load_1 = load i8* %temp_addr_1, align 1" [NIST-KATs/rng.c:309]   --->   Operation 109 'load' 'temp_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i5 %i_3 to i64" [NIST-KATs/rng.c:309]   --->   Operation 110 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr_2 = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln309_1" [NIST-KATs/rng.c:309]   --->   Operation 111 'getelementptr' 'DRBG_ctx_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (1.75ns)   --->   "store i8 %temp_load_1, i8* %DRBG_ctx_V_addr_2, align 1" [NIST-KATs/rng.c:309]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:308]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:246) [16]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:246) [16]  (0 ns)
	'getelementptr' operation ('DRBG_ctx_V_addr', NIST-KATs/rng.c:249) [23]  (0 ns)
	'load' operation ('DRBG_ctx_V_load', NIST-KATs/rng.c:249) on array 'DRBG_ctx_V' [24]  (1.75 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'load' operation ('DRBG_ctx_V_load', NIST-KATs/rng.c:249) on array 'DRBG_ctx_V' [24]  (1.75 ns)
	'add' operation ('add_ln252', NIST-KATs/rng.c:252) [32]  (1.72 ns)
	'store' operation ('store_ln252', NIST-KATs/rng.c:252) of variable 'add_ln252', NIST-KATs/rng.c:252 on array 'DRBG_ctx_V' [33]  (1.75 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop') with incoming values : ('loop', NIST-KATs/rng.c:269) [41]  (1.35 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', NIST-KATs/rng.c:269) [41]  (0 ns)
	'getelementptr' operation ('block_addr', NIST-KATs/rng.c:270) [48]  (0 ns)
	'load' operation ('block_load', NIST-KATs/rng.c:270) on array 'block' [49]  (1.75 ns)

 <State 7>: 3.51ns
The critical path consists of the following:
	'load' operation ('block_load', NIST-KATs/rng.c:270) on array 'block' [49]  (1.75 ns)
	'store' operation ('store_ln270', NIST-KATs/rng.c:270) of variable 'block_load', NIST-KATs/rng.c:270 on array 'x' [51]  (1.75 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:290) [64]  (1.35 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:290) [64]  (0 ns)
	'getelementptr' operation ('DRBG_ctx_V_addr_1', NIST-KATs/rng.c:292) [71]  (0 ns)
	'load' operation ('DRBG_ctx_V_load_1', NIST-KATs/rng.c:292) on array 'DRBG_ctx_V' [72]  (1.75 ns)

 <State 10>: 5.23ns
The critical path consists of the following:
	'load' operation ('DRBG_ctx_V_load_1', NIST-KATs/rng.c:292) on array 'DRBG_ctx_V' [72]  (1.75 ns)
	'add' operation ('add_ln295', NIST-KATs/rng.c:295) [80]  (1.72 ns)
	'store' operation ('store_ln295', NIST-KATs/rng.c:295) of variable 'add_ln295', NIST-KATs/rng.c:295 on array 'DRBG_ctx_V' [81]  (1.75 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:306) [92]  (0 ns)
	'getelementptr' operation ('temp_addr', NIST-KATs/rng.c:307) [99]  (0 ns)
	'load' operation ('temp_load', NIST-KATs/rng.c:307) on array 'temp' [100]  (1.75 ns)

 <State 14>: 3.51ns
The critical path consists of the following:
	'load' operation ('temp_load', NIST-KATs/rng.c:307) on array 'temp' [100]  (1.75 ns)
	'store' operation ('store_ln307', NIST-KATs/rng.c:307) of variable 'temp_load', NIST-KATs/rng.c:307 on array 'DRBG_ctx_Key' [102]  (1.75 ns)

 <State 15>: 2.18ns
The critical path consists of the following:
	'load' operation ('DRBG_ctx_reseed_coun', NIST-KATs/rng.c:310) on global variable 'DRBG_ctx_reseed_counter' [122]  (0 ns)
	'add' operation ('add_ln310', NIST-KATs/rng.c:310) [123]  (2.18 ns)

 <State 16>: 3.51ns
The critical path consists of the following:
	'load' operation ('temp_load_1', NIST-KATs/rng.c:309) on array 'temp' [116]  (1.75 ns)
	'store' operation ('store_ln309', NIST-KATs/rng.c:309) of variable 'temp_load_1', NIST-KATs/rng.c:309 on array 'DRBG_ctx_V' [119]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
