#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  2 17:56:20 2021
# Process ID: 10180
# Current directory: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent928 F:\2_FPGA_Projects\2_Advanced_Projects\1_2FSK_UART\FSK_Modulation_Project\FSK_Modulation_Project.xpr
# Log file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/vivado.log
# Journal file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.926 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  2 17:59:50 2021...
