# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do DTOUCH_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/DTOUCH {C:/intelFPGA_lite/DTOUCH/DTOUCH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:48 on Dec 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/DTOUCH" C:/intelFPGA_lite/DTOUCH/DTOUCH.v 
# -- Compiling module DTOUCH
# 
# Top level modules:
# 	DTOUCH
# End time: 23:52:48 on Dec 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/DTOUCH {C:/intelFPGA_lite/DTOUCH/DTOUCH_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:48 on Dec 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/DTOUCH" C:/intelFPGA_lite/DTOUCH/DTOUCH_tb.v 
# -- Compiling module DTOUCH_tb
# 
# Top level modules:
# 	DTOUCH_tb
# End time: 23:52:49 on Dec 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  DTOUCH_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" DTOUCH_tb 
# Start time: 23:52:49 on Dec 17,2018
# Loading work.DTOUCH_tb
# Loading work.DTOUCH
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
run
# Break key hit
# Break key hit
run -all
run -continue
# Break key hit
# Break key hit
# Break key hit
restart
run
# GetModuleFileName: 找不到指定的模块。
# 
# 
run
run
run
run
run
run
run
run -continue
run
run -all
# Break key hit
# Simulation stop requested.
# Break key hit
restart
restart
run
# GetModuleFileName: 找不到指定的模块。
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run
restart
run
# GetModuleFileName: 找不到指定的模块。
# 
# 
run
run
run
run
run
run
run
run
run
run -continue
run -continue
run -all
# End time: 23:59:39 on Dec 17,2018, Elapsed time: 0:06:50
# Errors: 0, Warnings: 0
