

================================================================
== Vitis HLS Report for 'compute_result_16_10_45_22_48_16_s'
================================================================
* Date:           Thu Mar 25 14:59:50 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.459 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 33.335 ns | 33.335 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     178|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      24|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|     332|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     332|     211|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_36s_36s_71_1_0_U187  |mul_36s_36s_71_1_0  |        0|   4|  0|  24|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   4|  0|  24|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_submuladd_20s_18s_16s_32s_32_4_0_U190  |ama_submuladd_20s_18s_16s_32s_32_4_0  | i0 + (i1 - i2) * i3 |
    |mac_muladd_18s_16s_32s_32_4_0_U191         |mac_muladd_18s_16s_32s_32_4_0         |     i0 + i1 * i2    |
    |mul_mul_18s_16s_32_4_0_U188                |mul_mul_18s_16s_32_4_0                |       i0 * i1       |
    |mul_mul_18s_16s_32_4_0_U189                |mul_mul_18s_16s_32_4_0                |       i0 * i1       |
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ret_V_6_fu_236_p2       |     +    |   0|  0|  39|          32|          32|
    |ret_V_5_fu_170_p2       |     -    |   0|  0|  43|          36|          36|
    |ret_V_fu_154_p2         |     -    |   0|  0|  43|          36|          36|
    |sub_ln1193_4_fu_217_p2  |     -    |   0|  0|  27|          20|          20|
    |sub_ln1193_fu_207_p2    |     -    |   0|  0|  26|          18|          19|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 178|         142|         143|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_int_reg              |  15|   0|   15|          0|
    |fracI_int_reg                  |  24|   0|   24|          0|
    |fracJ_int_reg                  |  24|   0|   24|          0|
    |i0_int_reg                     |  16|   0|   16|          0|
    |i0_read_reg_297                |  16|   0|   16|          0|
    |i0_read_reg_297_pp0_iter1_reg  |  16|   0|   16|          0|
    |i1_int_reg                     |  16|   0|   16|          0|
    |i1_read_reg_292                |  16|   0|   16|          0|
    |i2_int_reg                     |  16|   0|   16|          0|
    |i2_read_reg_287                |  16|   0|   16|          0|
    |i3_int_reg                     |  16|   0|   16|          0|
    |i3_read_reg_282                |  16|   0|   16|          0|
    |i3_read_reg_282_pp0_iter1_reg  |  16|   0|   16|          0|
    |p1_V_reg_314                   |  18|   0|   18|          0|
    |p1_V_reg_314_pp0_iter1_reg     |  18|   0|   18|          0|
    |p2_V_reg_308                   |  18|   0|   18|          0|
    |p2_V_reg_308_pp0_iter1_reg     |  18|   0|   18|          0|
    |p3_V_reg_302                   |  18|   0|   18|          0|
    |p3_V_reg_302_pp0_iter1_reg     |  18|   0|   18|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 332|   0|  332|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | compute_result<16, 10, 45, 22, 48, 16> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | compute_result<16, 10, 45, 22, 48, 16> | return value |
|ap_return  | out |   15| ap_ctrl_hs | compute_result<16, 10, 45, 22, 48, 16> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | compute_result<16, 10, 45, 22, 48, 16> | return value |
|fracI      |  in |   24|   ap_none  |                  fracI                 |    scalar    |
|fracJ      |  in |   24|   ap_none  |                  fracJ                 |    scalar    |
|i0         |  in |   16|   ap_none  |                   i0                   |    scalar    |
|i1         |  in |   16|   ap_none  |                   i1                   |    scalar    |
|i2         |  in |   16|   ap_none  |                   i2                   |    scalar    |
|i3         |  in |   16|   ap_none  |                   i3                   |    scalar    |
+-----------+-----+-----+------------+----------------------------------------+--------------+

