Running: H:\Softwares\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/University/FPGA/HW/Subtractor/full_sub_isim_beh.exe -prj E:/University/FPGA/HW/Subtractor/full_sub_beh.prj work.full_sub 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/University/FPGA/HW/Subtractor/Sub.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture data of entity full_sub
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable E:/University/FPGA/HW/Subtractor/full_sub_isim_beh.exe
Fuse Memory Usage: 30720 KB
Fuse CPU Usage: 452 ms
