[04/19 00:01:38      0s] 
[04/19 00:01:38      0s] Cadence Innovus(TM) Implementation System.
[04/19 00:01:38      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/19 00:01:38      0s] 
[04/19 00:01:38      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[04/19 00:01:38      0s] Options:	
[04/19 00:01:38      0s] Date:		Mon Apr 19 00:01:38 2021
[04/19 00:01:38      0s] Host:		ensc-esil-01 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
[04/19 00:01:38      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[04/19 00:01:38      0s] 
[04/19 00:01:38      0s] License:
[04/19 00:01:39      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[04/19 00:01:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/19 00:01:41      0s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

@(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[04/19 00:01:55      9s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[04/19 00:01:55      9s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[04/19 00:01:55      9s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[04/19 00:01:55      9s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[04/19 00:01:55      9s] @(#)CDS: CPE v18.10-p005
[04/19 00:01:55      9s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[04/19 00:01:55      9s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[04/19 00:01:55      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/19 00:01:55      9s] @(#)CDS: RCDB 11.13
[04/19 00:01:55      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP.

[04/19 00:01:55      9s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[04/19 00:01:58     10s] 
[04/19 00:01:58     10s] **INFO:  MMMC transition support version v31-84 
[04/19 00:01:58     10s] 
[04/19 00:01:58     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/19 00:01:58     10s] <CMD> suppressMessage ENCEXT-2799
[04/19 00:01:58     10s] <CMD> win
[04/19 00:27:10    154s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/19 00:27:10    154s] <CMD> suppressMessage ENCEXT-2799
[04/19 00:27:10    154s] <CMD> win
[04/19 00:27:10    154s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/19 00:27:10    154s] <CMD> set conf_qxconf_file NULL
[04/19 00:27:10    154s] <CMD> set conf_qxlib_file NULL
[04/19 00:27:10    154s] <CMD> set defHierChar /
[04/19 00:27:10    154s] <CMD> set distributed_client_message_echo 1
[04/19 00:27:10    154s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/19 00:27:10    154s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/19 00:27:10    154s] <CMD> set init_gnd_net VSS
[04/19 00:27:10    154s] <CMD> set init_lef_file {/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ../syn_045/lib/aesbuffer.lef ../vhdl/SRAM_Lib/SRAM.lef}
[04/19 00:27:10    154s] <CMD> set init_mmmc_file ensc450.view
[04/19 00:27:10    154s] <CMD> set init_pwr_net VDD
[04/19 00:27:10    154s] <CMD> set init_top_cell ensc450
[04/19 00:27:10    154s] <CMD> set init_verilog inputs/ensc450.ref.v
[04/19 00:27:10    154s] <CMD> set latch_time_borrow_mode max_borrow
[04/19 00:27:10    154s] <CMD> set pegDefaultResScaleFactor 1
[04/19 00:27:10    154s] <CMD> set pegDetailResScaleFactor 1
[04/19 00:27:10    154s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/19 00:27:10    154s] <CMD> set soft_stack_size_limit 31
[04/19 00:27:10    154s] <CMD> suppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> suppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/19 00:27:10    154s] <CMD> suppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/19 00:27:10    154s] <CMD> suppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/19 00:27:10    154s] <CMD> set timing_enable_default_delay_arc 1
[04/19 00:27:10    154s] <CMD> init_design
[04/19 00:27:10    154s] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/19 00:27:10, mem=413.3M)
[04/19 00:27:10    154s] #% End Load MMMC data ... (date=04/19 00:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=413.5M, current mem=413.5M)
[04/19 00:27:10    154s] 
[04/19 00:27:10    154s] Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/19 00:27:10    154s] Set DBUPerIGU to M2 pitch 380.
[04/19 00:27:10    154s] 
[04/19 00:27:10    154s] Loading LEF file ../syn_045/lib/aesbuffer.lef ...
[04/19 00:27:10    154s] 
[04/19 00:27:10    154s] Loading LEF file ../vhdl/SRAM_Lib/SRAM.lef ...
[04/19 00:27:10    154s] 
[04/19 00:27:10    154s] viaInitial starts at Mon Apr 19 00:27:10 2021
viaInitial ends at Mon Apr 19 00:27:10 2021
Loading view definition file from ensc450.view
[04/19 00:27:10    154s] Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/19 00:27:10    154s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/19 00:27:10    154s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/19 00:27:10    154s] Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/AES_Lib/aesbuffer_slow.lib' ...
[04/19 00:27:10    154s] Read 1 cells in library 'aesbuffer' 
[04/19 00:27:10    154s] Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib' ...
[04/19 00:27:10    154s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib, Line 37)
[04/19 00:27:10    154s] Read 1 cells in library 'SRAM' 
[04/19 00:27:10    154s] *** End library_loading (cpu=0.00min, real=0.00min, mem=26.9M, fe_cpu=2.58min, fe_real=25.53min, fe_mem=594.1M) ***
[04/19 00:27:10    154s] #% Begin Load netlist data ... (date=04/19 00:27:10, mem=430.5M)
[04/19 00:27:10    154s] *** Begin netlist parsing (mem=594.1M) ***
[04/19 00:27:10    154s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SRAM' is defined in LEF but not in the timing library.
[04/19 00:27:10    154s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SRAM' is defined in LEF but not in the timing library.
[04/19 00:27:10    154s] Created 136 new cells from 3 timing libraries.
[04/19 00:27:10    154s] Reading netlist ...
[04/19 00:27:10    154s] Backslashed names will retain backslash and a trailing blank character.
[04/19 00:27:10    154s] Reading verilog netlist 'inputs/ensc450.ref.v'
[04/19 00:27:10    154s] 
[04/19 00:27:10    154s] *** Memory Usage v#1 (Current mem = 596.141M, initial mem = 251.465M) ***
[04/19 00:27:10    154s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=596.1M) ***
[04/19 00:27:10    154s] #% End Load netlist data ... (date=04/19 00:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=436.8M, current mem=436.8M)
[04/19 00:27:10    154s] Set top cell to ensc450.
[04/19 00:27:11    154s] Hooked 136 DB cells to tlib cells.
[04/19 00:27:11    154s] Starting recursive module instantiation check.
[04/19 00:27:11    154s] No recursion found.
[04/19 00:27:11    154s] Building hierarchical netlist for Cell ensc450 ...
[04/19 00:27:11    154s] *** Netlist is unique.
[04/19 00:27:11    154s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/19 00:27:11    154s] ** info: there are 151 modules.
[04/19 00:27:11    154s] ** info: there are 3079 stdCell insts.
[04/19 00:27:11    154s] ** info: there are 2 macros.
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] *** Memory Usage v#1 (Current mem = 634.566M, initial mem = 251.465M) ***
[04/19 00:27:11    155s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/19 00:27:11    155s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/19 00:27:11    155s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/19 00:27:11    155s] Set Default Net Delay as 1000 ps.
[04/19 00:27:11    155s] Set Default Net Load as 0.5 pF. 
[04/19 00:27:11    155s] Set Default Input Pin Transition as 0.1 ps.
[04/19 00:27:11    155s] Extraction setup Started 
[04/19 00:27:11    155s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/19 00:27:11    155s] Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
[04/19 00:27:11    155s] Cap table was created using Encounter 08.10-p004_1.
[04/19 00:27:11    155s] Process name: master_techFreePDK45.
[04/19 00:27:11    155s] Importing multi-corner RC tables ... 
[04/19 00:27:11    155s] Summary of Active RC-Corners : 
[04/19 00:27:11    155s]  
[04/19 00:27:11    155s]  Analysis View: ensc450_av
[04/19 00:27:11    155s]     RC-Corner Name        : nangate45nm_caps
[04/19 00:27:11    155s]     RC-Corner Index       : 0
[04/19 00:27:11    155s]     RC-Corner Temperature : 125 Celsius
[04/19 00:27:11    155s]     RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
[04/19 00:27:11    155s]     RC-Corner PreRoute Res Factor         : 1
[04/19 00:27:11    155s]     RC-Corner PreRoute Cap Factor         : 1
[04/19 00:27:11    155s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/19 00:27:11    155s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/19 00:27:11    155s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/19 00:27:11    155s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/19 00:27:11    155s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/19 00:27:11    155s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/19 00:27:11    155s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/19 00:27:11    155s] Updating RC grid for preRoute extraction ...
[04/19 00:27:11    155s] Initializing multi-corner capacitance tables ... 
[04/19 00:27:11    155s] Initializing multi-corner resistance tables ...
[04/19 00:27:11    155s] *Info: initialize multi-corner CTS.
[04/19 00:27:11    155s] Reading timing constraints file 'inputs/ensc450.sdc' ...
[04/19 00:27:11    155s] Current (total cpu=0:02:35, real=0:25:33, peak res=572.7M, current mem=572.7M)
[04/19 00:27:11    155s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
[04/19 00:27:11    155s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=611.9M, current mem=611.8M)
[04/19 00:27:11    155s] Current (total cpu=0:02:35, real=0:25:33, peak res=611.9M, current mem=611.8M)
[04/19 00:27:11    155s] Creating Cell Server ...(0, 1, 1, 1)
[04/19 00:27:11    155s] Summary for sequential cells identification: 
[04/19 00:27:11    155s]   Identified SBFF number: 16
[04/19 00:27:11    155s]   Identified MBFF number: 0
[04/19 00:27:11    155s]   Identified SB Latch number: 0
[04/19 00:27:11    155s]   Identified MB Latch number: 0
[04/19 00:27:11    155s]   Not identified SBFF number: 0
[04/19 00:27:11    155s]   Not identified MBFF number: 0
[04/19 00:27:11    155s]   Not identified SB Latch number: 0
[04/19 00:27:11    155s]   Not identified MB Latch number: 0
[04/19 00:27:11    155s]   Number of sequential cells which are not FFs: 13
[04/19 00:27:11    155s] Total number of combinational cells: 99
[04/19 00:27:11    155s] Total number of sequential cells: 29
[04/19 00:27:11    155s] Total number of tristate cells: 6
[04/19 00:27:11    155s] Total number of level shifter cells: 0
[04/19 00:27:11    155s] Total number of power gating cells: 0
[04/19 00:27:11    155s] Total number of isolation cells: 0
[04/19 00:27:11    155s] Total number of power switch cells: 0
[04/19 00:27:11    155s] Total number of pulse generator cells: 0
[04/19 00:27:11    155s] Total number of always on buffers: 0
[04/19 00:27:11    155s] Total number of retention cells: 0
[04/19 00:27:11    155s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/19 00:27:11    155s] Total number of usable buffers: 9
[04/19 00:27:11    155s] List of unusable buffers:
[04/19 00:27:11    155s] Total number of unusable buffers: 0
[04/19 00:27:11    155s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/19 00:27:11    155s] Total number of usable inverters: 6
[04/19 00:27:11    155s] List of unusable inverters:
[04/19 00:27:11    155s] Total number of unusable inverters: 0
[04/19 00:27:11    155s] List of identified usable delay cells:
[04/19 00:27:11    155s] Total number of identified usable delay cells: 0
[04/19 00:27:11    155s] List of identified unusable delay cells:
[04/19 00:27:11    155s] Total number of identified unusable delay cells: 0
[04/19 00:27:11    155s] Creating Cell Server, finished. 
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/19 00:27:11    155s] Deleting Cell Server ...
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:11    155s] Severity  ID               Count  Summary                                  
[04/19 00:27:11    155s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[04/19 00:27:11    155s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/19 00:27:11    155s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/19 00:27:11    155s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/19 00:27:11    155s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/19 00:27:11    155s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/19 00:27:11    155s] WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
[04/19 00:27:11    155s] *** Message Summary: 25 warning(s), 2 error(s)
[04/19 00:27:11    155s] 
[04/19 00:27:11    155s] <CMD> set defOutLefVia 1
[04/19 00:27:11    155s] <CMD> set lefDefOutVersion 5.5
[04/19 00:27:11    155s] <CMD> floorPlan -d 350 350 10 10 10 10
[04/19 00:27:11    155s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/19 00:27:11    155s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/19 00:27:11    155s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/19 00:27:11    155s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/19 00:27:11    155s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/19 00:27:11    155s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/19 00:27:11    155s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/19 00:27:11    155s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/19 00:27:11    155s] <CMD> setPlaceMode -fp true
[04/19 00:27:11    155s] <CMD> place_design
[04/19 00:27:11    155s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/19 00:27:11    155s] *** Starting placeDesign default flow ***
[04/19 00:27:11    155s] *** Start deleteBufferTree ***
[04/19 00:27:11    155s] Info: Detect buffers to remove automatically.
[04/19 00:27:11    155s] Analyzing netlist ...
[04/19 00:27:11    155s] Updating netlist
[04/19 00:27:11    155s] AAE DB initialization (MEM=843.152 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/19 00:27:12    155s] siFlow : Timing analysis mode is single, using late cdB files
[04/19 00:27:12    155s] Start AAE Lib Loading. (MEM=843.152)
[04/19 00:27:12    155s] End AAE Lib Loading. (MEM=863.23 CPU=0:00:00.0 Real=0:00:00.0)
[04/19 00:27:12    155s] 
[04/19 00:27:12    155s] *summary: 39 instances (buffers/inverters) removed
[04/19 00:27:12    155s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/19 00:27:12    155s] Enhanced MH flow has been turned off for floorplan mode.
[04/19 00:27:12    155s] Deleted 0 physical inst  (cell - / prefix -).
[04/19 00:27:12    155s] **WARN: (IMPSP-157):	Macro 'my_Mem' is not placed within core boundary.
[04/19 00:27:12    155s] Type 'man IMPSP-157' for more detail.
[04/19 00:27:12    155s] **WARN: (IMPSP-157):	Macro 'my_aes' is not placed within core boundary.
[04/19 00:27:12    155s] Type 'man IMPSP-157' for more detail.
[04/19 00:27:12    155s] Extracting standard cell pins and blockage ...... 
[04/19 00:27:12    155s] Pin and blockage extraction finished
[04/19 00:27:12    155s] Extracting macro/IO cell pins and blockage ...... 
[04/19 00:27:12    155s] Pin and blockage extraction finished
[04/19 00:27:12    155s] *** Starting "NanoPlace(TM) placement v#1 (mem=863.2M)" ...
[04/19 00:27:12    155s] No user-set net weight.
[04/19 00:27:12    155s] no activity file in design. spp won't run.
[04/19 00:27:12    155s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/19 00:27:12    155s] Scan chains were not defined.
[04/19 00:27:12    155s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (2 floating + 0 preplaced)
[04/19 00:27:12    155s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/19 00:27:12    155s] stdCell: 3040 single + 0 double + 0 multi
[04/19 00:27:12    155s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/19 00:27:12    155s] OPERPROF: Starting SiteArrayInit at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:863.2M
[04/19 00:27:12    155s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:27:12    155s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:863.2M
[04/19 00:27:12    155s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:27:12    155s] SiteArray: use 1,631,840 bytes
[04/19 00:27:12    155s] SiteArray: current memory after site array memory allocatiion 863.2M
[04/19 00:27:12    155s] SiteArray: FP blocked sites are writable
[04/19 00:27:12    155s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:863.2M
[04/19 00:27:12    155s] Estimated cell power/ground rail width = 0.175 um
[04/19 00:27:12    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:27:12    155s] Mark StBox On SiteArr starts
[04/19 00:27:12    155s] Mark StBox On SiteArr ends
[04/19 00:27:12    155s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] spiAuditVddOnBottomForRows for llg="default" starts
[04/19 00:27:12    155s] spiAuditVddOnBottomForRows ends
[04/19 00:27:12    155s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.008, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.010, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.010, REAL:0.004, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.020, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.020, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] Average module density = 0.447.
[04/19 00:27:12    155s] Density for the design = 0.447.
[04/19 00:27:12    155s]        = (stdcell_area 20070 sites (5339 um^2) + block_area 162185 sites (43141 um^2)) / alloc_area 407960 sites (108517 um^2).
[04/19 00:27:12    155s] Pin Density = 0.02804.
[04/19 00:27:12    155s]             = total # of pins 11439 / total area 407960.
[04/19 00:27:12    155s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] Initial padding reaches pin density 0.397 for top
[04/19 00:27:12    155s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 187537.170
[04/19 00:27:12    155s] InitPadU 0.447 -> 0.490 for top
[04/19 00:27:12    155s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting PlacementInitFence at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:863.2M
[04/19 00:27:12    155s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:863.2M
[04/19 00:27:12    155s] === lastAutoLevel = 9 
[04/19 00:27:12    155s] 0 delay mode for cte enabled initNetWt.
[04/19 00:27:12    155s] no activity file in design. spp won't run.
[04/19 00:27:12    155s] [spp] 0
[04/19 00:27:12    155s] [adp] 0:1:0:1
[04/19 00:27:12    155s] 0 delay mode for cte disabled initNetWt.
[04/19 00:27:12    155s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/19 00:27:13    155s] Iteration  1: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
[04/19 00:27:13    155s]               Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
[04/19 00:27:13    155s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 865.1M
[04/19 00:27:13    155s] Iteration  2: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
[04/19 00:27:13    155s]               Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
[04/19 00:27:13    155s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 865.1M
[04/19 00:27:13    155s] exp_mt_sequential is set from setPlaceMode option to 1
[04/19 00:27:13    155s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/19 00:27:13    155s] place_exp_mt_interval set to default 32
[04/19 00:27:13    155s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/19 00:27:13    155s] Iteration  3: Total net bbox = 7.440e+04 (3.12e+04 4.32e+04)
[04/19 00:27:13    155s]               Est.  stn bbox = 7.877e+04 (3.27e+04 4.60e+04)
[04/19 00:27:13    155s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 883.1M
[04/19 00:27:13    156s] Iteration  4: Total net bbox = 3.416e+04 (1.35e+04 2.06e+04)
[04/19 00:27:13    156s]               Est.  stn bbox = 3.754e+04 (1.49e+04 2.27e+04)
[04/19 00:27:13    156s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 883.1M
[04/19 00:27:13    156s] Iteration  5: Total net bbox = 3.760e+04 (1.67e+04 2.09e+04)
[04/19 00:27:13    156s]               Est.  stn bbox = 4.178e+04 (1.86e+04 2.32e+04)
[04/19 00:27:13    156s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 883.1M
[04/19 00:27:14    156s] Iteration  6: Total net bbox = 4.413e+04 (1.95e+04 2.46e+04)
[04/19 00:27:14    156s]               Est.  stn bbox = 5.099e+04 (2.24e+04 2.85e+04)
[04/19 00:27:14    156s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 875.1M
[04/19 00:27:14    156s] Iteration  7: Total net bbox = 8.452e+04 (4.03e+04 4.42e+04)
[04/19 00:27:14    156s]               Est.  stn bbox = 9.225e+04 (4.35e+04 4.87e+04)
[04/19 00:27:14    156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:14    156s] Iteration  8: Total net bbox = 8.452e+04 (4.03e+04 4.42e+04)
[04/19 00:27:14    156s]               Est.  stn bbox = 9.225e+04 (4.35e+04 4.87e+04)
[04/19 00:27:14    156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:14    157s] Iteration  9: Total net bbox = 8.686e+04 (4.17e+04 4.52e+04)
[04/19 00:27:14    157s]               Est.  stn bbox = 9.633e+04 (4.63e+04 5.01e+04)
[04/19 00:27:14    157s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:14    157s] Iteration 10: Total net bbox = 8.686e+04 (4.17e+04 4.52e+04)
[04/19 00:27:14    157s]               Est.  stn bbox = 9.633e+04 (4.63e+04 5.01e+04)
[04/19 00:27:14    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:15    157s] Iteration 11: Total net bbox = 8.809e+04 (4.32e+04 4.49e+04)
[04/19 00:27:15    157s]               Est.  stn bbox = 9.760e+04 (4.78e+04 4.98e+04)
[04/19 00:27:15    157s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 876.1M
[04/19 00:27:15    157s] Iteration 12: Total net bbox = 8.809e+04 (4.32e+04 4.49e+04)
[04/19 00:27:15    157s]               Est.  stn bbox = 9.760e+04 (4.78e+04 4.98e+04)
[04/19 00:27:15    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:15    157s] Iteration 13: Total net bbox = 7.316e+04 (3.86e+04 3.46e+04)
[04/19 00:27:15    157s]               Est.  stn bbox = 8.232e+04 (4.35e+04 3.88e+04)
[04/19 00:27:15    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 876.1M
[04/19 00:27:15    157s] *** cost = 7.316e+04 (3.86e+04 3.46e+04) (cpu for global=0:00:02.0) real=0:00:03.0***
[04/19 00:27:15    157s] net ignore based on current view = 0
[04/19 00:27:15    157s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:876.1M
[04/19 00:27:15    157s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:876.1M
[04/19 00:27:15    157s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:876.1M
[04/19 00:27:15    157s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:876.1M
[04/19 00:27:15    157s] Solver runtime cpu: 0:00:01.7 real: 0:00:01.7
[04/19 00:27:15    157s] Core Placement runtime cpu: 0:00:02.0 real: 0:00:03.0
[04/19 00:27:15    157s] *** End of Placement (cpu=0:00:02.2, real=0:00:03.0, mem=876.1M) ***
[04/19 00:27:15    157s] Some Macros are marked as preplaced.
[04/19 00:27:15    157s] *** Finishing placeDesign default flow ***
[04/19 00:27:15    157s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 867.1M **
[04/19 00:27:15    157s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/19 00:27:15    157s] 
[04/19 00:27:15    157s] 
[04/19 00:27:15    157s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:15    157s] Severity  ID               Count  Summary                                  
[04/19 00:27:15    157s] WARNING   IMPSP-157            2  Macro '%s' is not placed within core bou...
[04/19 00:27:15    157s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/19 00:27:15    157s] *** Message Summary: 3 warning(s), 0 error(s)
[04/19 00:27:15    157s] 
[04/19 00:27:15    157s] <CMD> selectInst my_aes
[04/19 00:27:15    157s] <CMD> setObjFPlanBox Instance my_aes 24.585 163.3855 192.735 331.1055
[04/19 00:27:15    157s] <CMD> setObjFPlanBox Instance my_aes 20.2775 161.539 188.4275 329.259
[04/19 00:27:15    157s] <CMD> deselectAll
[04/19 00:27:15    157s] <CMD> selectInst my_Mem
[04/19 00:27:15    157s] <CMD> uiSetTool move
[04/19 00:27:15    157s] <CMD> setObjFPlanBox Instance my_Mem 21.0735 20.0955 143.0735 142.0955
[04/19 00:27:15    157s] <CMD> setPlaceMode -fp true
[04/19 00:27:15    157s] <CMD> place_design
[04/19 00:27:15    157s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/19 00:27:15    157s] *** Starting placeDesign default flow ***
[04/19 00:27:15    157s] *** Start deleteBufferTree ***
[04/19 00:27:15    158s] Info: Detect buffers to remove automatically.
[04/19 00:27:15    158s] Analyzing netlist ...
[04/19 00:27:15    158s] Updating netlist
[04/19 00:27:15    158s] 
[04/19 00:27:15    158s] *summary: 0 instances (buffers/inverters) removed
[04/19 00:27:15    158s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/19 00:27:15    158s] Enhanced MH flow has been turned off for floorplan mode.
[04/19 00:27:15    158s] Deleted 0 physical inst  (cell - / prefix -).
[04/19 00:27:15    158s] *** Starting "NanoPlace(TM) placement v#1 (mem=876.8M)" ...
[04/19 00:27:15    158s] No user-set net weight.
[04/19 00:27:15    158s] no activity file in design. spp won't run.
[04/19 00:27:15    158s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/19 00:27:15    158s] Scan chains were not defined.
[04/19 00:27:15    158s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/19 00:27:15    158s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[04/19 00:27:15    158s] stdCell: 3040 single + 0 double + 0 multi
[04/19 00:27:15    158s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/19 00:27:15    158s] OPERPROF: Starting SiteArrayInit at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:876.8M
[04/19 00:27:15    158s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:27:15    158s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:876.8M
[04/19 00:27:15    158s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:27:15    158s] SiteArray: use 1,631,840 bytes
[04/19 00:27:15    158s] SiteArray: current memory after site array memory allocatiion 876.8M
[04/19 00:27:15    158s] SiteArray: FP blocked sites are writable
[04/19 00:27:15    158s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:876.8M
[04/19 00:27:15    158s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:27:15    158s] Mark StBox On SiteArr starts
[04/19 00:27:15    158s] Mark StBox On SiteArr ends
[04/19 00:27:15    158s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:876.9M
[04/19 00:27:15    158s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:876.9M
[04/19 00:27:15    158s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.031, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.042, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.042, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] Average module density = 0.086.
[04/19 00:27:15    158s] Density for the design = 0.086.
[04/19 00:27:15    158s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 234323 sites (62330 um^2).
[04/19 00:27:15    158s] Pin Density = 0.02804.
[04/19 00:27:15    158s]             = total # of pins 11439 / total area 407960.
[04/19 00:27:15    158s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] Initial padding reaches pin density 0.397 for top
[04/19 00:27:15    158s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/19 00:27:15    158s] InitPadU 0.086 -> 0.161 for top
[04/19 00:27:15    158s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting PlacementInitFence at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:876.8M
[04/19 00:27:15    158s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:876.8M
[04/19 00:27:15    158s] === lastAutoLevel = 9 
[04/19 00:27:15    158s] 0 delay mode for cte enabled initNetWt.
[04/19 00:27:15    158s] no activity file in design. spp won't run.
[04/19 00:27:15    158s] [spp] 0
[04/19 00:27:15    158s] [adp] 0:1:0:1
[04/19 00:27:15    158s] 0 delay mode for cte disabled initNetWt.
[04/19 00:27:15    158s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/19 00:27:15    158s] Iteration  1: Total net bbox = 4.570e+04 (3.82e+04 7.52e+03)
[04/19 00:27:15    158s]               Est.  stn bbox = 4.795e+04 (4.02e+04 7.75e+03)
[04/19 00:27:15    158s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:15    158s] Iteration  2: Total net bbox = 4.570e+04 (3.82e+04 7.52e+03)
[04/19 00:27:15    158s]               Est.  stn bbox = 4.795e+04 (4.02e+04 7.75e+03)
[04/19 00:27:15    158s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:15    158s] Iteration  3: Total net bbox = 1.682e+04 (9.61e+03 7.21e+03)
[04/19 00:27:15    158s]               Est.  stn bbox = 1.786e+04 (1.03e+04 7.55e+03)
[04/19 00:27:15    158s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:15    158s] Iteration  4: Total net bbox = 2.584e+04 (1.72e+04 8.66e+03)
[04/19 00:27:15    158s]               Est.  stn bbox = 2.785e+04 (1.87e+04 9.18e+03)
[04/19 00:27:15    158s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:16    158s] Iteration  5: Total net bbox = 3.705e+04 (2.36e+04 1.35e+04)
[04/19 00:27:16    158s]               Est.  stn bbox = 4.116e+04 (2.64e+04 1.47e+04)
[04/19 00:27:16    158s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 871.1M
[04/19 00:27:16    159s] Iteration  6: Total net bbox = 4.459e+04 (2.51e+04 1.95e+04)
[04/19 00:27:16    159s]               Est.  stn bbox = 5.248e+04 (2.94e+04 2.31e+04)
[04/19 00:27:16    159s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:16    159s] Iteration  7: Total net bbox = 7.730e+04 (4.30e+04 3.43e+04)
[04/19 00:27:16    159s]               Est.  stn bbox = 8.591e+04 (4.77e+04 3.82e+04)
[04/19 00:27:16    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:16    159s] Iteration  8: Total net bbox = 7.730e+04 (4.30e+04 3.43e+04)
[04/19 00:27:16    159s]               Est.  stn bbox = 8.591e+04 (4.77e+04 3.82e+04)
[04/19 00:27:16    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:16    159s] Iteration  9: Total net bbox = 7.829e+04 (4.36e+04 3.47e+04)
[04/19 00:27:16    159s]               Est.  stn bbox = 8.741e+04 (4.88e+04 3.86e+04)
[04/19 00:27:16    159s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:16    159s] Iteration 10: Total net bbox = 7.829e+04 (4.36e+04 3.47e+04)
[04/19 00:27:16    159s]               Est.  stn bbox = 8.741e+04 (4.88e+04 3.86e+04)
[04/19 00:27:16    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:17    159s] Iteration 11: Total net bbox = 7.989e+04 (4.37e+04 3.62e+04)
[04/19 00:27:17    159s]               Est.  stn bbox = 8.918e+04 (4.89e+04 4.03e+04)
[04/19 00:27:17    159s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 871.1M
[04/19 00:27:17    159s] Iteration 12: Total net bbox = 7.989e+04 (4.37e+04 3.62e+04)
[04/19 00:27:17    159s]               Est.  stn bbox = 8.918e+04 (4.89e+04 4.03e+04)
[04/19 00:27:17    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
[04/19 00:27:17    160s] Iteration 13: Total net bbox = 8.101e+04 (4.42e+04 3.68e+04)
[04/19 00:27:17    160s]               Est.  stn bbox = 9.029e+04 (4.95e+04 4.08e+04)
[04/19 00:27:17    160s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 875.1M
[04/19 00:27:17    160s] Iteration 14: Total net bbox = 8.101e+04 (4.42e+04 3.68e+04)
[04/19 00:27:17    160s]               Est.  stn bbox = 9.029e+04 (4.95e+04 4.08e+04)
[04/19 00:27:17    160s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 875.1M
[04/19 00:27:17    160s] *** cost = 8.101e+04 (4.42e+04 3.68e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
[04/19 00:27:17    160s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:875.1M
[04/19 00:27:17    160s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:875.1M
[04/19 00:27:17    160s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:875.1M
[04/19 00:27:17    160s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:875.1M
[04/19 00:27:17    160s] Solver runtime cpu: 0:00:01.6 real: 0:00:01.6
[04/19 00:27:17    160s] Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
[04/19 00:27:17    160s] *** End of Placement (cpu=0:00:02.0, real=0:00:02.0, mem=875.1M) ***
[04/19 00:27:17    160s] *** Finishing placeDesign default flow ***
[04/19 00:27:17    160s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 871.0M **
[04/19 00:27:17    160s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:17    160s] Severity  ID               Count  Summary                                  
[04/19 00:27:17    160s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/19 00:27:17    160s] *** Message Summary: 1 warning(s), 0 error(s)
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] <CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {resetn clk {EXT_ADDRBUS[0]} {EXT_ADDRBUS[1]} {EXT_ADDRBUS[2]} {EXT_ADDRBUS[3]} {EXT_ADDRBUS[4]} {EXT_ADDRBUS[5]} {EXT_ADDRBUS[6]} {EXT_ADDRBUS[7]} {EXT_ADDRBUS[8]} {EXT_ADDRBUS[9]} {EXT_ADDRBUS[10]} {EXT_ADDRBUS[11]} {EXT_ADDRBUS[12]} {EXT_ADDRBUS[13]} {EXT_ADDRBUS[14]} {EXT_ADDRBUS[15]} {EXT_ADDRBUS[16]} {EXT_ADDRBUS[17]} {EXT_ADDRBUS[18]} {EXT_ADDRBUS[19]} {EXT_ADDRBUS[20]} {EXT_ADDRBUS[21]} {EXT_ADDRBUS[22]} {EXT_ADDRBUS[23]} {EXT_ADDRBUS[24]} {EXT_ADDRBUS[25]} {EXT_ADDRBUS[26]} {EXT_ADDRBUS[27]} {EXT_ADDRBUS[28]} {EXT_ADDRBUS[29]} {EXT_ADDRBUS[30]} {EXT_ADDRBUS[31]} EXT_MR EXT_MW {EXT_WDATABUS[0]} {EXT_WDATABUS[1]} {EXT_WDATABUS[2]} {EXT_WDATABUS[3]} {EXT_WDATABUS[4]} {EXT_WDATABUS[5]} {EXT_WDATABUS[6]} {EXT_WDATABUS[7]} {EXT_WDATABUS[8]} {EXT_WDATABUS[9]} {EXT_WDATABUS[10]} {EXT_WDATABUS[11]} {EXT_WDATABUS[12]} {EXT_WDATABUS[13]} {EXT_WDATABUS[14]} {EXT_WDATABUS[15]} {EXT_WDATABUS[16]} {EXT_WDATABUS[17]} {EXT_WDATABUS[18]} {EXT_WDATABUS[19]} {EXT_WDATABUS[20]} {EXT_WDATABUS[21]} {EXT_WDATABUS[22]} {EXT_WDATABUS[23]} {EXT_WDATABUS[24]} {EXT_WDATABUS[25]} {EXT_WDATABUS[26]} {EXT_WDATABUS[27]} {EXT_WDATABUS[28]} {EXT_WDATABUS[29]} {EXT_WDATABUS[30]} {EXT_WDATABUS[31]} EXT_BUSY}
[04/19 00:27:17    160s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/19 00:27:17    160s] Successfully spread [69] pins.
[04/19 00:27:17    160s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 876.0M).
[04/19 00:27:17    160s] <CMD> editPin -fixedPin 1 -snap TRACK -side Right -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {EXT_NREADY {EXT_RDATABUS[0]} {EXT_RDATABUS[1]} {EXT_RDATABUS[2]} {EXT_RDATABUS[3]} {EXT_RDATABUS[4]} {EXT_RDATABUS[5]} {EXT_RDATABUS[6]} {EXT_RDATABUS[7]} {EXT_RDATABUS[8]} {EXT_RDATABUS[9]} {EXT_RDATABUS[10]} {EXT_RDATABUS[11]} {EXT_RDATABUS[12]} {EXT_RDATABUS[13]} {EXT_RDATABUS[14]} {EXT_RDATABUS[15]} {EXT_RDATABUS[16]} {EXT_RDATABUS[17]} {EXT_RDATABUS[18]} {EXT_RDATABUS[19]} {EXT_RDATABUS[20]} {EXT_RDATABUS[21]} {EXT_RDATABUS[22]} {EXT_RDATABUS[23]} {EXT_RDATABUS[24]} {EXT_RDATABUS[25]} {EXT_RDATABUS[26]} {EXT_RDATABUS[27]} {EXT_RDATABUS[28]} {EXT_RDATABUS[29]} {EXT_RDATABUS[30]} {EXT_RDATABUS[31]}}
[04/19 00:27:17    160s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/19 00:27:17    160s] Successfully spread [33] pins.
[04/19 00:27:17    160s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.0M).
[04/19 00:27:17    160s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
[04/19 00:27:17    160s] #% Begin addRing (date=04/19 00:27:17, mem=656.7M)
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] Ring generation is complete.
[04/19 00:27:17    160s] vias are now being generated.
[04/19 00:27:17    160s] addRing created 8 wires.
[04/19 00:27:17    160s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] |  Layer |     Created    |     Deleted    |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] | metal6 |        4       |       NA       |
[04/19 00:27:17    160s] |  via6  |        8       |        0       |
[04/19 00:27:17    160s] | metal7 |        4       |       NA       |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] #% End addRing (date=04/19 00:27:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=658.1M, current mem=658.1M)
[04/19 00:27:17    160s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5
[04/19 00:27:17    160s] #% Begin addStripe (date=04/19 00:27:17, mem=658.1M)
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'I_1' was increased to (128.950 145.840) (129.525 147.240) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'I_0' was increased to (129.555 145.770) (130.130 147.175) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][0]' was increased to (138.455 152.170) (141.690 153.575) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][1]' was increased to (146.590 153.475) (149.825 154.880) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][2]' was increased to (138.290 156.065) (141.525 157.470) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][0]' was increased to (146.825 152.265) (150.060 153.670) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][1]' was increased to (139.430 159.515) (142.665 160.920) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][0]' was increased to (135.900 160.380) (139.135 161.785) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][1]' was increased to (141.960 153.500) (145.195 154.905) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U3' was increased to (163.230 153.810) (164.185 155.215) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U4' was increased to (163.145 157.195) (164.100 158.600) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U5' was increased to (162.685 155.240) (163.640 156.640) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U6' was increased to (162.865 153.960) (163.820 155.365) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U7' was increased to (162.705 155.275) (163.655 156.680) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U8' was increased to (162.860 153.965) (163.815 155.370) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U9' was increased to (163.055 157.110) (164.010 158.515) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U10' was increased to (163.225 153.815) (164.180 155.220) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U17' was increased to (134.640 157.085) (135.595 158.490) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U18' was increased to (133.315 153.850) (134.270 155.255) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U21' was increased to (113.150 160.885) (114.865 162.290) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[04/19 00:27:17    160s] To increase the message display limit, refer to the product command reference manual.
[04/19 00:27:17    160s] Starting stripe generation ...
[04/19 00:27:17    160s] Non-Default Mode Option Settings :
[04/19 00:27:17    160s]   NONE
[04/19 00:27:17    160s] Stripe generation is complete.
[04/19 00:27:17    160s] vias are now being generated.
[04/19 00:27:17    160s] addStripe created 200 wires.
[04/19 00:27:17    160s] ViaGen created 264 vias, deleted 0 via to avoid violation.
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] |  Layer |     Created    |     Deleted    |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] | metal6 |       200      |       NA       |
[04/19 00:27:17    160s] |  via6  |       264      |        0       |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] #% End addStripe (date=04/19 00:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=659.7M, current mem=659.7M)
[04/19 00:27:17    160s] <CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5
[04/19 00:27:17    160s] #% Begin addStripe (date=04/19 00:27:17, mem=659.7M)
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'I_1' was increased to (128.950 145.840) (129.525 147.240) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'I_0' was increased to (129.555 145.770) (130.130 147.175) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][0]' was increased to (138.455 152.170) (141.690 153.575) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][1]' was increased to (146.590 153.475) (149.825 154.880) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][2]' was increased to (138.290 156.065) (141.525 157.470) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][0]' was increased to (146.825 152.265) (150.060 153.670) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][1]' was increased to (139.430 159.515) (142.665 160.920) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][0]' was increased to (135.900 160.380) (139.135 161.785) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][1]' was increased to (141.960 153.500) (145.195 154.905) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U3' was increased to (163.230 153.810) (164.185 155.215) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U4' was increased to (163.145 157.195) (164.100 158.600) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U5' was increased to (162.685 155.240) (163.640 156.640) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U6' was increased to (162.865 153.960) (163.820 155.365) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U7' was increased to (162.705 155.275) (163.655 156.680) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U8' was increased to (162.860 153.965) (163.815 155.370) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U9' was increased to (163.055 157.110) (164.010 158.515) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U10' was increased to (163.225 153.815) (164.180 155.220) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U17' was increased to (134.640 157.085) (135.595 158.490) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U18' was increased to (133.315 153.850) (134.270 155.255) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U21' was increased to (113.150 160.885) (114.865 162.290) because pins or obstructions were outside the original block boundary.
[04/19 00:27:17    160s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[04/19 00:27:17    160s] To increase the message display limit, refer to the product command reference manual.
[04/19 00:27:17    160s] Starting stripe generation ...
[04/19 00:27:17    160s] Non-Default Mode Option Settings :
[04/19 00:27:17    160s]   -trim_antenna_max_distance  0.00
[04/19 00:27:17    160s] Stripe generation is complete.
[04/19 00:27:17    160s] vias are now being generated.
[04/19 00:27:17    160s] addStripe created 201 wires.
[04/19 00:27:17    160s] ViaGen created 6563 vias, deleted 0 via to avoid violation.
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] |  Layer |     Created    |     Deleted    |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] |  via6  |      6563      |        0       |
[04/19 00:27:17    160s] | metal7 |       201      |       NA       |
[04/19 00:27:17    160s] +--------+----------------+----------------+
[04/19 00:27:17    160s] #% End addStripe (date=04/19 00:27:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=659.7M, current mem=659.7M)
[04/19 00:27:17    160s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -autoTie
[04/19 00:27:17    160s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -autoTie
[04/19 00:27:17    160s] <CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
[04/19 00:27:17    160s] #% Begin sroute (date=04/19 00:27:17, mem=659.8M)
[04/19 00:27:17    160s] *** Begin SPECIAL ROUTE on Mon Apr 19 00:27:17 2021 ***
[04/19 00:27:17    160s] SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/BE_045
[04/19 00:27:17    160s] SPECIAL ROUTE ran on machine: ensc-esil-01 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.80Ghz)
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] Begin option processing ...
[04/19 00:27:17    160s] srouteConnectPowerBump set to false
[04/19 00:27:17    160s] routeSelectNet set to "VDD VSS"
[04/19 00:27:17    160s] routeSpecial set to true
[04/19 00:27:17    160s] srouteConnectConverterPin set to false
[04/19 00:27:17    160s] srouteConnectPadPin set to false
[04/19 00:27:17    160s] srouteFollowPadPin set to false
[04/19 00:27:17    160s] sroutePadPinAllPorts set to true
[04/19 00:27:17    160s] sroutePreserveExistingRoutes set to true
[04/19 00:27:17    160s] srouteRoutePowerBarPortOnBothDir set to true
[04/19 00:27:17    160s] srouteRoutingEffort set to 3
[04/19 00:27:17    160s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1615.00 megs.
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] Reading DB technology information...
[04/19 00:27:17    160s] Finished reading DB technology information.
[04/19 00:27:17    160s] Reading floorplan and netlist information...
[04/19 00:27:17    160s] Finished reading floorplan and netlist information.
[04/19 00:27:17    160s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/19 00:27:17    160s] Read in 136 macros, 40 used
[04/19 00:27:17    160s] Read in 3042 components
[04/19 00:27:17    160s]   3040 core components: 0 unplaced, 3040 placed, 0 fixed
[04/19 00:27:17    160s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[04/19 00:27:17    160s] Read in 102 physical pins
[04/19 00:27:17    160s]   102 physical pins: 0 unplaced, 0 placed, 102 fixed
[04/19 00:27:17    160s] Read in 1 blockages
[04/19 00:27:17    160s] Read in 102 nets
[04/19 00:27:17    160s] Read in 2 special nets, 2 routed
[04/19 00:27:17    160s] Read in 6184 terminals
[04/19 00:27:17    160s] 2 nets selected.
[04/19 00:27:17    160s] 
[04/19 00:27:17    160s] Begin power routing ...
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance I_1 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance I_0 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[OP\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[MASTER\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[2\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[MASTER\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[OP\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U3 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U4 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U5 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U6 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U7 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U8 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U9 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U10 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U17 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U18 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (IMPSR-511):	instance My_bus/U21 is not placed in the correct row, followpin rail may not be generated correctly for it.
[04/19 00:27:17    160s] **WARN: (EMS-27):	Message (IMPSR-511) has exceeded the current message display limit of 20.
[04/19 00:27:17    160s] To increase the message display limit, refer to the product command reference manual.
[04/19 00:27:18    161s] CPU time for FollowPin 0 seconds
[04/19 00:27:18    161s] **WARN: (IMPSR-480):	Pin VSS of cell my_Counter/sub_83_G4_aco/U22 overlaps with a block or obstruction around (255.153, 141.455), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (19.045, 142.855), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-480):	Pin VSS of cell my_Counter/sub_83_G4_aco/U22 overlaps with a block or obstruction around (255.153, 141.455), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (19.045, 142.855), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-480):	Pin VSS of cell my_Counter/sub_83_G4_aco/U22 overlaps with a block or obstruction around (255.153, 141.455), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (19.045, 142.855), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (19.045, 142.855), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.950, 142.855), it will not be connected.
[04/19 00:27:18    161s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (10.950, 142.855), it will not be connected.
[04/19 00:27:19    162s] CPU time for FollowPin 0 seconds
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (139.90, 140.64) (140.62, 141.44).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (139.90, 142.90) (140.70, 143.34).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (140.49, 144.14) (140.49, 144.54).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (23.36, 140.64) (24.08, 141.44).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (23.28, 142.90) (24.08, 143.34).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (139.90, 20.64) (140.62, 21.44).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (140.49, 18.14) (140.49, 18.54).
[04/19 00:27:19    162s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via9 at (23.36, 20.64) (24.08, 21.44).
[04/19 00:27:45    188s]   Number of Block ports routed: 8
[04/19 00:27:45    188s]   Number of Stripe ports routed: 240
[04/19 00:27:45    188s]   Number of Core ports routed: 652  open: 234
[04/19 00:27:45    188s]   Number of Power Bump ports routed: 0
[04/19 00:27:45    188s]   Number of Followpin connections: 443
[04/19 00:27:45    188s] End power routing: cpu: 0:00:28, real: 0:00:28, peak: 1700.00 megs.
[04/19 00:27:45    188s] 
[04/19 00:27:45    188s] 
[04/19 00:27:45    188s] 
[04/19 00:27:45    188s]  Begin updating DB with routing results ...
[04/19 00:27:45    188s]  Updating DB with 102 io pins ...
[04/19 00:27:45    188s]  Updating DB with 21 via definition ...
[04/19 00:27:45    188s] 
sroute post-processing starts at Mon Apr 19 00:27:45 2021
The viaGen is rebuilding shadow vias for net VSS.
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (17.83, 201.64) (18.23, 201.94).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (17.83, 235.14) (18.23, 235.44).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (17.83, 271.64) (18.23, 271.94).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (17.83, 305.14) (18.23, 305.44).
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {18.0250, 330.1400} between Layer metal7 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {18.0250, 335.1400} between Layer metal7 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (18.62, 25.14) (19.02, 25.44).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.62, 61.64) (19.02, 61.94).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via6 at (18.62, 95.14) (19.02, 95.44).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.62, 131.64) (19.02, 131.94).
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {20.3825, 330.3175} between Layer metal4 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {20.2700, 332.4325} between Layer metal6 and metal7. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {20.4950, 334.6975} between Layer metal7 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {15.2700, 331.6825} between Layer metal6 and metal7. Long running time might be introduced.
[04/19 00:27:45    188s] sroute post-processing ends at Mon Apr 19 00:27:45 2021

sroute post-processing starts at Mon Apr 19 00:27:45 2021
The viaGen is rebuilding shadow vias for net VDD.
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.67, 200.14) (19.02, 200.44).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.67, 219.74) (19.02, 220.14).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.67, 244.94) (19.02, 245.34).
[04/19 00:27:45    188s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (18.67, 264.54) (19.02, 264.94).
[04/19 00:27:45    188s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[04/19 00:27:45    188s] To increase the message display limit, refer to the product command reference manual.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {18.6700, 328.4900} between Layer metal1 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {17.4975, 335.5125} between Layer metal1 and metal8. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {17.0975, 331.4325} between Layer metal5 and metal6. Long running time might be introduced.
[04/19 00:27:45    188s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {20.6125, 331.4325} between Layer metal3 and metal7. Long running time might be introduced.
[04/19 00:27:45    188s] sroute post-processing ends at Mon Apr 19 00:27:45 2021
sroute created 1686 wires.
[04/19 00:27:45    188s] ViaGen created 51178 vias, deleted 0 via to avoid violation.
[04/19 00:27:45    188s] +--------+----------------+----------------+
[04/19 00:27:45    188s] |  Layer |     Created    |     Deleted    |
[04/19 00:27:45    188s] +--------+----------------+----------------+
[04/19 00:27:45    188s] | metal1 |       915      |       NA       |
[04/19 00:27:45    188s] |  via1  |      10081     |        0       |
[04/19 00:27:45    188s] | metal2 |       23       |       NA       |
[04/19 00:27:45    188s] |  via2  |      10073     |        0       |
[04/19 00:27:45    188s] | metal3 |        4       |       NA       |
[04/19 00:27:45    188s] |  via3  |      10073     |        0       |
[04/19 00:27:45    188s] | metal4 |       17       |       NA       |
[04/19 00:27:45    188s] |  via4  |      10073     |        0       |
[04/19 00:27:45    188s] | metal5 |       326      |       NA       |
[04/19 00:27:45    188s] |  via5  |      10239     |        0       |
[04/19 00:27:45    188s] | metal6 |       134      |       NA       |
[04/19 00:27:45    188s] |  via6  |       307      |        0       |
[04/19 00:27:45    188s] | metal7 |       179      |       NA       |
[04/19 00:27:45    188s] |  via7  |       312      |        0       |
[04/19 00:27:45    188s] | metal8 |       80       |       NA       |
[04/19 00:27:45    188s] |  via8  |       10       |        0       |
[04/19 00:27:45    188s] |  via9  |       10       |        0       |
[04/19 00:27:45    188s] | metal10|        8       |       NA       |
[04/19 00:27:45    188s] +--------+----------------+----------------+
[04/19 00:27:45    188s] #% End sroute (date=04/19 00:27:45, total cpu=0:00:28.1, real=0:00:28.0, peak res=746.0M, current mem=746.0M)
[04/19 00:27:45    188s] <CMD> defOut -floorplan -noStdCells results/ensc450_floor.def
[04/19 00:27:45    188s] Writing DEF file 'results/ensc450_floor.def', current time is Mon Apr 19 00:27:45 2021 ...
[04/19 00:27:45    188s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/19 00:27:45    188s] DEF file 'results/ensc450_floor.def' is written, current time is Mon Apr 19 00:27:45 2021 ...
[04/19 00:27:45    188s] <CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
[04/19 00:27:46    188s] #% Begin save design ... (date=04/19 00:27:46, mem=746.2M)
[04/19 00:27:46    188s] % Begin Save ccopt configuration ... (date=04/19 00:27:46, mem=746.2M)
[04/19 00:27:46    188s] % End Save ccopt configuration ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.8M, current mem=746.8M)
[04/19 00:27:46    188s] % Begin Save netlist data ... (date=04/19 00:27:46, mem=746.8M)
[04/19 00:27:46    188s] Writing Binary DB to ./DBS/03-floorplan.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:27:46    188s] % End Save netlist data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.9M, current mem=746.9M)
[04/19 00:27:46    188s] Saving congestion map file ./DBS/03-floorplan.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:27:46    188s] % Begin Save AAE data ... (date=04/19 00:27:46, mem=746.9M)
[04/19 00:27:46    188s] Saving AAE Data ...
[04/19 00:27:46    188s] % End Save AAE data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.0M, current mem=747.0M)
[04/19 00:27:46    188s] % Begin Save clock tree data ... (date=04/19 00:27:46, mem=747.3M)
[04/19 00:27:46    188s] % End Save clock tree data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.3M, current mem=747.3M)
[04/19 00:27:46    188s] Saving preference file ./DBS/03-floorplan.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:27:46    188s] Saving mode setting ...
[04/19 00:27:46    188s] Saving global file ...
[04/19 00:27:46    188s] % Begin Save floorplan data ... (date=04/19 00:27:46, mem=747.5M)
[04/19 00:27:46    188s] Saving floorplan file ...
[04/19 00:27:46    188s] % End Save floorplan data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.6M, current mem=747.6M)
[04/19 00:27:46    188s] Saving Drc markers ...
[04/19 00:27:46    188s] ... 234 markers are saved ...
[04/19 00:27:46    188s] ... 0 geometry drc markers are saved ...
[04/19 00:27:46    188s] ... 0 antenna drc markers are saved ...
[04/19 00:27:46    188s] % Begin Save placement data ... (date=04/19 00:27:46, mem=747.6M)
[04/19 00:27:46    188s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:27:46    188s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=961.5M) ***
[04/19 00:27:46    188s] % End Save placement data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.7M, current mem=747.7M)
[04/19 00:27:46    188s] % Begin Save routing data ... (date=04/19 00:27:46, mem=747.7M)
[04/19 00:27:46    188s] Saving route file ...
[04/19 00:27:46    188s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=961.5M) ***
[04/19 00:27:46    188s] % End Save routing data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.7M, current mem=747.7M)
[04/19 00:27:46    188s] Saving property file ./DBS/03-floorplan.enc.dat.tmp/ensc450.prop
[04/19 00:27:46    188s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=961.5M) ***
[04/19 00:27:46    188s] % Begin Save power constraints data ... (date=04/19 00:27:46, mem=748.0M)
[04/19 00:27:46    188s] % End Save power constraints data ... (date=04/19 00:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=748.1M, current mem=748.1M)
[04/19 00:27:46    188s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:27:46    188s] Generated self-contained design 03-floorplan.enc.dat.tmp
[04/19 00:27:46    188s] #% End save design ... (date=04/19 00:27:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=755.0M, current mem=675.3M)
[04/19 00:27:46    188s] 
[04/19 00:27:46    188s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:46    188s] Severity  ID               Count  Summary                                  
[04/19 00:27:46    188s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:27:46    188s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:27:46    188s] *** Message Summary: 0 warning(s), 3 error(s)
[04/19 00:27:46    188s] 
[04/19 00:27:46    188s] <CMD> summaryReport -outfile results/summary/03-floorplan.rpt
[04/19 00:27:46    188s] Report saved in file results/summary/03-floorplan.rpt.
[04/19 00:27:46    188s] <CMD> report_message -start_cmd
[04/19 00:27:46    188s] <CMD> getRouteMode -maxRouteLayer -quiet
[04/19 00:27:46    188s] <CMD> getRouteMode -user -maxRouteLayer
[04/19 00:27:46    188s] <CMD> getPlaceMode -user -maxRouteLayer
[04/19 00:27:46    188s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[04/19 00:27:46    188s] <CMD> getPlaceMode -timingDriven -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -adaptive -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/19 00:27:46    188s] <CMD> getPlaceMode -ignoreScan -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -user -ignoreScan
[04/19 00:27:46    188s] <CMD> getPlaceMode -repairPlace -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -user -repairPlace
[04/19 00:27:46    188s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/19 00:27:46    188s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] <CMD> um::push_snapshot_stack
[04/19 00:27:46    189s] <CMD> getDesignMode -quiet -flowEffort
[04/19 00:27:46    189s] <CMD> getDesignMode -highSpeedCore -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -adaptive
[04/19 00:27:46    189s] <CMD> set spgFlowInInitialPlace 1
[04/19 00:27:46    189s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -softGuide -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -useSdpGroup -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/19 00:27:46    189s] <CMD> getPlaceMode -sdpPlace -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -sdpPlace -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[04/19 00:27:46    189s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[04/19 00:27:46    189s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[04/19 00:27:46    189s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 407, percentage of missing scan cell = 0.00% (0 / 407)
[04/19 00:27:46    189s] <CMD> getPlaceMode -place_check_library -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -trimView -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/19 00:27:46    189s] <CMD> getPlaceMode -congEffort -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/19 00:27:46    189s] <CMD> getPlaceMode -ignoreScan -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -user -ignoreScan
[04/19 00:27:46    189s] <CMD> getPlaceMode -repairPlace -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -user -repairPlace
[04/19 00:27:46    189s] <CMD> getPlaceMode -congEffort -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -timingDriven -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -user -timingDriven
[04/19 00:27:46    189s] <CMD> getPlaceMode -fastFp -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -clusterMode -quiet
[04/19 00:27:46    189s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/19 00:27:46    189s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/19 00:27:46    189s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -forceTiming -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:46    189s] <CMD> getExtractRCMode -quiet -engine
[04/19 00:27:46    189s] <CMD> getAnalysisMode -quiet -clkSrcPath
[04/19 00:27:46    189s] <CMD> getAnalysisMode -quiet -clockPropagation
[04/19 00:27:46    189s] <CMD> getAnalysisMode -quiet -cppr
[04/19 00:27:46    189s] <CMD> setExtractRCMode -engine preRoute
[04/19 00:27:46    189s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] <CMD_INTERNAL> isAnalysisModeSetup
[04/19 00:27:46    189s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/19 00:27:46    189s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[04/19 00:27:46    189s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -expNewFastMode
[04/19 00:27:46    189s] <CMD> setPlaceMode -expHiddenFastMode 1
[04/19 00:27:46    189s] <CMD> setPlaceMode -reset -ignoreScan
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[04/19 00:27:46    189s] *** Starting placeDesign default flow ***
[04/19 00:27:46    189s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/19 00:27:46    189s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[04/19 00:27:46    189s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[04/19 00:27:46    189s] <CMD> deleteBufferTree -decloneInv
[04/19 00:27:46    189s] *** Start deleteBufferTree ***
[04/19 00:27:46    189s] Info: Detect buffers to remove automatically.
[04/19 00:27:46    189s] Analyzing netlist ...
[04/19 00:27:46    189s] Updating netlist
[04/19 00:27:46    189s] 
[04/19 00:27:46    189s] *summary: 0 instances (buffers/inverters) removed
[04/19 00:27:46    189s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/19 00:27:46    189s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/19 00:27:46    189s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/19 00:27:46    189s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:46    189s] Enhanced MH flow has been turned off for floorplan mode.
[04/19 00:27:46    189s] Deleted 0 physical inst  (cell - / prefix -).
[04/19 00:27:46    189s] *** Starting "NanoPlace(TM) placement v#1 (mem=979.3M)" ...
[04/19 00:27:46    189s] <CMD> setDelayCalMode -engine feDc
[04/19 00:27:46    189s] No user-set net weight.
[04/19 00:27:46    189s] no activity file in design. spp won't run.
[04/19 00:27:46    189s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/19 00:27:46    189s] Scan chains were not defined.
[04/19 00:27:46    189s] #std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
[04/19 00:27:46    189s] #ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=102, #floatPin=0
[04/19 00:27:46    189s] stdCell: 3040 single + 0 double + 0 multi
[04/19 00:27:46    189s] Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
[04/19 00:27:46    189s] OPERPROF: Starting SiteArrayInit at level 1, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:979.3M
[04/19 00:27:46    189s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:27:46    189s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:979.3M
[04/19 00:27:46    189s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:27:46    189s] SiteArray: use 1,631,840 bytes
[04/19 00:27:46    189s] SiteArray: current memory after site array memory allocatiion 979.3M
[04/19 00:27:46    189s] SiteArray: FP blocked sites are writable
[04/19 00:27:46    189s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:979.3M
[04/19 00:27:46    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:27:46    189s] Mark StBox On SiteArr starts
[04/19 00:27:46    189s] Mark StBox On SiteArr ends
[04/19 00:27:46    189s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.052, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.052, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.060, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.002, MEM:979.3M
[04/19 00:27:46    189s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.031, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.090, REAL:0.095, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.095, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] Average module density = 0.086.
[04/19 00:27:47    189s] Density for the design = 0.086.
[04/19 00:27:47    189s]        = stdcell_area 20070 sites (5339 um^2) / alloc_area 234323 sites (62330 um^2).
[04/19 00:27:47    189s] Pin Density = 0.02804.
[04/19 00:27:47    189s]             = total # of pins 11439 / total area 407960.
[04/19 00:27:47    189s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] Initial padding reaches pin density 0.397 for top
[04/19 00:27:47    189s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 22370.000
[04/19 00:27:47    189s] InitPadU 0.086 -> 0.161 for top
[04/19 00:27:47    189s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting PlacementInitFence at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:979.3M
[04/19 00:27:47    189s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:979.3M
[04/19 00:27:47    189s] === lastAutoLevel = 9 
[04/19 00:27:47    189s] 0 delay mode for cte enabled initNetWt.
[04/19 00:27:47    189s] no activity file in design. spp won't run.
[04/19 00:27:47    189s] [spp] 0
[04/19 00:27:47    189s] [adp] 0:1:0:1
[04/19 00:27:47    189s] 0 delay mode for cte disabled initNetWt.
[04/19 00:27:47    189s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/19 00:27:47    189s] Iteration  1: Total net bbox = 7.522e+04 (4.21e+04 3.32e+04)
[04/19 00:27:47    189s]               Est.  stn bbox = 7.936e+04 (4.42e+04 3.52e+04)
[04/19 00:27:47    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    189s] Iteration  2: Total net bbox = 7.522e+04 (4.21e+04 3.32e+04)
[04/19 00:27:47    189s]               Est.  stn bbox = 7.936e+04 (4.42e+04 3.52e+04)
[04/19 00:27:47    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    189s] Iteration  3: Total net bbox = 5.692e+04 (2.68e+04 3.01e+04)
[04/19 00:27:47    189s]               Est.  stn bbox = 6.157e+04 (2.88e+04 3.27e+04)
[04/19 00:27:47    189s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    189s] Iteration  4: Total net bbox = 5.801e+04 (2.94e+04 2.86e+04)
[04/19 00:27:47    189s]               Est.  stn bbox = 6.305e+04 (3.20e+04 3.11e+04)
[04/19 00:27:47    189s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    189s] Iteration  5: Total net bbox = 5.910e+04 (3.10e+04 2.81e+04)
[04/19 00:27:47    189s]               Est.  stn bbox = 6.420e+04 (3.37e+04 3.05e+04)
[04/19 00:27:47    189s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    190s] Iteration  6: Total net bbox = 6.449e+04 (3.30e+04 3.15e+04)
[04/19 00:27:47    190s]               Est.  stn bbox = 7.323e+04 (3.75e+04 3.57e+04)
[04/19 00:27:47    190s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    190s] Iteration  7: Total net bbox = 6.510e+04 (3.35e+04 3.16e+04)
[04/19 00:27:47    190s]               Est.  stn bbox = 7.384e+04 (3.80e+04 3.58e+04)
[04/19 00:27:47    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:47    190s] Iteration  8: Total net bbox = 6.510e+04 (3.35e+04 3.16e+04)
[04/19 00:27:47    190s]               Est.  stn bbox = 7.384e+04 (3.80e+04 3.58e+04)
[04/19 00:27:47    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:48    190s] Iteration  9: Total net bbox = 6.683e+04 (3.42e+04 3.26e+04)
[04/19 00:27:48    190s]               Est.  stn bbox = 7.635e+04 (3.91e+04 3.72e+04)
[04/19 00:27:48    190s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 973.5M
[04/19 00:27:48    190s] Iteration 10: Total net bbox = 6.683e+04 (3.42e+04 3.26e+04)
[04/19 00:27:48    190s]               Est.  stn bbox = 7.635e+04 (3.91e+04 3.72e+04)
[04/19 00:27:48    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:48    190s] Iteration 11: Total net bbox = 6.825e+04 (3.49e+04 3.33e+04)
[04/19 00:27:48    190s]               Est.  stn bbox = 7.799e+04 (4.00e+04 3.80e+04)
[04/19 00:27:48    190s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:48    190s] Iteration 12: Total net bbox = 6.825e+04 (3.49e+04 3.33e+04)
[04/19 00:27:48    190s]               Est.  stn bbox = 7.799e+04 (4.00e+04 3.80e+04)
[04/19 00:27:48    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:49    191s] Iteration 13: Total net bbox = 6.919e+04 (3.53e+04 3.39e+04)
[04/19 00:27:49    191s]               Est.  stn bbox = 7.897e+04 (4.04e+04 3.85e+04)
[04/19 00:27:49    191s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 973.5M
[04/19 00:27:49    191s] Iteration 14: Total net bbox = 6.919e+04 (3.53e+04 3.39e+04)
[04/19 00:27:49    191s]               Est.  stn bbox = 7.897e+04 (4.04e+04 3.85e+04)
[04/19 00:27:49    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 973.5M
[04/19 00:27:49    191s] *** cost = 6.919e+04 (3.53e+04 3.39e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
[04/19 00:27:49    191s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:973.5M
[04/19 00:27:49    191s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:973.5M
[04/19 00:27:49    191s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:973.5M
[04/19 00:27:49    191s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:973.5M
[04/19 00:27:49    191s] Solver runtime cpu: 0:00:01.7 real: 0:00:01.6
[04/19 00:27:49    191s] Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
[04/19 00:27:49    191s] *** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=973.5M) ***
[04/19 00:27:49    191s] <CMD> setDelayCalMode -engine aae
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/19 00:27:49    191s] <CMD> get_ccopt_clock_trees *
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[04/19 00:27:49    191s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -improveWithPsp
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[04/19 00:27:49    191s] <CMD> getPlaceMode -congRepair -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -nrgrAware -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[04/19 00:27:49    191s] <CMD> getPlaceMode -user -congRepairMaxIter
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/19 00:27:49    191s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -congEffort
[04/19 00:27:49    191s] <CMD> setPlaceMode -congRepairMaxIter 1
[04/19 00:27:49    191s] <CMD> getDesignMode -quiet -congEffort
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -congRepairMaxIter
[04/19 00:27:49    191s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/19 00:27:49    191s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[04/19 00:27:49    191s] *** Finishing placeDesign default flow ***
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:49    191s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 969.5M **
[04/19 00:27:49    191s] <CMD> getPlaceMode -trimView -quiet
[04/19 00:27:49    191s] <CMD> getOptMode -quiet -viewOptPolishing
[04/19 00:27:49    191s] <CMD> getOptMode -quiet -fastViewOpt
[04/19 00:27:49    191s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[04/19 00:27:49    191s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:49    191s] <CMD> setExtractRCMode -engine preRoute
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -ignoreScan
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -repairPlace
[04/19 00:27:49    191s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/19 00:27:49    191s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[04/19 00:27:49    191s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/19 00:27:49    191s] <CMD> setPlaceMode -reset -expHiddenFastMode
[04/19 00:27:49    191s] <CMD> getPlaceMode -tcg2Pass -quiet
[04/19 00:27:49    191s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/19 00:27:49    191s] <CMD> getPlaceMode -fp -quiet
[04/19 00:27:49    191s] INFO: Finished place_design in floorplan mode - no legalization done.
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] <CMD> remove_rf_constraint
[04/19 00:27:49    191s] <CMD> getPlaceMode -quickCTS -quiet
[04/19 00:27:49    191s] <CMD> set spgFlowInInitialPlace 0
[04/19 00:27:49    191s] <CMD> getPlaceMode -user -maxRouteLayer
[04/19 00:27:49    191s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[04/19 00:27:49    191s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/19 00:27:49    191s] <CMD> getDesignMode -quiet -flowEffort
[04/19 00:27:49    191s] <CMD> report_message -end_cmd
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:49    191s] Severity  ID               Count  Summary                                  
[04/19 00:27:49    191s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/19 00:27:49    191s] *** Message Summary: 1 warning(s), 0 error(s)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] <CMD> um::create_snapshot -name final -auto min
[04/19 00:27:49    191s] <CMD> um::pop_snapshot_stack
[04/19 00:27:49    191s] <CMD> um::create_snapshot -name place_design
[04/19 00:27:49    191s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/19 00:27:49    191s] <CMD> checkPlace
[04/19 00:27:49    191s] OPERPROF: Starting checkPlace at level 1, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:969.5M
[04/19 00:27:49    191s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:27:49    191s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:969.5M
[04/19 00:27:49    191s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:27:49    191s] SiteArray: use 1,631,840 bytes
[04/19 00:27:49    191s] SiteArray: current memory after site array memory allocatiion 969.5M
[04/19 00:27:49    191s] SiteArray: FP blocked sites are writable
[04/19 00:27:49    191s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:969.5M
[04/19 00:27:49    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:27:49    191s] Mark StBox On SiteArr starts
[04/19 00:27:49    191s] Mark StBox On SiteArr ends
[04/19 00:27:49    191s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.052, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.052, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.050, REAL:0.059, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.060, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.060, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.000, REAL:0.003, MEM:969.5M
[04/19 00:27:49    191s] Begin checking placement ... (start mem=969.5M, init mem=969.5M)
[04/19 00:27:49    191s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.010, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.000, REAL:0.002, MEM:969.5M
[04/19 00:27:49    191s] Not Placed on Placement Grid:	3040
[04/19 00:27:49    191s] Overlapping with other instance:	2570
[04/19 00:27:49    191s] Orientation Violation:	230
[04/19 00:27:49    191s] *info: Placed = 3042           (Fixed = 2)
[04/19 00:27:49    191s] *info: Unplaced = 0           
[04/19 00:27:49    191s] Placement Density:8.22%(5339/64926)
[04/19 00:27:49    191s] Placement Density (including fixed std cells):8.22%(5339/64926)
[04/19 00:27:49    191s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.002, MEM:969.5M
[04/19 00:27:49    191s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=969.5M)
[04/19 00:27:49    191s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/19 00:27:49    191s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.100, MEM:969.5M
[04/19 00:27:49    191s] <CMD> saveNetlist results/verilog/ensc450.place.v
[04/19 00:27:49    191s] Writing Netlist "results/verilog/ensc450.place.v" ...
[04/19 00:27:49    191s] <CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
[04/19 00:27:49    191s] #% Begin save design ... (date=04/19 00:27:49, mem=676.4M)
[04/19 00:27:49    191s] % Begin Save ccopt configuration ... (date=04/19 00:27:49, mem=676.4M)
[04/19 00:27:49    191s] % End Save ccopt configuration ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.5M, current mem=676.5M)
[04/19 00:27:49    191s] % Begin Save netlist data ... (date=04/19 00:27:49, mem=676.5M)
[04/19 00:27:49    191s] Writing Binary DB to ./DBS/04-place.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:27:49    191s] % End Save netlist data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.8M, current mem=676.8M)
[04/19 00:27:49    191s] Saving congestion map file ./DBS/04-place.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:27:49    191s] % Begin Save AAE data ... (date=04/19 00:27:49, mem=676.8M)
[04/19 00:27:49    191s] Saving AAE Data ...
[04/19 00:27:49    191s] % End Save AAE data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.8M, current mem=676.8M)
[04/19 00:27:49    191s] % Begin Save clock tree data ... (date=04/19 00:27:49, mem=676.9M)
[04/19 00:27:49    191s] % End Save clock tree data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.9M, current mem=676.9M)
[04/19 00:27:49    191s] Saving preference file ./DBS/04-place.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:27:49    191s] Saving mode setting ...
[04/19 00:27:49    191s] Saving global file ...
[04/19 00:27:49    191s] % Begin Save floorplan data ... (date=04/19 00:27:49, mem=676.9M)
[04/19 00:27:49    191s] Saving floorplan file ...
[04/19 00:27:49    191s] % End Save floorplan data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.9M, current mem=676.9M)
[04/19 00:27:49    191s] Saving Drc markers ...
[04/19 00:27:49    191s] ... 6074 markers are saved ...
[04/19 00:27:49    191s] ... 0 geometry drc markers are saved ...
[04/19 00:27:49    191s] ... 0 antenna drc markers are saved ...
[04/19 00:27:49    191s] % Begin Save placement data ... (date=04/19 00:27:49, mem=676.9M)
[04/19 00:27:49    191s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:27:49    191s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=972.5M) ***
[04/19 00:27:49    191s] % End Save placement data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=677.0M, current mem=677.0M)
[04/19 00:27:49    191s] % Begin Save routing data ... (date=04/19 00:27:49, mem=677.0M)
[04/19 00:27:49    191s] Saving route file ...
[04/19 00:27:49    191s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=972.5M) ***
[04/19 00:27:49    191s] % End Save routing data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=678.0M, current mem=678.0M)
[04/19 00:27:49    191s] Saving property file ./DBS/04-place.enc.dat.tmp/ensc450.prop
[04/19 00:27:49    191s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=972.5M) ***
[04/19 00:27:49    191s] % Begin Save power constraints data ... (date=04/19 00:27:49, mem=678.0M)
[04/19 00:27:49    191s] % End Save power constraints data ... (date=04/19 00:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=678.0M, current mem=678.0M)
[04/19 00:27:49    191s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:27:49    191s] Generated self-contained design 04-place.enc.dat.tmp
[04/19 00:27:49    191s] #% End save design ... (date=04/19 00:27:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=678.0M, current mem=676.8M)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:49    191s] Severity  ID               Count  Summary                                  
[04/19 00:27:49    191s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:27:49    191s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:27:49    191s] *** Message Summary: 0 warning(s), 3 error(s)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/19 00:27:49    191s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/19 00:27:49    191s] enableMT= 3
[04/19 00:27:49    191s] useHNameCompare= 3 (lazy mode)
[04/19 00:27:49    191s] doMTMainInit= 1
[04/19 00:27:49    191s] doMTFlushLazyWireDelete= 1
[04/19 00:27:49    191s] useFastLRoute= 0
[04/19 00:27:49    191s] useFastCRoute= 1
[04/19 00:27:49    191s] doMTNetInitAdjWires= 1
[04/19 00:27:49    191s] wireMPoolNoThreadCheck= 1
[04/19 00:27:49    191s] allMPoolNoThreadCheck= 1
[04/19 00:27:49    191s] doNotUseMPoolInCRoute= 1
[04/19 00:27:49    191s] doMTSprFixZeroViaCodes= 1
[04/19 00:27:49    191s] doMTDtrRoute1CleanupA= 1
[04/19 00:27:49    191s] doMTDtrRoute1CleanupB= 1
[04/19 00:27:49    191s] doMTWireLenCalc= 0
[04/19 00:27:49    191s] doSkipQALenRecalc= 1
[04/19 00:27:49    191s] doMTMainCleanup= 1
[04/19 00:27:49    191s] doMTMoveCellTermsToMSLayer= 1
[04/19 00:27:49    191s] doMTConvertWiresToNewViaCode= 1
[04/19 00:27:49    191s] doMTRemoveAntenna= 1
[04/19 00:27:49    191s] doMTCheckConnectivity= 1
[04/19 00:27:49    191s] enableRuntimeLog= 0
[04/19 00:27:49    191s] Set wireMPool w/ noThreadCheck
[04/19 00:27:49    191s] *** Starting trialRoute (mem=971.5M) ***
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Using hname+ instead name for net compare
[04/19 00:27:49    191s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/19 00:27:49    191s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/19 00:27:49    191s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/19 00:27:49    191s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 971.5M)
[04/19 00:27:49    191s] Options:  -noPinGuide
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/19 00:27:49    191s] Set wireMPool w/ noThreadCheck
[04/19 00:27:49    191s] routingBox: (0 0) (699960 700000)
[04/19 00:27:49    191s] coreBox:    (20140 19880) (679820 680120)
[04/19 00:27:49    191s] Setting of trcDoMultiPinNet= 0
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=974.3M):
[04/19 00:27:49    191s] Est net length = 7.674e+04um = 3.882e+04H + 3.792e+04V
[04/19 00:27:49    191s] Usage: (4.8%H 5.9%V) = (4.496e+04um 5.428e+04um) = (26521 32849)
[04/19 00:27:49    191s] Obstruct: 20596 = 10298 (22.9%H) + 10298 (22.9%V)
[04/19 00:27:49    191s] Overflow: 940 = 228 (0.66% H) + 712 (2.06% V)
[04/19 00:27:49    191s] Number obstruct path=25 reroute=0
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=974.3M):
[04/19 00:27:49    191s] Usage: (4.9%H 5.9%V) = (4.543e+04um 5.425e+04um) = (26792 32831)
[04/19 00:27:49    191s] Overflow: 1123 = 298 (0.86% H) + 826 (2.39% V)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=974.3M):
[04/19 00:27:49    191s] Usage: (4.9%H 5.9%V) = (4.531e+04um 5.425e+04um) = (26728 32829)
[04/19 00:27:49    191s] Overflow: 1021 = 247 (0.71% H) + 774 (2.24% V)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=974.3M):
[04/19 00:27:49    191s] Usage: (4.9%H 5.9%V) = (4.538e+04um 5.435e+04um) = (26770 32878)
[04/19 00:27:49    191s] Overflow: 818 = 113 (0.33% H) + 705 (2.04% V)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1a-1d Overflow: 0.33% H + 2.04% V (0:00:00.0 974.3M)

[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1038.3M):
[04/19 00:27:49    191s] Usage: (5.0%H 5.9%V) = (4.620e+04um 5.471e+04um) = (27276 33092)
[04/19 00:27:49    191s] Overflow: 53 = 13 (0.04% H) + 40 (0.12% V)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1038.3M):
[04/19 00:27:49    191s] Usage: (5.0%H 5.9%V) = (4.623e+04um 5.472e+04um) = (27289 33100)
[04/19 00:27:49    191s] Overflow: 32 = 12 (0.03% H) + 20 (0.06% V)
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Congestion distribution:
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Remain	cntH		cntV
[04/19 00:27:49    191s] --------------------------------------
[04/19 00:27:49    191s]  -1:	12	 0.03%	20	 0.06%
[04/19 00:27:49    191s] --------------------------------------
[04/19 00:27:49    191s]   0:	39	 0.11%	129	 0.37%
[04/19 00:27:49    191s]   1:	89	 0.26%	202	 0.58%
[04/19 00:27:49    191s]   2:	53	 0.15%	282	 0.81%
[04/19 00:27:49    191s]   3:	65	 0.19%	1092	 3.15%
[04/19 00:27:49    191s]   4:	163	 0.47%	1184	 3.42%
[04/19 00:27:49    191s]   5:	34200	98.78%	31712	91.60%
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] 
[04/19 00:27:49    191s] Phase 1e-1f Overflow: 0.03% H + 0.06% V (0:00:00.1 1038.3M)

[04/19 00:27:49    191s] Global route (cpu=0.1s real=0.1s 1038.3M)
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] *** After '-updateRemainTrks' operation: 
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Usage: (5.2%H 6.0%V) = (4.830e+04um 5.500e+04um) = (28450 33270)
[04/19 00:27:50    191s] Overflow: 109 = 17 (0.05% H) + 92 (0.27% V)
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Phase 1l Overflow: 0.05% H + 0.27% V (0:00:00.1 1038.3M)

[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Congestion distribution:
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Remain	cntH		cntV
[04/19 00:27:50    191s] --------------------------------------
[04/19 00:27:50    191s]  -5:	0	 0.00%	7	 0.02%
[04/19 00:27:50    191s]  -4:	0	 0.00%	8	 0.02%
[04/19 00:27:50    191s]  -3:	0	 0.00%	6	 0.02%
[04/19 00:27:50    191s]  -2:	1	 0.00%	14	 0.04%
[04/19 00:27:50    191s]  -1:	16	 0.05%	30	 0.09%
[04/19 00:27:50    191s] --------------------------------------
[04/19 00:27:50    191s]   0:	44	 0.13%	89	 0.26%
[04/19 00:27:50    191s]   1:	91	 0.26%	215	 0.62%
[04/19 00:27:50    191s]   2:	66	 0.19%	319	 0.92%
[04/19 00:27:50    191s]   3:	79	 0.23%	1107	 3.20%
[04/19 00:27:50    191s]   4:	174	 0.50%	1175	 3.39%
[04/19 00:27:50    191s]   5:	34150	98.64%	31651	91.42%
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Starting trMTInitAdjWires in ST mode ...
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] *** Completed Phase 1 route (cpu=0:00:00.2 real=0:00:00.2 1038.3M) ***
[04/19 00:27:50    191s] 
[04/19 00:27:50    191s] Using trMTFlushLazyWireDel= 1
[04/19 00:27:50    191s] Not using mpools for CRoute
[04/19 00:27:50    192s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/19 00:27:50    192s] Phase 2a (cpu=0:00:00.1 real=0:00:00.1 mem=1038.3M)
[04/19 00:27:50    192s] Not using mpools for CRoute
[04/19 00:27:50    192s] Phase 2b (cpu=0:00:00.1 real=0:00:00.1 mem=1038.3M)
[04/19 00:27:50    192s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/19 00:27:50    192s] Cleanup real= 0:00:00.0
[04/19 00:27:50    192s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=1038.3M)
[04/19 00:27:50    192s] 
[04/19 00:27:50    192s] Total length: 8.241e+04um, number of vias: 22588
[04/19 00:27:50    192s] M1(H) length: 1.659e+03um, number of vias: 11177
[04/19 00:27:50    192s] M2(V) length: 1.984e+04um, number of vias: 8569
[04/19 00:27:50    192s] M3(H) length: 3.020e+04um, number of vias: 1693
[04/19 00:27:50    192s] M4(V) length: 1.196e+04um, number of vias: 513
[04/19 00:27:50    192s] M5(H) length: 8.635e+03um, number of vias: 358
[04/19 00:27:50    192s] M6(V) length: 6.876e+03um, number of vias: 115
[04/19 00:27:50    192s] M7(H) length: 4.628e+02um, number of vias: 107
[04/19 00:27:50    192s] M8(V) length: 2.186e+03um, number of vias: 36
[04/19 00:27:50    192s] M9(H) length: 1.848e+02um, number of vias: 20
[04/19 00:27:50    192s] M10(V) length: 4.000e+02um
[04/19 00:27:50    192s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 1038.3M) ***
[04/19 00:27:50    192s] 
[04/19 00:27:50    192s] Skipping QALenRecalc
[04/19 00:27:50    192s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/19 00:27:50    192s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/19 00:27:50    192s] *** Finished all Phases (cpu=0:00:00.3 mem=1038.3M) ***
[04/19 00:27:50    192s] trMTFlushLazyWireDel was already disabled
[04/19 00:27:50    192s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/19 00:27:50    192s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/19 00:27:50    192s] Starting trMTRemoveAntenna in ST mode ...
[04/19 00:27:50    192s] Peak Memory Usage was 1038.3M 
[04/19 00:27:50    192s] TrialRoute+GlbRouteEst total runtime= 0:00:00.4
[04/19 00:27:50    192s] *** Finished trialRoute (cpu=0:00:00.4 mem=1038.3M) ***
[04/19 00:27:50    192s] 
[04/19 00:27:50    192s] Set wireMPool w/ threadCheck
[04/19 00:27:50    192s] <CMD> setExtractRCMode -engine preRoute
[04/19 00:27:50    192s] <CMD> setDesignMode -process 45
[04/19 00:27:50    192s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/19 00:27:50    192s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/19 00:27:50    192s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/19 00:27:50    192s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/19 00:27:50    192s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/19 00:27:50    192s] Updating process node dependent CCOpt properties for the 45nm process node.
[04/19 00:27:50    192s] <CMD> extractRC
[04/19 00:27:50    192s] Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
[04/19 00:27:50    192s] PreRoute RC Extraction called for design ensc450.
[04/19 00:27:50    192s] RC Extraction called in multi-corner(1) mode.
[04/19 00:27:50    192s] RCMode: PreRoute
[04/19 00:27:50    192s]       RC Corner Indexes            0   
[04/19 00:27:50    192s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:27:50    192s] Resistance Scaling Factor    : 1.00000 
[04/19 00:27:50    192s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:27:50    192s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:27:50    192s] Shrink Factor                : 1.00000
[04/19 00:27:50    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:27:50    192s] Using capacitance table file ...
[04/19 00:27:50    192s] Updating RC grid for preRoute extraction ...
[04/19 00:27:50    192s] Initializing multi-corner capacitance tables ... 
[04/19 00:27:50    192s] Initializing multi-corner resistance tables ...
[04/19 00:27:50    192s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1038.262M)
[04/19 00:27:50    192s] <CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
[04/19 00:27:50    192s] <CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
[04/19 00:27:50    192s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
[04/19 00:27:50    192s] #optDebug: fT-S <1 1 0 0 0>
[04/19 00:27:50    192s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/19 00:27:50    192s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/19 00:27:50    192s] Effort level <high> specified for reg2reg path_group
[04/19 00:27:50    192s] OPERPROF: Starting SiteArrayInit at level 1, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:983.3M
[04/19 00:27:50    192s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:983.3M
[04/19 00:27:50    192s] #################################################################################
[04/19 00:27:50    192s] # Design Stage: PreRoute
[04/19 00:27:50    192s] # Design Name: ensc450
[04/19 00:27:50    192s] # Design Mode: 45nm
[04/19 00:27:50    192s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:27:50    192s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:27:50    192s] # Signoff Settings: SI Off 
[04/19 00:27:50    192s] #################################################################################
[04/19 00:27:50    192s] Calculate delays in Single mode...
[04/19 00:27:50    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 983.3M, InitMEM = 983.3M)
[04/19 00:27:50    192s] Start delay calculation (fullDC) (1 T). (MEM=983.32)
[04/19 00:27:50    192s] End AAE Lib Interpolated Model. (MEM=999.453 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:50    192s] First Iteration Infinite Tw... 
[04/19 00:27:51    193s] Total number of fetched objects 3762
[04/19 00:27:51    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:51    193s] End delay calculation. (MEM=1066.68 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:27:51    193s] End delay calculation (fullDC). (MEM=1055.14 CPU=0:00:00.6 REAL=0:00:01.0)
[04/19 00:27:51    193s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1055.1M) ***
[04/19 00:27:51    193s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:13 mem=1055.1M)
[04/19 00:27:51    193s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.223  |  1.223  |  5.375  |  1.528  | 11.953  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.223  |  1.223  |  5.375  |  1.528  | 11.953  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     61 (61)      |   -0.063   |     61 (61)      |
|   max_tran     |     61 (705)     |   -0.891   |     61 (705)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
[04/19 00:27:51    193s] Total CPU time: 1.09 sec
[04/19 00:27:51    193s] Total Real time: 1.0 sec
[04/19 00:27:51    193s] Total Memory Usage: 1013.445312 Mbytes
[04/19 00:27:51    193s] #optDebug: fT-R <0 1 0 0 0>
[04/19 00:27:51    193s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
[04/19 00:27:51    193s] <CMD> summaryReport -outfile results/summary/04-place.rpt
[04/19 00:27:51    193s] Report saved in file results/summary/04-place.rpt.
[04/19 00:27:51    193s] <CMD> initECO ipo1.txt
[04/19 00:27:51    193s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/19 00:27:51    193s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/19 00:27:51    193s] Set wireMPool w/ noThreadCheck
[04/19 00:27:51    193s] *** Starting trialRoute (mem=1011.4M) ***
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Using hname+ instead name for net compare
[04/19 00:27:51    193s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/19 00:27:51    193s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/19 00:27:51    193s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/19 00:27:51    193s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1011.4M)
[04/19 00:27:51    193s] Options:  -highEffort -noPinGuide
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/19 00:27:51    193s] Set wireMPool w/ noThreadCheck
[04/19 00:27:51    193s] routingBox: (0 0) (699960 700000)
[04/19 00:27:51    193s] coreBox:    (20140 19880) (679820 680120)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1014.2M):
[04/19 00:27:51    193s] Est net length = 7.674e+04um = 3.882e+04H + 3.792e+04V
[04/19 00:27:51    193s] Usage: (4.8%H 5.9%V) = (4.496e+04um 5.428e+04um) = (26521 32849)
[04/19 00:27:51    193s] Obstruct: 20596 = 10298 (22.9%H) + 10298 (22.9%V)
[04/19 00:27:51    193s] Overflow: 940 = 228 (0.66% H) + 712 (2.06% V)
[04/19 00:27:51    193s] Number obstruct path=25 reroute=0
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1014.2M):
[04/19 00:27:51    193s] Usage: (4.9%H 5.9%V) = (4.543e+04um 5.425e+04um) = (26792 32831)
[04/19 00:27:51    193s] Overflow: 1123 = 298 (0.86% H) + 826 (2.39% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1014.2M):
[04/19 00:27:51    193s] Usage: (4.9%H 5.9%V) = (4.531e+04um 5.425e+04um) = (26728 32829)
[04/19 00:27:51    193s] Overflow: 1021 = 247 (0.71% H) + 774 (2.24% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1014.2M):
[04/19 00:27:51    193s] Usage: (4.9%H 5.9%V) = (4.538e+04um 5.435e+04um) = (26770 32878)
[04/19 00:27:51    193s] Overflow: 818 = 113 (0.33% H) + 705 (2.04% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1a-1d Overflow: 0.33% H + 2.04% V (0:00:00.0 1014.2M)

[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1078.2M):
[04/19 00:27:51    193s] Usage: (5.0%H 5.9%V) = (4.620e+04um 5.471e+04um) = (27276 33092)
[04/19 00:27:51    193s] Overflow: 53 = 13 (0.04% H) + 40 (0.12% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1078.2M):
[04/19 00:27:51    193s] Usage: (5.0%H 5.9%V) = (4.623e+04um 5.472e+04um) = (27289 33100)
[04/19 00:27:51    193s] Overflow: 32 = 12 (0.03% H) + 20 (0.06% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1g route (cpu=0:00:00.0 real=0:00:00.0 mem=1078.2M):
[04/19 00:27:51    193s] Usage: (5.0%H 5.9%V) = (4.629e+04um 5.478e+04um) = (27330 33136)
[04/19 00:27:51    193s] Overflow: 15 = 10 (0.03% H) + 5 (0.01% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1h route (cpu=0:00:00.0 real=0:00:00.0 mem=1078.2M):
[04/19 00:27:51    193s] Usage: (5.0%H 6.0%V) = (4.629e+04um 5.482e+04um) = (27330 33158)
[04/19 00:27:51    193s] Overflow: 14 = 9 (0.03% H) + 5 (0.01% V)
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Congestion distribution:
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Remain	cntH		cntV
[04/19 00:27:51    193s] --------------------------------------
[04/19 00:27:51    193s]  -1:	9	 0.03%	5	 0.01%
[04/19 00:27:51    193s] --------------------------------------
[04/19 00:27:51    193s]   0:	43	 0.12%	149	 0.43%
[04/19 00:27:51    193s]   1:	89	 0.26%	206	 0.60%
[04/19 00:27:51    193s]   2:	51	 0.15%	276	 0.80%
[04/19 00:27:51    193s]   3:	65	 0.19%	1148	 3.32%
[04/19 00:27:51    193s]   4:	165	 0.48%	1127	 3.26%
[04/19 00:27:51    193s]   5:	34199	98.78%	31710	91.59%
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] 
[04/19 00:27:51    193s] Phase 1e-1h Overflow: 0.03% H + 0.01% V (0:00:00.1 1078.2M)

[04/19 00:27:51    193s] Global route (cpu=0.1s real=0.1s 1078.2M)
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] *** After '-updateRemainTrks' operation: 
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Usage: (5.2%H 6.0%V) = (4.837e+04um 5.509e+04um) = (28491 33324)
[04/19 00:27:52    193s] Overflow: 110 = 18 (0.05% H) + 92 (0.27% V)
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Phase 1l Overflow: 0.05% H + 0.27% V (0:00:00.1 1078.2M)

[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Congestion distribution:
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Remain	cntH		cntV
[04/19 00:27:52    193s] --------------------------------------
[04/19 00:27:52    193s]  -5:	0	 0.00%	4	 0.01%
[04/19 00:27:52    193s]  -4:	0	 0.00%	8	 0.02%
[04/19 00:27:52    193s]  -3:	0	 0.00%	10	 0.03%
[04/19 00:27:52    193s]  -2:	1	 0.00%	11	 0.03%
[04/19 00:27:52    193s]  -1:	17	 0.05%	34	 0.10%
[04/19 00:27:52    193s] --------------------------------------
[04/19 00:27:52    193s]   0:	45	 0.13%	98	 0.28%
[04/19 00:27:52    193s]   1:	89	 0.26%	212	 0.61%
[04/19 00:27:52    193s]   2:	65	 0.19%	311	 0.90%
[04/19 00:27:52    193s]   3:	79	 0.23%	1154	 3.33%
[04/19 00:27:52    193s]   4:	175	 0.51%	1131	 3.27%
[04/19 00:27:52    193s]   5:	34150	98.64%	31648	91.41%
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Starting trMTInitAdjWires in ST mode ...
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] *** Completed Phase 1 route (cpu=0:00:00.2 real=0:00:00.2 1078.2M) ***
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Using trMTFlushLazyWireDel= 1
[04/19 00:27:52    193s] Not using mpools for CRoute
[04/19 00:27:52    193s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/19 00:27:52    193s] Phase 2a (cpu=0:00:00.1 real=0:00:00.1 mem=1078.2M)
[04/19 00:27:52    193s] Not using mpools for CRoute
[04/19 00:27:52    193s] Phase 2b (cpu=0:00:00.1 real=0:00:00.1 mem=1078.2M)
[04/19 00:27:52    193s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/19 00:27:52    193s] Cleanup real= 0:00:00.0
[04/19 00:27:52    193s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=1078.2M)
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Total length: 8.250e+04um, number of vias: 22618
[04/19 00:27:52    193s] M1(H) length: 1.670e+03um, number of vias: 11175
[04/19 00:27:52    193s] M2(V) length: 1.974e+04um, number of vias: 8583
[04/19 00:27:52    193s] M3(H) length: 3.027e+04um, number of vias: 1713
[04/19 00:27:52    193s] M4(V) length: 1.235e+04um, number of vias: 521
[04/19 00:27:52    193s] M5(H) length: 8.614e+03um, number of vias: 372
[04/19 00:27:52    193s] M6(V) length: 7.006e+03um, number of vias: 109
[04/19 00:27:52    193s] M7(H) length: 4.721e+02um, number of vias: 97
[04/19 00:27:52    193s] M8(V) length: 1.737e+03um, number of vias: 30
[04/19 00:27:52    193s] M9(H) length: 1.302e+02um, number of vias: 18
[04/19 00:27:52    193s] M10(V) length: 5.024e+02um
[04/19 00:27:52    193s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 1078.2M) ***
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Skipping QALenRecalc
[04/19 00:27:52    193s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/19 00:27:52    193s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/19 00:27:52    193s] *** Finished all Phases (cpu=0:00:00.4 mem=1078.2M) ***
[04/19 00:27:52    193s] trMTFlushLazyWireDel was already disabled
[04/19 00:27:52    193s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/19 00:27:52    193s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/19 00:27:52    193s] Starting trMTRemoveAntenna in ST mode ...
[04/19 00:27:52    193s] Peak Memory Usage was 1078.2M 
[04/19 00:27:52    193s] TrialRoute+GlbRouteEst total runtime= +0:00:00.4 = 0:00:00.8
[04/19 00:27:52    193s]   TrialRoute full (called 2x) runtime= 0:00:00.8
[04/19 00:27:52    193s] *** Finished trialRoute (cpu=0:00:00.4 mem=1078.2M) ***
[04/19 00:27:52    193s] 
[04/19 00:27:52    193s] Set wireMPool w/ threadCheck
[04/19 00:27:52    193s] <CMD> setExtractRCMode -engine preRoute
[04/19 00:27:52    193s] <CMD> extractRC
[04/19 00:27:52    193s] Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
[04/19 00:27:52    193s] PreRoute RC Extraction called for design ensc450.
[04/19 00:27:52    193s] RC Extraction called in multi-corner(1) mode.
[04/19 00:27:52    193s] RCMode: PreRoute
[04/19 00:27:52    193s]       RC Corner Indexes            0   
[04/19 00:27:52    193s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:27:52    193s] Resistance Scaling Factor    : 1.00000 
[04/19 00:27:52    193s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:27:52    193s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:27:52    193s] Shrink Factor                : 1.00000
[04/19 00:27:52    193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:27:52    193s] Using capacitance table file ...
[04/19 00:27:52    193s] Updating RC grid for preRoute extraction ...
[04/19 00:27:52    193s] Initializing multi-corner capacitance tables ... 
[04/19 00:27:52    193s] Initializing multi-corner resistance tables ...
[04/19 00:27:52    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1064.059M)
[04/19 00:27:52    193s] <CMD> optDesign -preCTS
[04/19 00:27:52    193s] Executing: place_opt_design -opt
[04/19 00:27:52    193s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> endECO
[04/19 00:27:52    193s] <CMD> saveNetlist results/verilog/ensc450.postplaceopt.v
[04/19 00:27:52    193s] Writing Netlist "results/verilog/ensc450.postplaceopt.v" ...
[04/19 00:27:52    193s] <CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
[04/19 00:27:52    194s] #% Begin save design ... (date=04/19 00:27:52, mem=782.6M)
[04/19 00:27:52    194s] % Begin Save ccopt configuration ... (date=04/19 00:27:52, mem=782.6M)
[04/19 00:27:52    194s] % End Save ccopt configuration ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.6M, current mem=782.6M)
[04/19 00:27:52    194s] % Begin Save netlist data ... (date=04/19 00:27:52, mem=782.6M)
[04/19 00:27:52    194s] Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:27:52    194s] % End Save netlist data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.6M, current mem=782.4M)
[04/19 00:27:52    194s] Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:27:52    194s] % Begin Save AAE data ... (date=04/19 00:27:52, mem=782.8M)
[04/19 00:27:52    194s] Saving AAE Data ...
[04/19 00:27:52    194s] % End Save AAE data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.8M, current mem=782.8M)
[04/19 00:27:52    194s] % Begin Save clock tree data ... (date=04/19 00:27:52, mem=784.0M)
[04/19 00:27:52    194s] % End Save clock tree data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.0M, current mem=784.0M)
[04/19 00:27:52    194s] Saving preference file ./DBS/05-postPlaceOpt.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:27:52    194s] Saving mode setting ...
[04/19 00:27:52    194s] Saving global file ...
[04/19 00:27:52    194s] % Begin Save floorplan data ... (date=04/19 00:27:52, mem=784.0M)
[04/19 00:27:52    194s] Saving floorplan file ...
[04/19 00:27:52    194s] % End Save floorplan data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.0M, current mem=784.0M)
[04/19 00:27:52    194s] Saving Drc markers ...
[04/19 00:27:52    194s] ... 6074 markers are saved ...
[04/19 00:27:52    194s] ... 0 geometry drc markers are saved ...
[04/19 00:27:52    194s] ... 0 antenna drc markers are saved ...
[04/19 00:27:52    194s] % Begin Save placement data ... (date=04/19 00:27:52, mem=784.0M)
[04/19 00:27:52    194s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:27:52    194s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1064.1M) ***
[04/19 00:27:52    194s] % End Save placement data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.0M, current mem=784.0M)
[04/19 00:27:52    194s] % Begin Save routing data ... (date=04/19 00:27:52, mem=784.0M)
[04/19 00:27:52    194s] Saving route file ...
[04/19 00:27:52    194s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1064.1M) ***
[04/19 00:27:52    194s] % End Save routing data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.0M, current mem=784.0M)
[04/19 00:27:52    194s] Saving property file ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.prop
[04/19 00:27:52    194s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1064.1M) ***
[04/19 00:27:52    194s] % Begin Save power constraints data ... (date=04/19 00:27:52, mem=784.0M)
[04/19 00:27:52    194s] % End Save power constraints data ... (date=04/19 00:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.0M, current mem=784.0M)
[04/19 00:27:52    194s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:27:53    194s] Generated self-contained design 05-postPlaceOpt.enc.dat.tmp
[04/19 00:27:53    194s] #% End save design ... (date=04/19 00:27:53, total cpu=0:00:00.3, real=0:00:01.0, peak res=784.0M, current mem=702.5M)
[04/19 00:27:53    194s] 
[04/19 00:27:53    194s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:53    194s] Severity  ID               Count  Summary                                  
[04/19 00:27:53    194s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:27:53    194s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:27:53    194s] *** Message Summary: 0 warning(s), 3 error(s)
[04/19 00:27:53    194s] 
[04/19 00:27:53    194s] <CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
[04/19 00:27:53    194s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
[04/19 00:27:53    194s] #optDebug: fT-S <1 1 0 0 0>
[04/19 00:27:53    194s] Effort level <high> specified for reg2reg path_group
[04/19 00:27:53    194s] OPERPROF: Starting SiteArrayInit at level 1, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.060, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:999.6M
[04/19 00:27:53    194s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:999.6M
[04/19 00:27:53    194s] #################################################################################
[04/19 00:27:53    194s] # Design Stage: PreRoute
[04/19 00:27:53    194s] # Design Name: ensc450
[04/19 00:27:53    194s] # Design Mode: 45nm
[04/19 00:27:53    194s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:27:53    194s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:27:53    194s] # Signoff Settings: SI Off 
[04/19 00:27:53    194s] #################################################################################
[04/19 00:27:53    194s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:27:53    194s] Calculate delays in Single mode...
[04/19 00:27:53    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 997.6M, InitMEM = 997.6M)
[04/19 00:27:53    194s] Start delay calculation (fullDC) (1 T). (MEM=997.562)
[04/19 00:27:53    194s] End AAE Lib Interpolated Model. (MEM=1013.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:53    195s] Total number of fetched objects 3762
[04/19 00:27:53    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:53    195s] End delay calculation. (MEM=1061.39 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:27:53    195s] End delay calculation (fullDC). (MEM=1061.39 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:27:53    195s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1061.4M) ***
[04/19 00:27:53    195s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:15 mem=1061.4M)
[04/19 00:27:54    195s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.168  |  5.377  |  1.475  | 11.953  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.168  |  1.168  |  5.377  |  1.475  | 11.953  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     61 (61)      |   -0.063   |     61 (61)      |
|   max_tran     |     61 (708)     |   -0.900   |     61 (708)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
[04/19 00:27:54    195s] Total CPU time: 1.06 sec
[04/19 00:27:54    195s] Total Real time: 1.0 sec
[04/19 00:27:54    195s] Total Memory Usage: 1013.691406 Mbytes
[04/19 00:27:54    195s] #optDebug: fT-R <0 1 0 0 0>
[04/19 00:27:54    195s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
[04/19 00:27:54    195s] <CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
[04/19 00:27:54    195s] Report saved in file results/summary/05_postPlaceOpt.rpt.
[04/19 00:27:54    195s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] <CMD> all_hold_analysis_views
[04/19 00:27:54    195s] <CMD> all_setup_analysis_views
[04/19 00:27:54    195s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/19 00:27:54    195s] Checking spec file integrity...
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] Reading clock tree spec file 'inputs/ensc450.cts' ...
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] RouteType               : FE_CTS_DEFAULT
[04/19 00:27:54    195s] PreferredExtraSpace     : 1
[04/19 00:27:54    195s] Shield                  : NONE
[04/19 00:27:54    195s] PreferLayer             : M3 M4 
[04/19 00:27:54    195s] RC Information for View ensc450_av :
[04/19 00:27:54    195s] Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
[04/19 00:27:54    195s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[04/19 00:27:54    195s] Est. Via Res            : 5(ohm) [10]
[04/19 00:27:54    195s] Est. Via Cap            : 0.02023(ff)
[04/19 00:27:54    195s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/19 00:27:54    195s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
[04/19 00:27:54    195s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
[04/19 00:27:54    195s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
[04/19 00:27:54    195s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
[04/19 00:27:54    195s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
[04/19 00:27:54    195s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
[04/19 00:27:54    195s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
[04/19 00:27:54    195s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
[04/19 00:27:54    195s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] RouteType               : FE_CTS_DEFAULT_LEAF
[04/19 00:27:54    195s] PreferredExtraSpace     : 1
[04/19 00:27:54    195s] Shield                  : NONE
[04/19 00:27:54    195s] PreferLayer             : M3 M4 
[04/19 00:27:54    195s] RC Information for View ensc450_av :
[04/19 00:27:54    195s] Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
[04/19 00:27:54    195s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[04/19 00:27:54    195s] Est. Via Res            : 5(ohm) [10]
[04/19 00:27:54    195s] Est. Via Cap            : 0.02023(ff)
[04/19 00:27:54    195s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/19 00:27:54    195s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
[04/19 00:27:54    195s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
[04/19 00:27:54    195s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
[04/19 00:27:54    195s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
[04/19 00:27:54    195s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
[04/19 00:27:54    195s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
[04/19 00:27:54    195s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
[04/19 00:27:54    195s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
[04/19 00:27:54    195s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] Switching off Advanced RC Correlation modes in AAE mode.
[04/19 00:27:54    195s] Active Analysis Views for CTS are,
[04/19 00:27:54    195s] #1 ensc450_av
[04/19 00:27:54    195s] Default Analysis Views is ensc450_av
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] ****** AutoClockRootPin ******
[04/19 00:27:54    195s] AutoClockRootPin 1: clk
[04/19 00:27:54    195s] # NoGating         NO
[04/19 00:27:54    195s] # MaxDepth         10
[04/19 00:27:54    195s] # SetDPinAsSync    NO
[04/19 00:27:54    195s] # SetIoPinAsSync   NO
[04/19 00:27:54    195s] # SetAsyncSRPinAsSync   NO
[04/19 00:27:54    195s] # SetTriStEnPinAsSync   NO
[04/19 00:27:54    195s] # SetBBoxPinAsSync   NO
[04/19 00:27:54    195s] # RouteClkNet      YES
[04/19 00:27:54    195s] # PostOpt          YES
[04/19 00:27:54    195s] # RouteType        FE_CTS_DEFAULT
[04/19 00:27:54    195s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] ***** !! NOTE !! *****
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[04/19 00:27:54    195s] If you want to change the behavior, you need to use the SetDPinAsSync
[04/19 00:27:54    195s] or SetIoPinAsSync statement in the clock tree specification file,
[04/19 00:27:54    195s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[04/19 00:27:54    195s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[04/19 00:27:54    195s] before specifyClockTree command.
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1023.7M) ***
[04/19 00:27:54    195s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] **WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] <CMD> all_hold_analysis_views
[04/19 00:27:54    195s] <CMD> all_setup_analysis_views
[04/19 00:27:54    195s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/19 00:27:54    195s] Redoing specifyClockTree ...
[04/19 00:27:54    195s] Checking spec file integrity...
[04/19 00:27:54    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.004, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.050, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.060, REAL:0.050, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.057, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Starting CMU at level 4, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.061, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.062, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1023.7M
[04/19 00:27:54    195s] *** Changed status on (0) instances, and (0) nets in Clock clk.
[04/19 00:27:54    195s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1023.7M
[04/19 00:27:54    195s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1023.7M
[04/19 00:27:54    195s] *** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1023.7M) ***
[04/19 00:27:54    195s] <CMD> clockDesign -specFile inputs/ensc450.cts -outDir results/timing -prefix 06-cts
[04/19 00:27:54    195s] **ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] <CMD> all_hold_analysis_views
[04/19 00:27:54    195s] <CMD> all_setup_analysis_views
[04/19 00:27:54    195s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/19 00:27:54    195s] Redoing specifyClockTree ...
[04/19 00:27:54    195s] Checking spec file integrity...
[04/19 00:27:54    195s] **Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
[04/19 00:27:54    195s] End AAE Lib Interpolated Model. (MEM=1023.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:54    195s] *** Look For Reconvergent Clock Component ***
[04/19 00:27:54    195s] The clock tree clk has no reconvergent cell.
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] **** Clock Tree clk Stat ****
[04/19 00:27:54    195s] Total Clock Level	: 1
[04/19 00:27:54    195s] ***** Top Nodes *****
[04/19 00:27:54    195s] clk delay[0(ps) 0(ps)] (  my_Mem/clk  my_aes/clk  My_bus/c2_op_reg[OP][0]/CK  My_bus/c2_op_reg[MASTER][1]/CK  My_bus/c2_op_reg[SLAVE][2]/CK  My_bus/c2_op_reg[MASTER][0]/CK  My_bus/c2_op_reg[SLAVE][1]/CK  My_bus/c2_op_reg[SLAVE][0]/CK  My_bus/c2_op_reg[OP][1]/CK  My_DMA/count_reg_reg[0]/CK  My_DMA/count_reg_reg[31]/CK  My_DMA/DMA_State_reg[0]/CK  My_DMA/DMA_State_reg[1]/CK  My_DMA/data_reg_reg[31]/CK  My_DMA/data_reg_reg[30]/CK  My_DMA/data_reg_reg[29]/CK  My_DMA/data_reg_reg[28]/CK  My_DMA/data_reg_reg[27]/CK  My_DMA/data_reg_reg[26]/CK  My_DMA/data_reg_reg[25]/CK  My_DMA/data_reg_reg[24]/CK  My_DMA/data_reg_reg[23]/CK  My_DMA/data_reg_reg[22]/CK  My_DMA/data_reg_reg[21]/CK  My_DMA/data_reg_reg[20]/CK  My_DMA/data_reg_reg[19]/CK  My_DMA/data_reg_reg[18]/CK  My_DMA/data_reg_reg[17]/CK  My_DMA/data_reg_reg[16]/CK  My_DMA/data_reg_reg[15]/CK  My_DMA/data_reg_reg[14]/CK  My_DMA/data_reg_reg[13]/CK  My_DMA/data_reg_reg[12]/CK  My_DMA/data_reg_reg[11]/CK  My_DMA/data_reg_reg[10]/CK  My_DMA/data_reg_reg[9]/CK  My_DMA/data_reg_reg[8]/CK  My_DMA/data_reg_reg[7]/CK  My_DMA/data_reg_reg[6]/CK  My_DMA/data_reg_reg[5]/CK  My_DMA/data_reg_reg[4]/CK  My_DMA/data_reg_reg[3]/CK  My_DMA/data_reg_reg[2]/CK  My_DMA/data_reg_reg[1]/CK  My_DMA/data_reg_reg[0]/CK  My_DMA/count_reg_reg[1]/CK  My_DMA/count_reg_reg[2]/CK  My_DMA/count_reg_reg[3]/CK  My_DMA/count_reg_reg[4]/CK  My_DMA/count_reg_reg[5]/CK  My_DMA/count_reg_reg[6]/CK  My_DMA/count_reg_reg[7]/CK  My_DMA/count_reg_reg[8]/CK  My_DMA/count_reg_reg[9]/CK  My_DMA/count_reg_reg[10]/CK  My_DMA/count_reg_reg[11]/CK  My_DMA/count_reg_reg[12]/CK  My_DMA/count_reg_reg[13]/CK  My_DMA/count_reg_reg[14]/CK  My_DMA/count_reg_reg[15]/CK  My_DMA/count_reg_reg[16]/CK  My_DMA/count_reg_reg[17]/CK  My_DMA/count_reg_reg[18]/CK  My_DMA/count_reg_reg[19]/CK  My_DMA/count_reg_reg[20]/CK  My_DMA/count_reg_reg[21]/CK  My_DMA/count_reg_reg[22]/CK  My_DMA/count_reg_reg[23]/CK  My_DMA/count_reg_reg[24]/CK  My_DMA/count_reg_reg[25]/CK  My_DMA/count_reg_reg[26]/CK  My_DMA/count_reg_reg[27]/CK  My_DMA/count_reg_reg[28]/CK  My_DMA/count_reg_reg[29]/CK  My_DMA/count_reg_reg[30]/CK  My_DMA/rstart_reg_reg[31]/CK  My_DMA/rstart_reg_reg[30]/CK  My_DMA/rstart_reg_reg[29]/CK  My_DMA/rstart_reg_reg[28]/CK  My_DMA/rstart_reg_reg[27]/CK  My_DMA/rstart_reg_reg[26]/CK  My_DMA/rstart_reg_reg[25]/CK  My_DMA/rstart_reg_reg[24]/CK  My_DMA/rstart_reg_reg[23]/CK  My_DMA/rstart_reg_reg[22]/CK  My_DMA/rstart_reg_reg[21]/CK  My_DMA/rstart_reg_reg[20]/CK  My_DMA/rstart_reg_reg[19]/CK  My_DMA/rstart_reg_reg[18]/CK  My_DMA/rstart_reg_reg[17]/CK  My_DMA/rstart_reg_reg[16]/CK  My_DMA/rstart_reg_reg[15]/CK  My_DMA/rstart_reg_reg[14]/CK  My_DMA/rstart_reg_reg[13]/CK  My_DMA/rstart_reg_reg[12]/CK  My_DMA/rstart_reg_reg[11]/CK  My_DMA/rstart_reg_reg[10]/CK  My_DMA/rstart_reg_reg[9]/CK  My_DMA/rstart_reg_reg[8]/CK  My_DMA/rstart_reg_reg[7]/CK  My_DMA/rstart_reg_reg[6]/CK  My_DMA/rstart_reg_reg[5]/CK  My_DMA/rstart_reg_reg[4]/CK  My_DMA/rstart_reg_reg[3]/CK  My_DMA/rstart_reg_reg[2]/CK  My_DMA/rstart_reg_reg[1]/CK  My_DMA/rstart_reg_reg[0]/CK  My_DMA/rstep_reg_reg[31]/CK  My_DMA/rstep_reg_reg[30]/CK  My_DMA/rstep_reg_reg[29]/CK  My_DMA/rstep_reg_reg[28]/CK  My_DMA/rstep_reg_reg[27]/CK  My_DMA/rstep_reg_reg[26]/CK  My_DMA/rstep_reg_reg[25]/CK  My_DMA/rstep_reg_reg[24]/CK  My_DMA/rstep_reg_reg[23]/CK  My_DMA/rstep_reg_reg[22]/CK  My_DMA/rstep_reg_reg[21]/CK  My_DMA/rstep_reg_reg[20]/CK  My_DMA/rstep_reg_reg[19]/CK  My_DMA/rstep_reg_reg[18]/CK  My_DMA/rstep_reg_reg[17]/CK  My_DMA/rstep_reg_reg[16]/CK  My_DMA/rstep_reg_reg[15]/CK  My_DMA/rstep_reg_reg[14]/CK  My_DMA/rstep_reg_reg[13]/CK  My_DMA/rstep_reg_reg[12]/CK  My_DMA/rstep_reg_reg[11]/CK  My_DMA/rstep_reg_reg[10]/CK  My_DMA/rstep_reg_reg[9]/CK  My_DMA/rstep_reg_reg[8]/CK  My_DMA/rstep_reg_reg[7]/CK  My_DMA/rstep_reg_reg[6]/CK  My_DMA/rstep_reg_reg[5]/CK  My_DMA/rstep_reg_reg[4]/CK  My_DMA/rstep_reg_reg[3]/CK  My_DMA/rstep_reg_reg[2]/CK  My_DMA/rstep_reg_reg[1]/CK  My_DMA/rstep_reg_reg[0]/CK  My_DMA/wstart_reg_reg[31]/CK  My_DMA/wstart_reg_reg[30]/CK  My_DMA/wstart_reg_reg[29]/CK  My_DMA/wstart_reg_reg[28]/CK  My_DMA/wstart_reg_reg[27]/CK  My_DMA/wstart_reg_reg[26]/CK  My_DMA/wstart_reg_reg[25]/CK  My_DMA/wstart_reg_reg[24]/CK  My_DMA/wstart_reg_reg[23]/CK  My_DMA/wstart_reg_reg[22]/CK  My_DMA/wstart_reg_reg[21]/CK  My_DMA/wstart_reg_reg[20]/CK  My_DMA/wstart_reg_reg[19]/CK  My_DMA/wstart_reg_reg[18]/CK  My_DMA/wstart_reg_reg[17]/CK  My_DMA/wstart_reg_reg[16]/CK  My_DMA/wstart_reg_reg[15]/CK  My_DMA/wstart_reg_reg[14]/CK  My_DMA/wstart_reg_reg[13]/CK  My_DMA/wstart_reg_reg[12]/CK  My_DMA/wstart_reg_reg[11]/CK  My_DMA/wstart_reg_reg[10]/CK  My_DMA/wstart_reg_reg[9]/CK  My_DMA/wstart_reg_reg[8]/CK  My_DMA/wstart_reg_reg[7]/CK  My_DMA/wstart_reg_reg[6]/CK  My_DMA/wstart_reg_reg[5]/CK  My_DMA/wstart_reg_reg[4]/CK  My_DMA/wstart_reg_reg[3]/CK  My_DMA/wstart_reg_reg[2]/CK  My_DMA/wstart_reg_reg[1]/CK  My_DMA/wstart_reg_reg[0]/CK  My_DMA/wstep_reg_reg[31]/CK  My_DMA/wstep_reg_reg[30]/CK  My_DMA/wstep_reg_reg[29]/CK  My_DMA/wstep_reg_reg[28]/CK  My_DMA/wstep_reg_reg[27]/CK  My_DMA/wstep_reg_reg[26]/CK  My_DMA/wstep_reg_reg[25]/CK  My_DMA/wstep_reg_reg[24]/CK  My_DMA/wstep_reg_reg[23]/CK  My_DMA/wstep_reg_reg[22]/CK  My_DMA/wstep_reg_reg[21]/CK  My_DMA/wstep_reg_reg[20]/CK  My_DMA/wstep_reg_reg[19]/CK  My_DMA/wstep_reg_reg[18]/CK  My_DMA/wstep_reg_reg[17]/CK  My_DMA/wstep_reg_reg[16]/CK  My_DMA/wstep_reg_reg[15]/CK  My_DMA/wstep_reg_reg[14]/CK  My_DMA/wstep_reg_reg[13]/CK  My_DMA/wstep_reg_reg[12]/CK  My_DMA/wstep_reg_reg[11]/CK  My_DMA/wstep_reg_reg[10]/CK  My_DMA/wstep_reg_reg[9]/CK  My_DMA/wstep_reg_reg[8]/CK  My_DMA/wstep_reg_reg[7]/CK  My_DMA/wstep_reg_reg[6]/CK  My_DMA/wstep_reg_reg[5]/CK  My_DMA/wstep_reg_reg[4]/CK  My_DMA/wstep_reg_reg[3]/CK  My_DMA/wstep_reg_reg[2]/CK  My_DMA/wstep_reg_reg[1]/CK  My_DMA/wstep_reg_reg[0]/CK  My_DMA/waddr_reg_reg[0]/CK  My_DMA/waddr_reg_reg[1]/CK  My_DMA/waddr_reg_reg[2]/CK  My_DMA/waddr_reg_reg[3]/CK  My_DMA/waddr_reg_reg[4]/CK  My_DMA/waddr_reg_reg[5]/CK  My_DMA/waddr_reg_reg[6]/CK  My_DMA/waddr_reg_reg[7]/CK  My_DMA/waddr_reg_reg[8]/CK  My_DMA/waddr_reg_reg[9]/CK  My_DMA/waddr_reg_reg[10]/CK  My_DMA/waddr_reg_reg[11]/CK  My_DMA/waddr_reg_reg[12]/CK  My_DMA/waddr_reg_reg[13]/CK  My_DMA/waddr_reg_reg[14]/CK  My_DMA/waddr_reg_reg[15]/CK  My_DMA/waddr_reg_reg[16]/CK  My_DMA/waddr_reg_reg[17]/CK  My_DMA/waddr_reg_reg[18]/CK  My_DMA/waddr_reg_reg[19]/CK  My_DMA/waddr_reg_reg[20]/CK  My_DMA/waddr_reg_reg[21]/CK  My_DMA/waddr_reg_reg[22]/CK  My_DMA/waddr_reg_reg[23]/CK  My_DMA/waddr_reg_reg[24]/CK  My_DMA/waddr_reg_reg[25]/CK  My_DMA/waddr_reg_reg[26]/CK  My_DMA/waddr_reg_reg[27]/CK  My_DMA/waddr_reg_reg[28]/CK  My_DMA/waddr_reg_reg[29]/CK  My_DMA/waddr_reg_reg[30]/CK  My_DMA/waddr_reg_reg[31]/CK  My_DMA/raddr_reg_reg[0]/CK  My_DMA/raddr_reg_reg[1]/CK  My_DMA/raddr_reg_reg[2]/CK  My_DMA/raddr_reg_reg[3]/CK  My_DMA/raddr_reg_reg[4]/CK  My_DMA/raddr_reg_reg[5]/CK  My_DMA/raddr_reg_reg[6]/CK  My_DMA/raddr_reg_reg[7]/CK  My_DMA/raddr_reg_reg[8]/CK  My_DMA/raddr_reg_reg[9]/CK  My_DMA/raddr_reg_reg[10]/CK  My_DMA/raddr_reg_reg[11]/CK  My_DMA/raddr_reg_reg[12]/CK  My_DMA/raddr_reg_reg[13]/CK  My_DMA/raddr_reg_reg[14]/CK  My_DMA/raddr_reg_reg[15]/CK  My_DMA/raddr_reg_reg[16]/CK  My_DMA/raddr_reg_reg[17]/CK  My_DMA/raddr_reg_reg[18]/CK  My_DMA/raddr_reg_reg[19]/CK  My_DMA/raddr_reg_reg[20]/CK  My_DMA/raddr_reg_reg[21]/CK  My_DMA/raddr_reg_reg[22]/CK  My_DMA/raddr_reg_reg[23]/CK  My_DMA/raddr_reg_reg[24]/CK  My_DMA/raddr_reg_reg[25]/CK  My_DMA/raddr_reg_reg[26]/CK  My_DMA/raddr_reg_reg[27]/CK  My_DMA/raddr_reg_reg[28]/CK  My_DMA/raddr_reg_reg[29]/CK  My_DMA/raddr_reg_reg[30]/CK  My_DMA/raddr_reg_reg[31]/CK  My_DMA/ck_S1_ADDRBUS_reg[3]/CK  My_DMA/ck_S1_ADDRBUS_reg[2]/CK  My_DMA/ck_S1_ADDRBUS_reg[1]/CK  My_DMA/ck_S1_ADDRBUS_reg[0]/CK  my_Counter/cstate_reg[0][1]/CK  my_Counter/cstate_reg[0][0]/CK  my_Counter/count_reg[0][0]/CK  my_Counter/count_reg[0][1]/CK  my_Counter/count_reg[0][31]/CK  my_Counter/count_reg[0][2]/CK  my_Counter/count_reg[0][3]/CK  my_Counter/count_reg[0][4]/CK  my_Counter/count_reg[0][5]/CK  my_Counter/count_reg[0][6]/CK  my_Counter/count_reg[0][7]/CK  my_Counter/count_reg[0][8]/CK  my_Counter/count_reg[0][9]/CK  my_Counter/count_reg[0][10]/CK  my_Counter/count_reg[0][11]/CK  my_Counter/count_reg[0][12]/CK  my_Counter/count_reg[0][13]/CK  my_Counter/count_reg[0][14]/CK  my_Counter/count_reg[0][15]/CK  my_Counter/count_reg[0][16]/CK  my_Counter/count_reg[0][17]/CK  my_Counter/count_reg[0][18]/CK  my_Counter/count_reg[0][19]/CK  my_Counter/count_reg[0][20]/CK  my_Counter/count_reg[0][21]/CK  my_Counter/count_reg[0][22]/CK  my_Counter/count_reg[0][23]/CK  my_Counter/count_reg[0][24]/CK  my_Counter/count_reg[0][25]/CK  my_Counter/count_reg[0][26]/CK  my_Counter/count_reg[0][27]/CK  my_Counter/count_reg[0][28]/CK  my_Counter/count_reg[0][29]/CK  my_Counter/count_reg[0][30]/CK  my_Counter/cstate_reg[1][1]/CK  my_Counter/cstate_reg[1][0]/CK  my_Counter/count_reg[1][0]/CK  my_Counter/count_reg[1][1]/CK  my_Counter/count_reg[1][31]/CK  my_Counter/count_reg[1][2]/CK  my_Counter/count_reg[1][3]/CK  my_Counter/count_reg[1][4]/CK  my_Counter/count_reg[1][5]/CK  my_Counter/count_reg[1][6]/CK  my_Counter/count_reg[1][7]/CK  my_Counter/count_reg[1][8]/CK  my_Counter/count_reg[1][9]/CK  my_Counter/count_reg[1][10]/CK  my_Counter/count_reg[1][11]/CK  my_Counter/count_reg[1][12]/CK  my_Counter/count_reg[1][13]/CK  my_Counter/count_reg[1][14]/CK  my_Counter/count_reg[1][15]/CK  my_Counter/count_reg[1][16]/CK  my_Counter/count_reg[1][17]/CK  my_Counter/count_reg[1][18]/CK  my_Counter/count_reg[1][19]/CK  my_Counter/count_reg[1][20]/CK  my_Counter/count_reg[1][21]/CK  my_Counter/count_reg[1][22]/CK  my_Counter/count_reg[1][23]/CK  my_Counter/count_reg[1][24]/CK  my_Counter/count_reg[1][25]/CK  my_Counter/count_reg[1][26]/CK  my_Counter/count_reg[1][27]/CK  my_Counter/count_reg[1][28]/CK  my_Counter/count_reg[1][29]/CK  my_Counter/count_reg[1][30]/CK  my_Counter/cstate_reg[2][1]/CK  my_Counter/cstate_reg[2][0]/CK  my_Counter/count_reg[2][0]/CK  my_Counter/count_reg[2][1]/CK  my_Counter/count_reg[2][31]/CK  my_Counter/count_reg[2][2]/CK  my_Counter/count_reg[2][3]/CK  my_Counter/count_reg[2][4]/CK  my_Counter/count_reg[2][5]/CK  my_Counter/count_reg[2][6]/CK  my_Counter/count_reg[2][7]/CK  my_Counter/count_reg[2][8]/CK  my_Counter/count_reg[2][9]/CK  my_Counter/count_reg[2][10]/CK  my_Counter/count_reg[2][11]/CK  my_Counter/count_reg[2][12]/CK  my_Counter/count_reg[2][13]/CK  my_Counter/count_reg[2][14]/CK  my_Counter/count_reg[2][15]/CK  my_Counter/count_reg[2][16]/CK  my_Counter/count_reg[2][17]/CK  my_Counter/count_reg[2][18]/CK  my_Counter/count_reg[2][19]/CK  my_Counter/count_reg[2][20]/CK  my_Counter/count_reg[2][21]/CK  my_Counter/count_reg[2][22]/CK  my_Counter/count_reg[2][23]/CK  my_Counter/count_reg[2][24]/CK  my_Counter/count_reg[2][25]/CK  my_Counter/count_reg[2][26]/CK  my_Counter/count_reg[2][27]/CK  my_Counter/count_reg[2][28]/CK  my_Counter/count_reg[2][29]/CK  my_Counter/count_reg[2][30]/CK  my_Counter/cstate_reg[3][1]/CK  my_Counter/cstate_reg[3][0]/CK  my_Counter/count_reg[3][0]/CK  my_Counter/count_reg[3][1]/CK  my_Counter/count_reg[3][31]/CK  my_Counter/count_reg[3][2]/CK  my_Counter/count_reg[3][3]/CK  my_Counter/count_reg[3][4]/CK  my_Counter/count_reg[3][5]/CK  my_Counter/count_reg[3][6]/CK  my_Counter/count_reg[3][7]/CK  my_Counter/count_reg[3][8]/CK  my_Counter/count_reg[3][9]/CK  my_Counter/count_reg[3][10]/CK  my_Counter/count_reg[3][11]/CK  my_Counter/count_reg[3][12]/CK  my_Counter/count_reg[3][13]/CK  my_Counter/count_reg[3][14]/CK  my_Counter/count_reg[3][15]/CK  my_Counter/count_reg[3][16]/CK  my_Counter/count_reg[3][17]/CK  my_Counter/count_reg[3][18]/CK  my_Counter/count_reg[3][19]/CK  my_Counter/count_reg[3][20]/CK  my_Counter/count_reg[3][21]/CK  my_Counter/count_reg[3][22]/CK  my_Counter/count_reg[3][23]/CK  my_Counter/count_reg[3][24]/CK  my_Counter/count_reg[3][25]/CK  my_Counter/count_reg[3][26]/CK  my_Counter/count_reg[3][27]/CK  my_Counter/count_reg[3][28]/CK  my_Counter/count_reg[3][29]/CK  my_Counter/count_reg[3][30]/CK  my_Counter/read_addr_reg[1]/CK  my_Counter/read_addr_reg[0]/CK )
[04/19 00:27:54    195s] Level 1 (Total=409	Sink=409)
[04/19 00:27:54    195s] Total Sinks		: 409
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] # Analysis View: ensc450_av
[04/19 00:27:54    195s] ********** Clock clk Pre-Route Timing Analysis **********
[04/19 00:27:54    195s] Nr. of Subtrees                : 1
[04/19 00:27:54    195s] Nr. of Sinks                   : 409
[04/19 00:27:54    195s] Nr. of Buffer                  : 0
[04/19 00:27:54    195s] Nr. of Level (including gates) : 0
[04/19 00:27:54    195s] Root Rise Input Tran           : 0.1(ps)
[04/19 00:27:54    195s] Root Fall Input Tran           : 0.1(ps)
[04/19 00:27:54    195s] No Driving Cell Specified!
[04/19 00:27:54    195s] Max trig. edge delay at sink(R): my_aes/clk 2970.8(ps)
[04/19 00:27:54    195s] Min trig. edge delay at sink(R): My_DMA/waddr_reg_reg[8]/CK 45(ps)
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s]                                  (Actual)               (Required)          
[04/19 00:27:54    195s] Rise Phase Delay               : 45~2970.8(ps)          200~3000(ps)        
[04/19 00:27:54    195s] Fall Phase Delay               : 45~2970.8(ps)          200~3000(ps)        
[04/19 00:27:54    195s] Trig. Edge Skew                : 2925.8(ps)             400(ps)             
[04/19 00:27:54    195s] Rise Skew                      : 2925.8(ps)             
[04/19 00:27:54    195s] Fall Skew                      : 2925.8(ps)             
[04/19 00:27:54    195s] Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
[04/19 00:27:54    195s] Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
[04/19 00:27:54    195s] Max. Rise Sink Tran.           : 5288.4(ps)             200(ps)             
[04/19 00:27:54    195s] Max. Fall Sink Tran.           : 5288.4(ps)             200(ps)             
[04/19 00:27:54    195s] Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
[04/19 00:27:54    195s] Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
[04/19 00:27:54    195s] Min. Rise Sink Tran.           : 374(ps)                0(ps)               
[04/19 00:27:54    195s] Min. Fall Sink Tran.           : 374(ps)                0(ps)               
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] view ensc450_av : skew = 2925.8ps (required = 400ps)
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] Generating Clock Analysis Report results/ensc450.ctsrpt ....
[04/19 00:27:54    195s] Clock Analysis (CPU Time 0:00:00.3)
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] 
[04/19 00:27:54    195s] *** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=1031.7M) ***
[04/19 00:27:54    195s] **WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] <CMD> all_hold_analysis_views
[04/19 00:27:54    195s] <CMD> all_setup_analysis_views
[04/19 00:27:54    195s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/19 00:27:54    195s] Redoing specifyClockTree ...
[04/19 00:27:54    195s] Checking spec file integrity...
[04/19 00:27:54    195s] <CMD> saveNetlist results/verilog/ensc450.cts.v
[04/19 00:27:54    195s] Writing Netlist "results/verilog/ensc450.cts.v" ...
[04/19 00:27:54    195s] <CMD> saveDesign DBS/06-cts.enc -relativePath -compress
[04/19 00:27:54    195s] #% Begin save design ... (date=04/19 00:27:54, mem=759.6M)
[04/19 00:27:54    195s] % Begin Save ccopt configuration ... (date=04/19 00:27:54, mem=759.6M)
[04/19 00:27:54    195s] % End Save ccopt configuration ... (date=04/19 00:27:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.6M, current mem=759.6M)
[04/19 00:27:54    195s] % Begin Save clock tree specification data ... (date=04/19 00:27:54, mem=759.6M)
[04/19 00:27:54    195s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:54    195s] Redoing specifyClockTree ...
[04/19 00:27:54    195s] Checking spec file integrity...
[04/19 00:27:54    195s] % End Save clock tree specification data ... (date=04/19 00:27:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.6M, current mem=759.6M)
[04/19 00:27:54    195s] % Begin Save netlist data ... (date=04/19 00:27:54, mem=759.6M)
[04/19 00:27:54    195s] Writing Binary DB to DBS/06-cts.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:27:54    195s] % End Save netlist data ... (date=04/19 00:27:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.7M, current mem=759.7M)
[04/19 00:27:55    195s] Saving congestion map file DBS/06-cts.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:27:55    195s] % Begin Save AAE data ... (date=04/19 00:27:55, mem=759.7M)
[04/19 00:27:55    195s] Saving AAE Data ...
[04/19 00:27:55    195s] % End Save AAE data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.7M, current mem=759.7M)
[04/19 00:27:55    195s] % Begin Save clock tree data ... (date=04/19 00:27:55, mem=759.7M)
[04/19 00:27:55    195s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:27:55    195s] Saving clock tree spec file 'DBS/06-cts.enc.dat.tmp/ensc450.ctstch' ...
[04/19 00:27:55    195s] % End Save clock tree data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.7M, current mem=759.7M)
[04/19 00:27:55    195s] Saving preference file DBS/06-cts.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:27:55    195s] Saving mode setting ...
[04/19 00:27:55    195s] Saving global file ...
[04/19 00:27:55    196s] % Begin Save floorplan data ... (date=04/19 00:27:55, mem=759.7M)
[04/19 00:27:55    196s] Saving floorplan file ...
[04/19 00:27:55    196s] % End Save floorplan data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.7M, current mem=759.7M)
[04/19 00:27:55    196s] Saving Drc markers ...
[04/19 00:27:55    196s] ... 6074 markers are saved ...
[04/19 00:27:55    196s] ... 0 geometry drc markers are saved ...
[04/19 00:27:55    196s] ... 0 antenna drc markers are saved ...
[04/19 00:27:55    196s] % Begin Save placement data ... (date=04/19 00:27:55, mem=759.7M)
[04/19 00:27:55    196s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:27:55    196s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1031.7M) ***
[04/19 00:27:55    196s] % End Save placement data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.7M, current mem=759.7M)
[04/19 00:27:55    196s] % Begin Save routing data ... (date=04/19 00:27:55, mem=759.7M)
[04/19 00:27:55    196s] Saving route file ...
[04/19 00:27:55    196s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1031.7M) ***
[04/19 00:27:55    196s] % End Save routing data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.7M, current mem=760.7M)
[04/19 00:27:55    196s] Saving property file DBS/06-cts.enc.dat.tmp/ensc450.prop
[04/19 00:27:55    196s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1031.7M) ***
[04/19 00:27:55    196s] % Begin Save power constraints data ... (date=04/19 00:27:55, mem=760.7M)
[04/19 00:27:55    196s] % End Save power constraints data ... (date=04/19 00:27:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.7M, current mem=760.7M)
[04/19 00:27:55    196s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:27:55    196s] Generated self-contained design 06-cts.enc.dat.tmp
[04/19 00:27:55    196s] #% End save design ... (date=04/19 00:27:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=760.7M, current mem=751.0M)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:27:55    196s] Severity  ID               Count  Summary                                  
[04/19 00:27:55    196s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:27:55    196s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/19 00:27:55    196s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:27:55    196s] *** Message Summary: 2 warning(s), 3 error(s)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/19 00:27:55    196s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/19 00:27:55    196s] Set wireMPool w/ noThreadCheck
[04/19 00:27:55    196s] *** Starting trialRoute (mem=1023.7M) ***
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Using hname+ instead name for net compare
[04/19 00:27:55    196s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/19 00:27:55    196s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/19 00:27:55    196s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/19 00:27:55    196s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1023.7M)
[04/19 00:27:55    196s] Options:  -highEffort -noPinGuide
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/19 00:27:55    196s] Set wireMPool w/ noThreadCheck
[04/19 00:27:55    196s] routingBox: (0 0) (699960 700000)
[04/19 00:27:55    196s] coreBox:    (20140 19880) (679820 680120)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:55    196s] Est net length = 7.674e+04um = 3.882e+04H + 3.792e+04V
[04/19 00:27:55    196s] Usage: (4.8%H 5.9%V) = (4.496e+04um 5.428e+04um) = (26521 32849)
[04/19 00:27:55    196s] Obstruct: 20596 = 10298 (22.9%H) + 10298 (22.9%V)
[04/19 00:27:55    196s] Overflow: 940 = 228 (0.66% H) + 712 (2.06% V)
[04/19 00:27:55    196s] Number obstruct path=25 reroute=0
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:55    196s] Usage: (4.9%H 5.9%V) = (4.543e+04um 5.425e+04um) = (26792 32831)
[04/19 00:27:55    196s] Overflow: 1123 = 298 (0.86% H) + 826 (2.39% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:55    196s] Usage: (4.9%H 5.9%V) = (4.531e+04um 5.425e+04um) = (26728 32829)
[04/19 00:27:55    196s] Overflow: 1021 = 247 (0.71% H) + 774 (2.24% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:55    196s] Usage: (4.9%H 5.9%V) = (4.538e+04um 5.435e+04um) = (26770 32878)
[04/19 00:27:55    196s] Overflow: 818 = 113 (0.33% H) + 705 (2.04% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1a-1d Overflow: 0.33% H + 2.04% V (0:00:00.1 1026.5M)

[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:55    196s] Usage: (5.0%H 5.9%V) = (4.620e+04um 5.471e+04um) = (27276 33092)
[04/19 00:27:55    196s] Overflow: 53 = 13 (0.04% H) + 40 (0.12% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:55    196s] Usage: (5.0%H 5.9%V) = (4.623e+04um 5.472e+04um) = (27289 33100)
[04/19 00:27:55    196s] Overflow: 32 = 12 (0.03% H) + 20 (0.06% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1g route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:55    196s] Usage: (5.0%H 5.9%V) = (4.629e+04um 5.478e+04um) = (27330 33136)
[04/19 00:27:55    196s] Overflow: 15 = 10 (0.03% H) + 5 (0.01% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1h route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:55    196s] Usage: (5.0%H 6.0%V) = (4.629e+04um 5.482e+04um) = (27330 33158)
[04/19 00:27:55    196s] Overflow: 14 = 9 (0.03% H) + 5 (0.01% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Congestion distribution:
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Remain	cntH		cntV
[04/19 00:27:55    196s] --------------------------------------
[04/19 00:27:55    196s]  -1:	9	 0.03%	5	 0.01%
[04/19 00:27:55    196s] --------------------------------------
[04/19 00:27:55    196s]   0:	43	 0.12%	149	 0.43%
[04/19 00:27:55    196s]   1:	89	 0.26%	206	 0.60%
[04/19 00:27:55    196s]   2:	51	 0.15%	276	 0.80%
[04/19 00:27:55    196s]   3:	65	 0.19%	1148	 3.32%
[04/19 00:27:55    196s]   4:	165	 0.48%	1127	 3.26%
[04/19 00:27:55    196s]   5:	34199	98.78%	31710	91.59%
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1e-1h Overflow: 0.03% H + 0.01% V (0:00:00.1 1090.5M)

[04/19 00:27:55    196s] Global route (cpu=0.1s real=0.1s 1090.5M)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] *** After '-updateRemainTrks' operation: 
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Usage: (5.2%H 6.0%V) = (4.837e+04um 5.509e+04um) = (28491 33324)
[04/19 00:27:55    196s] Overflow: 110 = 18 (0.05% H) + 92 (0.27% V)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Phase 1l Overflow: 0.05% H + 0.27% V (0:00:00.1 1090.5M)

[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Congestion distribution:
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Remain	cntH		cntV
[04/19 00:27:55    196s] --------------------------------------
[04/19 00:27:55    196s]  -5:	0	 0.00%	4	 0.01%
[04/19 00:27:55    196s]  -4:	0	 0.00%	8	 0.02%
[04/19 00:27:55    196s]  -3:	0	 0.00%	10	 0.03%
[04/19 00:27:55    196s]  -2:	1	 0.00%	11	 0.03%
[04/19 00:27:55    196s]  -1:	17	 0.05%	34	 0.10%
[04/19 00:27:55    196s] --------------------------------------
[04/19 00:27:55    196s]   0:	45	 0.13%	98	 0.28%
[04/19 00:27:55    196s]   1:	89	 0.26%	212	 0.61%
[04/19 00:27:55    196s]   2:	65	 0.19%	311	 0.90%
[04/19 00:27:55    196s]   3:	79	 0.23%	1154	 3.33%
[04/19 00:27:55    196s]   4:	175	 0.51%	1131	 3.27%
[04/19 00:27:55    196s]   5:	34150	98.64%	31648	91.41%
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Starting trMTInitAdjWires in ST mode ...
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] *** Completed Phase 1 route (cpu=0:00:00.2 real=0:00:00.2 1090.5M) ***
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Using trMTFlushLazyWireDel= 1
[04/19 00:27:55    196s] Not using mpools for CRoute
[04/19 00:27:55    196s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/19 00:27:55    196s] Phase 2a (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:55    196s] Not using mpools for CRoute
[04/19 00:27:55    196s] Phase 2b (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:55    196s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/19 00:27:55    196s] Cleanup real= 0:00:00.0
[04/19 00:27:55    196s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Total length: 8.250e+04um, number of vias: 22618
[04/19 00:27:55    196s] M1(H) length: 1.670e+03um, number of vias: 11175
[04/19 00:27:55    196s] M2(V) length: 1.974e+04um, number of vias: 8583
[04/19 00:27:55    196s] M3(H) length: 3.027e+04um, number of vias: 1713
[04/19 00:27:55    196s] M4(V) length: 1.235e+04um, number of vias: 521
[04/19 00:27:55    196s] M5(H) length: 8.614e+03um, number of vias: 372
[04/19 00:27:55    196s] M6(V) length: 7.006e+03um, number of vias: 109
[04/19 00:27:55    196s] M7(H) length: 4.721e+02um, number of vias: 97
[04/19 00:27:55    196s] M8(V) length: 1.737e+03um, number of vias: 30
[04/19 00:27:55    196s] M9(H) length: 1.302e+02um, number of vias: 18
[04/19 00:27:55    196s] M10(V) length: 5.024e+02um
[04/19 00:27:55    196s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 1090.5M) ***
[04/19 00:27:55    196s] 
[04/19 00:27:55    196s] Skipping QALenRecalc
[04/19 00:27:55    196s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/19 00:27:55    196s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/19 00:27:56    196s] *** Finished all Phases (cpu=0:00:00.4 mem=1090.5M) ***
[04/19 00:27:56    196s] trMTFlushLazyWireDel was already disabled
[04/19 00:27:56    196s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/19 00:27:56    196s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/19 00:27:56    196s] Starting trMTRemoveAntenna in ST mode ...
[04/19 00:27:56    196s] Peak Memory Usage was 1090.5M 
[04/19 00:27:56    196s] TrialRoute+GlbRouteEst total runtime= +0:00:00.4 = 0:00:01.2
[04/19 00:27:56    196s]   TrialRoute full (called 3x) runtime= 0:00:01.2
[04/19 00:27:56    196s] *** Finished trialRoute (cpu=0:00:00.4 mem=1090.5M) ***
[04/19 00:27:56    196s] 
[04/19 00:27:56    196s] Set wireMPool w/ threadCheck
[04/19 00:27:56    196s] <CMD> extractRC
[04/19 00:27:56    196s] Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
[04/19 00:27:56    196s] PreRoute RC Extraction called for design ensc450.
[04/19 00:27:56    196s] RC Extraction called in multi-corner(1) mode.
[04/19 00:27:56    196s] RCMode: PreRoute
[04/19 00:27:56    196s]       RC Corner Indexes            0   
[04/19 00:27:56    196s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:27:56    196s] Resistance Scaling Factor    : 1.00000 
[04/19 00:27:56    196s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:27:56    196s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:27:56    196s] Shrink Factor                : 1.00000
[04/19 00:27:56    196s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:27:56    196s] Using capacitance table file ...
[04/19 00:27:56    196s] Updating RC grid for preRoute extraction ...
[04/19 00:27:56    196s] Initializing multi-corner capacitance tables ... 
[04/19 00:27:56    196s] Initializing multi-corner resistance tables ...
[04/19 00:27:56    196s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1076.328M)
[04/19 00:27:56    196s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
[04/19 00:27:56    196s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
[04/19 00:27:56    196s] Effort level <high> specified for reg2reg path_group
[04/19 00:27:56    196s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1010.1M
[04/19 00:27:56    196s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1010.1M
[04/19 00:27:56    196s] #################################################################################
[04/19 00:27:56    196s] # Design Stage: PreRoute
[04/19 00:27:56    196s] # Design Name: ensc450
[04/19 00:27:56    196s] # Design Mode: 45nm
[04/19 00:27:56    196s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:27:56    196s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:27:56    196s] # Signoff Settings: SI Off 
[04/19 00:27:56    196s] #################################################################################
[04/19 00:27:56    196s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:27:56    196s] Calculate delays in Single mode...
[04/19 00:27:56    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 1008.1M, InitMEM = 1008.1M)
[04/19 00:27:56    196s] Start delay calculation (fullDC) (1 T). (MEM=1008.08)
[04/19 00:27:56    197s] End AAE Lib Interpolated Model. (MEM=1024.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:56    197s] Total number of fetched objects 3762
[04/19 00:27:56    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:56    197s] End delay calculation. (MEM=1071.91 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:27:56    197s] End delay calculation (fullDC). (MEM=1071.91 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:27:56    197s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1071.9M) ***
[04/19 00:27:56    197s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:18 mem=1071.9M)
[04/19 00:27:56    197s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.000  |  0.213  |  0.825  |  0.817  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.213  |  0.000  |  0.213  |  0.825  |  0.817  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
[04/19 00:27:56    197s] Total CPU time: 0.83 sec
[04/19 00:27:56    197s] Total Real time: 0.0 sec
[04/19 00:27:56    197s] Total Memory Usage: 1024.210938 Mbytes
[04/19 00:27:56    197s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
[04/19 00:27:57    197s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
[04/19 00:27:57    197s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
[04/19 00:27:57    197s] #optDebug: fT-S <1 1 0 0 0>
[04/19 00:27:57    197s] Effort level <high> specified for reg2reg path_group
[04/19 00:27:57    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1011.6M
[04/19 00:27:57    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1011.6M
[04/19 00:27:57    197s] #################################################################################
[04/19 00:27:57    197s] # Design Stage: PreRoute
[04/19 00:27:57    197s] # Design Name: ensc450
[04/19 00:27:57    197s] # Design Mode: 45nm
[04/19 00:27:57    197s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:27:57    197s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:27:57    197s] # Signoff Settings: SI Off 
[04/19 00:27:57    197s] #################################################################################
[04/19 00:27:57    197s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:27:57    197s] Calculate delays in Single mode...
[04/19 00:27:57    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 1009.6M, InitMEM = 1009.6M)
[04/19 00:27:57    197s] Start delay calculation (fullDC) (1 T). (MEM=1009.59)
[04/19 00:27:57    197s] End AAE Lib Interpolated Model. (MEM=1025.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:57    198s] Total number of fetched objects 3762
[04/19 00:27:57    198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:27:57    198s] End delay calculation. (MEM=1073.42 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:27:57    198s] End delay calculation (fullDC). (MEM=1073.42 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:27:57    198s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1073.4M) ***
[04/19 00:27:57    198s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:18 mem=1073.4M)
[04/19 00:27:58    198s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.168  |  5.377  |  1.475  | 11.953  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.168  |  1.168  |  5.377  |  1.475  | 11.953  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     61 (61)      |   -0.063   |     61 (61)      |
|   max_tran     |     61 (708)     |   -0.900   |     61 (708)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
[04/19 00:27:58    198s] Total CPU time: 1.06 sec
[04/19 00:27:58    198s] Total Real time: 1.0 sec
[04/19 00:27:58    198s] Total Memory Usage: 1025.71875 Mbytes
[04/19 00:27:58    198s] #optDebug: fT-R <0 1 0 0 0>
[04/19 00:27:58    198s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
[04/19 00:27:58    198s] <CMD> summaryReport -outfile results/summary/06-cts.rpt
[04/19 00:27:58    198s] Start to collect the design information.
[04/19 00:27:58    198s] Build netlist information for Cell ensc450.
[04/19 00:27:58    198s] Finished collecting the design information.
[04/19 00:27:58    198s] Generating macro cells used in the design report.
[04/19 00:27:58    198s] Generating standard cells used in the design report.
[04/19 00:27:58    198s] Analyze library ... 
[04/19 00:27:58    198s] Analyze netlist ... 
[04/19 00:27:58    198s] Generating HFO information report.
[04/19 00:27:58    198s] Generate no-driven nets information report.
[04/19 00:27:58    198s] Analyze timing ... 
[04/19 00:27:58    198s] Analyze floorplan/placement ... 
[04/19 00:27:58    198s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.060, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.060, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1025.7M
[04/19 00:27:58    198s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1025.7M
[04/19 00:27:58    198s] Analysis Routing ...
[04/19 00:27:58    198s] Report saved in file results/summary/06-cts.rpt.
[04/19 00:27:58    198s] <CMD> initECO temp/ipo2_setup.txt
[04/19 00:27:58    198s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/19 00:27:58    198s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/19 00:27:58    198s] Set wireMPool w/ noThreadCheck
[04/19 00:27:58    198s] *** Starting trialRoute (mem=1023.7M) ***
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Using hname+ instead name for net compare
[04/19 00:27:58    198s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/19 00:27:58    198s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/19 00:27:58    198s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/19 00:27:58    198s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1023.7M)
[04/19 00:27:58    198s] Options:  -highEffort -noPinGuide
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/19 00:27:58    198s] Set wireMPool w/ noThreadCheck
[04/19 00:27:58    198s] routingBox: (0 0) (699960 700000)
[04/19 00:27:58    198s] coreBox:    (20140 19880) (679820 680120)
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:58    198s] Est net length = 7.674e+04um = 3.882e+04H + 3.792e+04V
[04/19 00:27:58    198s] Usage: (4.8%H 5.9%V) = (4.496e+04um 5.428e+04um) = (26521 32849)
[04/19 00:27:58    198s] Obstruct: 20596 = 10298 (22.9%H) + 10298 (22.9%V)
[04/19 00:27:58    198s] Overflow: 940 = 228 (0.66% H) + 712 (2.06% V)
[04/19 00:27:58    198s] Number obstruct path=25 reroute=0
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:58    198s] Usage: (4.9%H 5.9%V) = (4.543e+04um 5.425e+04um) = (26792 32831)
[04/19 00:27:58    198s] Overflow: 1123 = 298 (0.86% H) + 826 (2.39% V)
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:58    198s] Usage: (4.9%H 5.9%V) = (4.531e+04um 5.425e+04um) = (26728 32829)
[04/19 00:27:58    198s] Overflow: 1021 = 247 (0.71% H) + 774 (2.24% V)
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1026.5M):
[04/19 00:27:58    198s] Usage: (4.9%H 5.9%V) = (4.538e+04um 5.435e+04um) = (26770 32878)
[04/19 00:27:58    198s] Overflow: 818 = 113 (0.33% H) + 705 (2.04% V)
[04/19 00:27:58    198s] 
[04/19 00:27:58    198s] Phase 1a-1d Overflow: 0.33% H + 2.04% V (0:00:00.0 1026.5M)

[04/19 00:27:58    198s] 
[04/19 00:27:58    199s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:58    199s] Usage: (5.0%H 5.9%V) = (4.620e+04um 5.471e+04um) = (27276 33092)
[04/19 00:27:58    199s] Overflow: 53 = 13 (0.04% H) + 40 (0.12% V)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:58    199s] Usage: (5.0%H 5.9%V) = (4.623e+04um 5.472e+04um) = (27289 33100)
[04/19 00:27:58    199s] Overflow: 32 = 12 (0.03% H) + 20 (0.06% V)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Phase 1g route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:58    199s] Usage: (5.0%H 5.9%V) = (4.629e+04um 5.478e+04um) = (27330 33136)
[04/19 00:27:58    199s] Overflow: 15 = 10 (0.03% H) + 5 (0.01% V)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Phase 1h route (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M):
[04/19 00:27:58    199s] Usage: (5.0%H 6.0%V) = (4.629e+04um 5.482e+04um) = (27330 33158)
[04/19 00:27:58    199s] Overflow: 14 = 9 (0.03% H) + 5 (0.01% V)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Congestion distribution:
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Remain	cntH		cntV
[04/19 00:27:58    199s] --------------------------------------
[04/19 00:27:58    199s]  -1:	9	 0.03%	5	 0.01%
[04/19 00:27:58    199s] --------------------------------------
[04/19 00:27:58    199s]   0:	43	 0.12%	149	 0.43%
[04/19 00:27:58    199s]   1:	89	 0.26%	206	 0.60%
[04/19 00:27:58    199s]   2:	51	 0.15%	276	 0.80%
[04/19 00:27:58    199s]   3:	65	 0.19%	1148	 3.32%
[04/19 00:27:58    199s]   4:	165	 0.48%	1127	 3.26%
[04/19 00:27:58    199s]   5:	34199	98.78%	31710	91.59%
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Phase 1e-1h Overflow: 0.03% H + 0.01% V (0:00:00.1 1090.5M)

[04/19 00:27:58    199s] Global route (cpu=0.1s real=0.1s 1090.5M)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] *** After '-updateRemainTrks' operation: 
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Usage: (5.2%H 6.0%V) = (4.837e+04um 5.509e+04um) = (28491 33324)
[04/19 00:27:58    199s] Overflow: 110 = 18 (0.05% H) + 92 (0.27% V)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Phase 1l Overflow: 0.05% H + 0.27% V (0:00:00.1 1090.5M)

[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Congestion distribution:
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Remain	cntH		cntV
[04/19 00:27:58    199s] --------------------------------------
[04/19 00:27:58    199s]  -5:	0	 0.00%	4	 0.01%
[04/19 00:27:58    199s]  -4:	0	 0.00%	8	 0.02%
[04/19 00:27:58    199s]  -3:	0	 0.00%	10	 0.03%
[04/19 00:27:58    199s]  -2:	1	 0.00%	11	 0.03%
[04/19 00:27:58    199s]  -1:	17	 0.05%	34	 0.10%
[04/19 00:27:58    199s] --------------------------------------
[04/19 00:27:58    199s]   0:	45	 0.13%	98	 0.28%
[04/19 00:27:58    199s]   1:	89	 0.26%	212	 0.61%
[04/19 00:27:58    199s]   2:	65	 0.19%	311	 0.90%
[04/19 00:27:58    199s]   3:	79	 0.23%	1154	 3.33%
[04/19 00:27:58    199s]   4:	175	 0.51%	1131	 3.27%
[04/19 00:27:58    199s]   5:	34150	98.64%	31648	91.41%
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Starting trMTInitAdjWires in ST mode ...
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] *** Completed Phase 1 route (cpu=0:00:00.2 real=0:00:00.2 1090.5M) ***
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Using trMTFlushLazyWireDel= 1
[04/19 00:27:58    199s] Not using mpools for CRoute
[04/19 00:27:58    199s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/19 00:27:58    199s] Phase 2a (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:58    199s] Not using mpools for CRoute
[04/19 00:27:58    199s] Phase 2b (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:58    199s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/19 00:27:58    199s] Cleanup real= 0:00:00.0
[04/19 00:27:58    199s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=1090.5M)
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Total length: 8.250e+04um, number of vias: 22618
[04/19 00:27:58    199s] M1(H) length: 1.670e+03um, number of vias: 11175
[04/19 00:27:58    199s] M2(V) length: 1.974e+04um, number of vias: 8583
[04/19 00:27:58    199s] M3(H) length: 3.027e+04um, number of vias: 1713
[04/19 00:27:58    199s] M4(V) length: 1.235e+04um, number of vias: 521
[04/19 00:27:58    199s] M5(H) length: 8.614e+03um, number of vias: 372
[04/19 00:27:58    199s] M6(V) length: 7.006e+03um, number of vias: 109
[04/19 00:27:58    199s] M7(H) length: 4.721e+02um, number of vias: 97
[04/19 00:27:58    199s] M8(V) length: 1.737e+03um, number of vias: 30
[04/19 00:27:58    199s] M9(H) length: 1.302e+02um, number of vias: 18
[04/19 00:27:58    199s] M10(V) length: 5.024e+02um
[04/19 00:27:58    199s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 1090.5M) ***
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Skipping QALenRecalc
[04/19 00:27:58    199s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/19 00:27:58    199s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/19 00:27:58    199s] *** Finished all Phases (cpu=0:00:00.4 mem=1090.5M) ***
[04/19 00:27:58    199s] trMTFlushLazyWireDel was already disabled
[04/19 00:27:58    199s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/19 00:27:58    199s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/19 00:27:58    199s] Starting trMTRemoveAntenna in ST mode ...
[04/19 00:27:58    199s] Peak Memory Usage was 1090.5M 
[04/19 00:27:58    199s] TrialRoute+GlbRouteEst total runtime= +0:00:00.4 = 0:00:01.6
[04/19 00:27:58    199s]   TrialRoute full (called 4x) runtime= 0:00:01.6
[04/19 00:27:58    199s] *** Finished trialRoute (cpu=0:00:00.4 mem=1090.5M) ***
[04/19 00:27:58    199s] 
[04/19 00:27:58    199s] Set wireMPool w/ threadCheck
[04/19 00:27:59    199s] <CMD> setExtractRCMode -engine preRoute
[04/19 00:27:59    199s] <CMD> extractRC
[04/19 00:27:59    199s] Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
[04/19 00:27:59    199s] PreRoute RC Extraction called for design ensc450.
[04/19 00:27:59    199s] RC Extraction called in multi-corner(1) mode.
[04/19 00:27:59    199s] RCMode: PreRoute
[04/19 00:27:59    199s]       RC Corner Indexes            0   
[04/19 00:27:59    199s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:27:59    199s] Resistance Scaling Factor    : 1.00000 
[04/19 00:27:59    199s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:27:59    199s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:27:59    199s] Shrink Factor                : 1.00000
[04/19 00:27:59    199s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:27:59    199s] Using capacitance table file ...
[04/19 00:27:59    199s] Updating RC grid for preRoute extraction ...
[04/19 00:27:59    199s] Initializing multi-corner capacitance tables ... 
[04/19 00:27:59    199s] Initializing multi-corner resistance tables ...
[04/19 00:27:59    199s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1076.332M)
[04/19 00:27:59    199s] <CMD> optDesign -postCTS
[04/19 00:27:59    199s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/19 00:27:59    199s] #spOpts: N=45 mergeVia=F 
[04/19 00:27:59    199s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1076.3M
[04/19 00:27:59    199s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:27:59    199s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1076.3M
[04/19 00:27:59    199s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:27:59    199s] SiteArray: use 1,631,840 bytes
[04/19 00:27:59    199s] SiteArray: current memory after site array memory allocatiion 1076.3M
[04/19 00:27:59    199s] SiteArray: FP blocked sites are writable
[04/19 00:27:59    199s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1076.3M
[04/19 00:27:59    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:27:59    199s] Mark StBox On SiteArr starts
[04/19 00:27:59    199s] Mark StBox On SiteArr ends
[04/19 00:27:59    199s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.057, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:27:59    199s] Summary for sequential cells identification: 
[04/19 00:27:59    199s]   Identified SBFF number: 16
[04/19 00:27:59    199s]   Identified MBFF number: 0
[04/19 00:27:59    199s]   Identified SB Latch number: 0
[04/19 00:27:59    199s]   Identified MB Latch number: 0
[04/19 00:27:59    199s]   Not identified SBFF number: 0
[04/19 00:27:59    199s]   Not identified MBFF number: 0
[04/19 00:27:59    199s]   Not identified SB Latch number: 0
[04/19 00:27:59    199s]   Not identified MB Latch number: 0
[04/19 00:27:59    199s]   Number of sequential cells which are not FFs: 13
[04/19 00:27:59    199s]  Visiting view : ensc450_av
[04/19 00:27:59    199s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    199s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    199s]  Visiting view : ensc450_av
[04/19 00:27:59    199s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    199s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    199s]  Setting StdDelay to 32.90
[04/19 00:27:59    199s] Creating Cell Server, finished. 
[04/19 00:27:59    199s] 
[04/19 00:27:59    199s] #spOpts: N=45 mergeVia=F 
[04/19 00:27:59    199s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] GigaOpt running with 1 threads.
[04/19 00:27:59    199s] Info: 1 threads available for lower-level modules during optimization.
[04/19 00:27:59    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1076.3M
[04/19 00:27:59    199s] #spOpts: N=45 mergeVia=F 
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Starting CMU at level 4, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.007, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.002, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.003, MEM:1076.3M
[04/19 00:27:59    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1076.3MB).
[04/19 00:27:59    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1076.3M
[04/19 00:27:59    199s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1076.3M
[04/19 00:27:59    199s] 
[04/19 00:27:59    199s] Creating Lib Analyzer ...
[04/19 00:27:59    199s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:27:59    199s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:27:59    199s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:27:59    199s] 
[04/19 00:27:59    199s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=1076.3M
[04/19 00:27:59    199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=1076.3M
[04/19 00:27:59    199s] Creating Lib Analyzer, finished. 
[04/19 00:27:59    199s] Effort level <high> specified for reg2reg path_group
[04/19 00:27:59    199s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 743.7M, totSessionCpu=0:03:20 **
[04/19 00:27:59    199s] *** optDesign -postCTS ***
[04/19 00:27:59    199s] DRC Margin: user margin 0.0; extra margin 0.2
[04/19 00:27:59    199s] Hold Target Slack: user slack 0
[04/19 00:27:59    199s] Setup Target Slack: user slack 0; extra slack 0.0
[04/19 00:27:59    199s] setUsefulSkewMode -ecoRoute false
[04/19 00:27:59    199s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/19 00:27:59    199s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1020.3M
[04/19 00:27:59    199s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1020.3M
[04/19 00:27:59    199s] Multi-VT timing optimization disabled based on library information.
[04/19 00:27:59    200s] Deleting Cell Server ...
[04/19 00:27:59    200s] Deleting Lib Analyzer.
[04/19 00:27:59    200s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:27:59    200s] Summary for sequential cells identification: 
[04/19 00:27:59    200s]   Identified SBFF number: 16
[04/19 00:27:59    200s]   Identified MBFF number: 0
[04/19 00:27:59    200s]   Identified SB Latch number: 0
[04/19 00:27:59    200s]   Identified MB Latch number: 0
[04/19 00:27:59    200s]   Not identified SBFF number: 0
[04/19 00:27:59    200s]   Not identified MBFF number: 0
[04/19 00:27:59    200s]   Not identified SB Latch number: 0
[04/19 00:27:59    200s]   Not identified MB Latch number: 0
[04/19 00:27:59    200s]   Number of sequential cells which are not FFs: 13
[04/19 00:27:59    200s]  Visiting view : ensc450_av
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    200s]  Visiting view : ensc450_av
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    200s]  Setting StdDelay to 32.90
[04/19 00:27:59    200s] Creating Cell Server, finished. 
[04/19 00:27:59    200s] 
[04/19 00:27:59    200s] Deleting Cell Server ...
[04/19 00:27:59    200s] Start to check current routing status for nets...
[04/19 00:27:59    200s] Using hname+ instead name for net compare
[04/19 00:27:59    200s] All nets are already routed correctly.
[04/19 00:27:59    200s] End to check current routing status for nets (mem=1020.3M)
[04/19 00:27:59    200s] 
[04/19 00:27:59    200s] Footprint cell information for calculating maxBufDist
[04/19 00:27:59    200s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:27:59    200s] Summary for sequential cells identification: 
[04/19 00:27:59    200s]   Identified SBFF number: 16
[04/19 00:27:59    200s]   Identified MBFF number: 0
[04/19 00:27:59    200s]   Identified SB Latch number: 0
[04/19 00:27:59    200s]   Identified MB Latch number: 0
[04/19 00:27:59    200s]   Not identified SBFF number: 0
[04/19 00:27:59    200s]   Not identified MBFF number: 0
[04/19 00:27:59    200s]   Not identified SB Latch number: 0
[04/19 00:27:59    200s]   Not identified MB Latch number: 0
[04/19 00:27:59    200s]   Number of sequential cells which are not FFs: 13
[04/19 00:27:59    200s]  Visiting view : ensc450_av
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    200s]  Visiting view : ensc450_av
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:27:59    200s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:27:59    200s]  Setting StdDelay to 32.90
[04/19 00:27:59    200s] Creating Cell Server, finished. 
[04/19 00:27:59    200s] 
[04/19 00:27:59    200s] *info: There are 9 candidate Buffer cells
[04/19 00:27:59    200s] *info: There are 6 candidate Inverter cells
[04/19 00:27:59    200s] 
[04/19 00:28:00    200s] Compute RC Scale Done ...
[04/19 00:28:00    200s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1184.4M
[04/19 00:28:00    200s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1184.4M
[04/19 00:28:00    200s] #################################################################################
[04/19 00:28:00    200s] # Design Stage: PreRoute
[04/19 00:28:00    200s] # Design Name: ensc450
[04/19 00:28:00    200s] # Design Mode: 45nm
[04/19 00:28:00    200s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:00    200s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:00    200s] # Signoff Settings: SI Off 
[04/19 00:28:00    200s] #################################################################################
[04/19 00:28:00    200s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:00    200s] Calculate delays in Single mode...
[04/19 00:28:00    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 1182.4M, InitMEM = 1182.4M)
[04/19 00:28:00    200s] Start delay calculation (fullDC) (1 T). (MEM=1182.41)
[04/19 00:28:00    200s] End AAE Lib Interpolated Model. (MEM=1198.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:00    201s] Total number of fetched objects 3762
[04/19 00:28:00    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:00    201s] End delay calculation. (MEM=1198.54 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:00    201s] End delay calculation (fullDC). (MEM=1198.54 CPU=0:00:00.6 REAL=0:00:00.0)
[04/19 00:28:00    201s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1198.5M) ***
[04/19 00:28:00    201s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:03:21 mem=1198.5M)
[04/19 00:28:00    201s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.096  |  1.401  |  1.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     61 (61)      |   -0.063   |     61 (61)      |
|   max_tran     |     61 (708)     |   -0.935   |     61 (708)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 844.7M, totSessionCpu=0:03:21 **
[04/19 00:28:00    201s] ** INFO : this run is activating low effort ccoptDesign flow
[04/19 00:28:00    201s] PhyDesignGrid: maxLocalDensity 0.98
[04/19 00:28:00    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1110.6M
[04/19 00:28:00    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1110.6M
[04/19 00:28:00    201s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:00    201s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.001, MEM:1110.6M
[04/19 00:28:00    201s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.007, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1110.6M
[04/19 00:28:01    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1110.6MB).
[04/19 00:28:01    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1110.6M
[04/19 00:28:01    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=1110.6M
[04/19 00:28:01    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1110.6M
[04/19 00:28:01    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1110.6M
[04/19 00:28:01    201s] #optDebug: fT-E <X 2 0 0 1>
[04/19 00:28:01    201s] *** Starting optimizing excluded clock nets MEM= 1110.6M) ***
[04/19 00:28:01    201s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1110.6M) ***
[04/19 00:28:01    201s] *** Starting optimizing excluded clock nets MEM= 1110.6M) ***
[04/19 00:28:01    201s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1110.6M) ***
[04/19 00:28:01    201s] Begin: GigaOpt DRV Optimization
[04/19 00:28:01    201s] Info: 1 clock net  excluded from IPO operation.
[04/19 00:28:01    201s] PhyDesignGrid: maxLocalDensity 0.98
[04/19 00:28:01    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1118.6M
[04/19 00:28:01    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1118.6M
[04/19 00:28:01    201s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:01    201s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.007, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.007, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1118.6M
[04/19 00:28:01    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1118.6M
[04/19 00:28:01    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1118.6MB).
[04/19 00:28:01    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1118.6M
[04/19 00:28:01    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    201s] 
[04/19 00:28:01    201s] Creating Lib Analyzer ...
[04/19 00:28:01    201s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:28:01    201s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:28:01    201s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:28:01    201s] 
[04/19 00:28:01    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    202s] Creating Lib Analyzer, finished. 
[04/19 00:28:01    202s] 
[04/19 00:28:01    202s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/19 00:28:01    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:01    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1118.6M
[04/19 00:28:02    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1137.7M
[04/19 00:28:02    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1137.7M
[04/19 00:28:02    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:02    202s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/19 00:28:02    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:02    202s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/19 00:28:02    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:02    202s] Info: violation cost 1209.578247 (cap = 54.232914, tran = 1155.345337, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:02    202s] |    88|   783|    -1.03|    83|    83|    -0.07|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0|   8.23|          |         |
[04/19 00:28:03    203s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:03    203s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.78|     0.00|      86|       0|       2|   8.37| 0:00:01.0|  1218.5M|
[04/19 00:28:03    203s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:03    203s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.78|     0.00|       0|       0|       0|   8.37| 0:00:00.0|  1218.5M|
[04/19 00:28:03    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:03    203s] **** Begin NDR-Layer Usage Statistics ****
[04/19 00:28:03    203s] Layer 4 has 4 constrained nets 
[04/19 00:28:03    203s] **** End NDR-Layer Usage Statistics ****
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1218.5M) ***
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Starting RefinePlace at level 1, MEM:1234.5M
[04/19 00:28:03    203s] *** Starting refinePlace (0:03:24 mem=1234.5M) ***
[04/19 00:28:03    203s] Total net bbox length = 6.990e+04 (3.570e+04 3.421e+04) (ext = 1.469e+04)
[04/19 00:28:03    203s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:03    203s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] Enhanced MH flow has been turned off for floorplan mode.
[04/19 00:28:03    203s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1234.5M
[04/19 00:28:03    203s] Starting refinePlace ...
[04/19 00:28:03    203s]   Spread Effort: high, pre-route mode, useDDP on.
[04/19 00:28:03    203s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1234.5MB) @(0:03:24 - 0:03:24).
[04/19 00:28:03    203s] Move report: preRPlace moves 1806 insts, mean move: 0.70 um, max move: 3.80 um
[04/19 00:28:03    203s] 	Max move on inst (My_bus/U631): (184.87, 176.54) --> (188.67, 176.54)
[04/19 00:28:03    203s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/19 00:28:03    203s] 	Violation at original loc: Placement Blockage Violation
[04/19 00:28:03    203s] wireLenOptFixPriorityInst 0 inst fixed
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/19 00:28:03    203s] Move report: legalization moves 2 insts, mean move: 0.19 um, max move: 0.19 um
[04/19 00:28:03    203s] 	Max move on inst (My_bus/U24): (188.67, 166.74) --> (188.86, 166.74)
[04/19 00:28:03    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1234.5MB) @(0:03:24 - 0:03:24).
[04/19 00:28:03    203s] Move report: Detail placement moves 1808 insts, mean move: 0.70 um, max move: 3.80 um
[04/19 00:28:03    203s] 	Max move on inst (My_bus/U631): (184.87, 176.54) --> (188.67, 176.54)
[04/19 00:28:03    203s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1234.5MB
[04/19 00:28:03    203s] Statistics of distance of Instance movement in refine placement:
[04/19 00:28:03    203s]   maximum (X+Y) =         3.80 um
[04/19 00:28:03    203s]   inst (My_bus/U631) with max move: (184.87, 176.54) -> (188.67, 176.54)
[04/19 00:28:03    203s]   mean    (X+Y) =         0.70 um
[04/19 00:28:03    203s] Total instances flipped for legalization: 659
[04/19 00:28:03    203s] Summary Report:
[04/19 00:28:03    203s] Instances move: 1808 (out of 3126 movable)
[04/19 00:28:03    203s] Instances flipped: 659
[04/19 00:28:03    203s] Mean displacement: 0.70 um
[04/19 00:28:03    203s] Max displacement: 3.80 um (Instance: My_bus/U631) (184.87, 176.54) -> (188.67, 176.54)
[04/19 00:28:03    203s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/19 00:28:03    203s] 	Violation at original loc: Placement Blockage Violation
[04/19 00:28:03    203s] Total instances moved : 1808
[04/19 00:28:03    203s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.110, MEM:1234.5M
[04/19 00:28:03    203s] Total net bbox length = 7.111e+04 (3.611e+04 3.500e+04) (ext = 1.468e+04)
[04/19 00:28:03    203s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1234.5MB
[04/19 00:28:03    203s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1234.5MB) @(0:03:24 - 0:03:24).
[04/19 00:28:03    203s] *** Finished refinePlace (0:03:24 mem=1234.5M) ***
[04/19 00:28:03    203s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.117, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] *** maximum move = 3.80 um ***
[04/19 00:28:03    203s] *** Finished re-routing un-routed nets (1234.5M) ***
[04/19 00:28:03    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.008, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/19 00:28:03    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1234.5M
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1234.5M) ***
[04/19 00:28:03    203s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1199.4M
[04/19 00:28:03    203s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1199.4M
[04/19 00:28:03    203s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1199.4M
[04/19 00:28:03    203s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1199.4M
[04/19 00:28:03    203s] End: GigaOpt DRV Optimization
[04/19 00:28:03    203s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/19 00:28:03    203s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.000, REAL:0.007, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.007, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1120.9M
[04/19 00:28:03    203s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1120.9M
[04/19 00:28:03    203s] 
------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=1120.9M)                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.779  |  2.911  |  2.779  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.373%
Routing Overflow: 0.05% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 862.8M, totSessionCpu=0:03:24 **
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] Active setup views:
[04/19 00:28:03    203s]  ensc450_av
[04/19 00:28:03    203s]   Dominating endpoints: 0
[04/19 00:28:03    203s]   Dominating TNS: -0.000
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] *** Timing Is met
[04/19 00:28:03    203s] *** Check timing (0:00:00.0)
[04/19 00:28:03    203s] Deleting Lib Analyzer.
[04/19 00:28:03    203s] **INFO: Flow update: Design timing is met.
[04/19 00:28:03    203s] **INFO: Flow update: Design timing is met.
[04/19 00:28:03    203s] Info: 1 clock net  excluded from IPO operation.
[04/19 00:28:03    203s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1116.9M
[04/19 00:28:03    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1116.9M
[04/19 00:28:03    203s] PhyDesignGrid: maxLocalDensity 0.98
[04/19 00:28:03    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=1136.0M
[04/19 00:28:03    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1136.0M
[04/19 00:28:03    203s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:03    203s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.007, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1136.0M
[04/19 00:28:03    203s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1136.0M
[04/19 00:28:03    203s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1136.0MB).
[04/19 00:28:03    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1136.0M
[04/19 00:28:03    203s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=1136.0M
[04/19 00:28:03    203s] Begin: Area Reclaim Optimization
[04/19 00:28:03    203s] 
[04/19 00:28:03    203s] Creating Lib Analyzer ...
[04/19 00:28:03    203s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:28:03    203s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:28:03    203s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:28:03    203s] 
[04/19 00:28:03    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=1156.0M
[04/19 00:28:03    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=1156.0M
[04/19 00:28:03    204s] Creating Lib Analyzer, finished. 
[04/19 00:28:03    204s] 
[04/19 00:28:03    204s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/19 00:28:03    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1156.0M
[04/19 00:28:03    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1156.0M
[04/19 00:28:04    204s] Usable buffer cells for single buffer setup transform:
[04/19 00:28:04    204s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[04/19 00:28:04    204s] Number of usable buffer cells above: 9
[04/19 00:28:04    204s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1156.0M
[04/19 00:28:04    204s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1156.0M
[04/19 00:28:04    204s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 8.37
[04/19 00:28:04    204s] +----------+---------+--------+--------+------------+--------+
[04/19 00:28:04    204s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/19 00:28:04    204s] +----------+---------+--------+--------+------------+--------+
[04/19 00:28:04    204s] |     8.37%|        -|   0.066|   0.000|   0:00:00.0| 1156.0M|
[04/19 00:28:04    204s] |     8.37%|        4|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:04    204s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/19 00:28:04    204s] |     8.37%|        4|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:04    204s] |     8.36%|        3|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:04    204s] |     8.36%|        0|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:05    205s] |     7.81%|      708|   0.066|   0.000|   0:00:01.0| 1196.7M|
[04/19 00:28:05    205s] |     7.81%|        1|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:05    205s] |     7.81%|        0|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:05    205s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/19 00:28:05    205s] |     7.81%|        0|   0.066|   0.000|   0:00:00.0| 1196.7M|
[04/19 00:28:05    205s] +----------+---------+--------+--------+------------+--------+
[04/19 00:28:05    205s] Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 7.81
[04/19 00:28:05    205s] 
[04/19 00:28:05    205s] ** Summary: Restruct = 4 Buffer Deletion = 3 Declone = 0 Resize = 709 **
[04/19 00:28:05    205s] --------------------------------------------------------------
[04/19 00:28:05    205s] |                                   | Total     | Sequential |
[04/19 00:28:05    205s] --------------------------------------------------------------
[04/19 00:28:05    205s] | Num insts resized                 |     709  |       0    |
[04/19 00:28:05    205s] | Num insts undone                  |       0  |       0    |
[04/19 00:28:05    205s] | Num insts Downsized               |     709  |       0    |
[04/19 00:28:05    205s] | Num insts Samesized               |       0  |       0    |
[04/19 00:28:05    205s] | Num insts Upsized                 |       0  |       0    |
[04/19 00:28:05    205s] | Num multiple commits+uncommits    |       0  |       -    |
[04/19 00:28:05    205s] --------------------------------------------------------------
[04/19 00:28:05    205s] **** Begin NDR-Layer Usage Statistics ****
[04/19 00:28:05    205s] 0 Ndr or Layer constraints added by optimization 
[04/19 00:28:05    205s] **** End NDR-Layer Usage Statistics ****
[04/19 00:28:05    205s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[04/19 00:28:05    205s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    205s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.010, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.008, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.008, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Starting RefinePlace at level 1, MEM:1196.7M
[04/19 00:28:05    206s] *** Starting refinePlace (0:03:26 mem=1196.7M) ***
[04/19 00:28:05    206s] Total net bbox length = 7.111e+04 (3.611e+04 3.500e+04) (ext = 1.485e+04)
[04/19 00:28:05    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:05    206s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1196.7M
[04/19 00:28:05    206s] Starting refinePlace ...
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/19 00:28:05    206s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:05    206s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1196.7MB) @(0:03:26 - 0:03:26).
[04/19 00:28:05    206s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:05    206s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1196.7MB
[04/19 00:28:05    206s] Statistics of distance of Instance movement in refine placement:
[04/19 00:28:05    206s]   maximum (X+Y) =         0.00 um
[04/19 00:28:05    206s]   mean    (X+Y) =         0.00 um
[04/19 00:28:05    206s] Total instances flipped for legalization: 1
[04/19 00:28:05    206s] Summary Report:
[04/19 00:28:05    206s] Instances move: 0 (out of 3120 movable)
[04/19 00:28:05    206s] Instances flipped: 1
[04/19 00:28:05    206s] Mean displacement: 0.00 um
[04/19 00:28:05    206s] Max displacement: 0.00 um 
[04/19 00:28:05    206s] Total instances moved : 0
[04/19 00:28:05    206s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.055, MEM:1196.7M
[04/19 00:28:05    206s] Total net bbox length = 7.111e+04 (3.611e+04 3.500e+04) (ext = 1.485e+04)
[04/19 00:28:05    206s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1196.7MB
[04/19 00:28:05    206s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1196.7MB) @(0:03:26 - 0:03:26).
[04/19 00:28:05    206s] *** Finished refinePlace (0:03:26 mem=1196.7M) ***
[04/19 00:28:05    206s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.061, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] *** maximum move = 0.00 um ***
[04/19 00:28:05    206s] *** Finished re-routing un-routed nets (1196.7M) ***
[04/19 00:28:05    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.007, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1196.7M
[04/19 00:28:05    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1196.7M
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1196.7M) ***
[04/19 00:28:05    206s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1161.6M
[04/19 00:28:05    206s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1161.6M
[04/19 00:28:05    206s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1161.6M
[04/19 00:28:05    206s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1161.6M
[04/19 00:28:05    206s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1123.43M, totSessionCpu=0:03:26).
[04/19 00:28:05    206s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=1123.4M
[04/19 00:28:05    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1123.4M
[04/19 00:28:05    206s] [PSP]    Started earlyGlobalRoute kernel
[04/19 00:28:05    206s] [PSP]    Initial Peak syMemory usage = 1123.4 MB
[04/19 00:28:05    206s] (I)       Reading DB...
[04/19 00:28:05    206s] (I)       Read data from FE... (mem=1123.4M)
[04/19 00:28:05    206s] (I)       Read nodes and places... (mem=1123.4M)
[04/19 00:28:05    206s] (I)       Done Read nodes and places (cpu=0.000s, mem=1123.4M)
[04/19 00:28:05    206s] (I)       Read nets... (mem=1123.4M)
[04/19 00:28:05    206s] (I)       Done Read nets (cpu=0.000s, mem=1123.4M)
[04/19 00:28:05    206s] (I)       Done Read data from FE (cpu=0.000s, mem=1123.4M)
[04/19 00:28:05    206s] (I)       before initializing RouteDB syMemory usage = 1123.4 MB
[04/19 00:28:05    206s] (I)       congestionReportName   : 
[04/19 00:28:05    206s] (I)       layerRangeFor2DCongestion : 
[04/19 00:28:05    206s] (I)       buildTerm2TermWires    : 1
[04/19 00:28:05    206s] (I)       doTrackAssignment      : 1
[04/19 00:28:05    206s] (I)       dumpBookshelfFiles     : 0
[04/19 00:28:05    206s] (I)       numThreads             : 1
[04/19 00:28:05    206s] (I)       bufferingAwareRouting  : false
[04/19 00:28:05    206s] [NR-eGR] honorMsvRouteConstraint: false
[04/19 00:28:05    206s] (I)       honorPin               : false
[04/19 00:28:05    206s] (I)       honorPinGuide          : true
[04/19 00:28:05    206s] (I)       honorPartition         : false
[04/19 00:28:05    206s] (I)       honorPartitionAllowFeedthru: false
[04/19 00:28:05    206s] (I)       allowPartitionCrossover: false
[04/19 00:28:05    206s] (I)       honorSingleEntry       : true
[04/19 00:28:05    206s] (I)       honorSingleEntryStrong : true
[04/19 00:28:05    206s] (I)       handleViaSpacingRule   : false
[04/19 00:28:05    206s] (I)       handleEolSpacingRule   : false
[04/19 00:28:05    206s] (I)       PDConstraint           : none
[04/19 00:28:05    206s] (I)       expBetterNDRHandling   : false
[04/19 00:28:05    206s] [NR-eGR] honorClockSpecNDR      : 0
[04/19 00:28:05    206s] (I)       routingEffortLevel     : 3
[04/19 00:28:05    206s] (I)       effortLevel            : standard
[04/19 00:28:05    206s] [NR-eGR] minRouteLayer          : 2
[04/19 00:28:05    206s] [NR-eGR] maxRouteLayer          : 127
[04/19 00:28:05    206s] (I)       relaxedTopLayerCeiling : 127
[04/19 00:28:05    206s] (I)       relaxedBottomLayerFloor: 2
[04/19 00:28:05    206s] (I)       numRowsPerGCell        : 1
[04/19 00:28:05    206s] (I)       speedUpLargeDesign     : 0
[04/19 00:28:05    206s] (I)       multiThreadingTA       : 1
[04/19 00:28:05    206s] (I)       optimizationMode       : false
[04/19 00:28:05    206s] (I)       routeSecondPG          : false
[04/19 00:28:05    206s] (I)       scenicRatioForLayerRelax: 0.00
[04/19 00:28:05    206s] (I)       detourLimitForLayerRelax: 0.00
[04/19 00:28:05    206s] (I)       punchThroughDistance   : 500.00
[04/19 00:28:05    206s] (I)       scenicBound            : 1.15
[04/19 00:28:05    206s] (I)       maxScenicToAvoidBlk    : 100.00
[04/19 00:28:05    206s] (I)       source-to-sink ratio   : 0.00
[04/19 00:28:05    206s] (I)       targetCongestionRatioH : 1.00
[04/19 00:28:05    206s] (I)       targetCongestionRatioV : 1.00
[04/19 00:28:05    206s] (I)       layerCongestionRatio   : 0.70
[04/19 00:28:05    206s] (I)       m1CongestionRatio      : 0.10
[04/19 00:28:05    206s] (I)       m2m3CongestionRatio    : 0.70
[04/19 00:28:05    206s] (I)       localRouteEffort       : 1.00
[04/19 00:28:05    206s] (I)       numSitesBlockedByOneVia: 8.00
[04/19 00:28:05    206s] (I)       supplyScaleFactorH     : 1.00
[04/19 00:28:05    206s] (I)       supplyScaleFactorV     : 1.00
[04/19 00:28:05    206s] (I)       highlight3DOverflowFactor: 0.00
[04/19 00:28:05    206s] (I)       routeVias              : 
[04/19 00:28:05    206s] (I)       readTROption           : true
[04/19 00:28:05    206s] (I)       extraSpacingFactor     : 1.00
[04/19 00:28:05    206s] [NR-eGR] numTracksPerClockWire  : 0
[04/19 00:28:05    206s] (I)       routeSelectedNetsOnly  : false
[04/19 00:28:05    206s] (I)       clkNetUseMaxDemand     : false
[04/19 00:28:05    206s] (I)       extraDemandForClocks   : 0
[04/19 00:28:05    206s] (I)       steinerRemoveLayers    : false
[04/19 00:28:05    206s] (I)       demoteLayerScenicScale : 1.00
[04/19 00:28:05    206s] (I)       nonpreferLayerCostScale : 100.00
[04/19 00:28:05    206s] (I)       similarTopologyRoutingFast : false
[04/19 00:28:05    206s] (I)       spanningTreeRefinement : false
[04/19 00:28:05    206s] (I)       spanningTreeRefinementAlpha : -1.00
[04/19 00:28:05    206s] (I)       starting read tracks
[04/19 00:28:05    206s] (I)       build grid graph
[04/19 00:28:05    206s] (I)       build grid graph start
[04/19 00:28:05    206s] [NR-eGR] metal1 has no routable track
[04/19 00:28:05    206s] [NR-eGR] metal2 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal3 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal4 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal5 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal6 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal7 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal8 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal9 has single uniform track structure
[04/19 00:28:05    206s] [NR-eGR] metal10 has single uniform track structure
[04/19 00:28:05    206s] (I)       build grid graph end
[04/19 00:28:05    206s] (I)       merge level 0
[04/19 00:28:05    206s] (I)       numViaLayers=10
[04/19 00:28:05    206s] (I)       Reading via via1_8 for layer: 0 
[04/19 00:28:05    206s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:05    206s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:05    206s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:05    206s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:05    206s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:05    206s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:05    206s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:05    206s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:05    206s] (I)       end build via table
[04/19 00:28:05    206s] [NR-eGR] Read 106875 PG shapes in 0.010 seconds
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=106875 numBumpBlks=0 numBoundaryFakeBlks=0
[04/19 00:28:05    206s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/19 00:28:05    206s] (I)       readDataFromPlaceDB
[04/19 00:28:05    206s] (I)       Read net information..
[04/19 00:28:05    206s] [NR-eGR] Read numTotalNets=3596  numIgnoredNets=0
[04/19 00:28:05    206s] (I)       Read testcase time = 0.000 seconds
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] (I)       read default dcut vias
[04/19 00:28:05    206s] (I)       Reading via via1_4 for layer: 0 
[04/19 00:28:05    206s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:05    206s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:05    206s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:05    206s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:05    206s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:05    206s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:05    206s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:05    206s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:05    206s] (I)       early_global_route_priority property id does not exist.
[04/19 00:28:05    206s] (I)       build grid graph start
[04/19 00:28:05    206s] (I)       build grid graph end
[04/19 00:28:05    206s] (I)       Model blockage into capacity
[04/19 00:28:05    206s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/19 00:28:05    206s] (I)       Modeling time = 0.010 seconds
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] (I)       Number of ignored nets = 0
[04/19 00:28:05    206s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of clock nets = 1.  Ignored: No
[04/19 00:28:05    206s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of special nets = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/19 00:28:05    206s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/19 00:28:05    206s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/19 00:28:05    206s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/19 00:28:05    206s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1127.2 MB
[04/19 00:28:05    206s] (I)       Ndr track 0 does not exist
[04/19 00:28:05    206s] (I)       Layer1  viaCost=200.00
[04/19 00:28:05    206s] (I)       Layer2  viaCost=200.00
[04/19 00:28:05    206s] (I)       Layer3  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer4  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer5  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer6  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer7  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer8  viaCost=100.00
[04/19 00:28:05    206s] (I)       Layer9  viaCost=100.00
[04/19 00:28:05    206s] (I)       ---------------------Grid Graph Info--------------------
[04/19 00:28:05    206s] (I)       Routing area        : (540, 280) - (699960, 700000)
[04/19 00:28:05    206s] (I)       Core area           : (20140, 19880) - (679820, 680120)
[04/19 00:28:05    206s] (I)       Site width          :   380  (dbu)
[04/19 00:28:05    206s] (I)       Row height          :  2800  (dbu)
[04/19 00:28:05    206s] (I)       GCell width         :  2800  (dbu)
[04/19 00:28:05    206s] (I)       GCell height        :  2800  (dbu)
[04/19 00:28:05    206s] (I)       Grid                :   250   250    10
[04/19 00:28:05    206s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/19 00:28:05    206s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/19 00:28:05    206s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/19 00:28:05    206s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:05    206s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:05    206s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/19 00:28:05    206s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/19 00:28:05    206s] (I)       First track coord   :     0   190   140   730   420   730  1540  1850  4020  3530
[04/19 00:28:05    206s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/19 00:28:05    206s] (I)       Total num of tracks :     0  1842  2500  1249  1250  1249   416   416   218   208
[04/19 00:28:05    206s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/19 00:28:05    206s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/19 00:28:05    206s] (I)       --------------------------------------------------------
[04/19 00:28:05    206s] 
[04/19 00:28:05    206s] [NR-eGR] ============ Routing rule table ============
[04/19 00:28:05    206s] [NR-eGR] Rule id: 0  Nets: 3596 
[04/19 00:28:05    206s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/19 00:28:05    206s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/19 00:28:05    206s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:05    206s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:05    206s] [NR-eGR] ========================================
[04/19 00:28:05    206s] [NR-eGR] 
[04/19 00:28:05    206s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer2 : = 232773 / 460500 (50.55%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer3 : = 250333 / 625000 (40.05%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer4 : = 170548 / 312250 (54.62%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer5 : = 105665 / 312500 (33.81%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer6 : = 160486 / 312250 (51.40%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer7 : = 61772 / 104000 (59.40%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer8 : = 25790 / 104000 (24.80%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer9 : = 13215 / 54500 (24.25%)
[04/19 00:28:05    206s] (I)       blocked tracks on layer10 : = 12476 / 52000 (23.99%)
[04/19 00:28:05    206s] (I)       After initializing earlyGlobalRoute syMemory usage = 1129.7 MB
[04/19 00:28:05    206s] (I)       Loading and dumping file time : 0.05 seconds
[04/19 00:28:05    206s] (I)       ============= Initialization =============
[04/19 00:28:05    206s] (I)       totalPins=11594  totalGlobalPin=11133 (96.02%)
[04/19 00:28:05    206s] (I)       total 2D Cap : 1394271 = (675946 H, 718325 V)
[04/19 00:28:05    206s] [NR-eGR] Layer group 1: route 3596 net(s) in layer range [2, 10]
[04/19 00:28:05    206s] (I)       ============  Phase 1a Route ============
[04/19 00:28:05    206s] (I)       Phase 1a runs 0.00 seconds
[04/19 00:28:05    206s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/19 00:28:05    206s] (I)       Usage: 56338 = (28622 H, 27716 V) = (4.23% H, 3.86% V) = (4.007e+04um H, 3.880e+04um V)
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] (I)       ============  Phase 1b Route ============
[04/19 00:28:05    206s] (I)       Phase 1b runs 0.01 seconds
[04/19 00:28:05    206s] (I)       Usage: 56361 = (28632 H, 27729 V) = (4.24% H, 3.86% V) = (4.008e+04um H, 3.882e+04um V)
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] (I)       earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.78% V. EstWL: 7.890540e+04um
[04/19 00:28:05    206s] (I)       ============  Phase 1c Route ============
[04/19 00:28:05    206s] (I)       Level2 Grid: 50 x 50
[04/19 00:28:05    206s] (I)       Phase 1c runs 0.00 seconds
[04/19 00:28:05    206s] (I)       Usage: 56457 = (28704 H, 27753 V) = (4.25% H, 3.86% V) = (4.019e+04um H, 3.885e+04um V)
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] (I)       ============  Phase 1d Route ============
[04/19 00:28:05    206s] (I)       Phase 1d runs 0.00 seconds
[04/19 00:28:05    206s] (I)       Usage: 56457 = (28704 H, 27753 V) = (4.25% H, 3.86% V) = (4.019e+04um H, 3.885e+04um V)
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] (I)       ============  Phase 1e Route ============
[04/19 00:28:05    206s] (I)       Phase 1e runs 0.00 seconds
[04/19 00:28:05    206s] (I)       Usage: 56457 = (28704 H, 27753 V) = (4.25% H, 3.86% V) = (4.019e+04um H, 3.885e+04um V)
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.16% V. EstWL: 7.903980e+04um
[04/19 00:28:05    206s] [NR-eGR] 
[04/19 00:28:05    206s] (I)       ============  Phase 1l Route ============
[04/19 00:28:05    206s] (I)       Phase 1l runs 0.01 seconds
[04/19 00:28:05    206s] (I)       
[04/19 00:28:05    206s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/19 00:28:05    206s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/19 00:28:05    206s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/19 00:28:05    206s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/19 00:28:05    206s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:05    206s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:05    206s] [NR-eGR]  metal2  (2)       196( 0.49%)        31( 0.08%)         0( 0.00%)   ( 0.56%) 
[04/19 00:28:05    206s] [NR-eGR]  metal3  (3)        68( 0.17%)        12( 0.03%)         1( 0.00%)   ( 0.20%) 
[04/19 00:28:05    206s] [NR-eGR]  metal4  (4)       150( 0.37%)         2( 0.00%)         0( 0.00%)   ( 0.38%) 
[04/19 00:28:05    206s] [NR-eGR]  metal5  (5)        14( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[04/19 00:28:05    206s] [NR-eGR]  metal6  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/19 00:28:05    206s] [NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/19 00:28:05    206s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:05    206s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:05    206s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:05    206s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:05    206s] [NR-eGR] Total              432( 0.12%)        46( 0.01%)         1( 0.00%)   ( 0.13%) 
[04/19 00:28:05    206s] [NR-eGR] 
[04/19 00:28:05    206s] (I)       Total Global Routing Runtime: 0.06 seconds
[04/19 00:28:05    206s] (I)       total 2D Cap : 1414248 = (685998 H, 728250 V)
[04/19 00:28:05    206s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.07% V
[04/19 00:28:05    206s] [NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.10% V
[04/19 00:28:05    206s] (I)       ============= track Assignment ============
[04/19 00:28:05    206s] (I)       extract Global 3D Wires
[04/19 00:28:05    206s] (I)       Extract Global WL : time=0.00
[04/19 00:28:05    206s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/19 00:28:05    206s] (I)       Initialization real time=0.00 seconds
[04/19 00:28:05    206s] (I)       Run Multi-thread track assignment
[04/19 00:28:06    206s] (I)       Kernel real time=0.03 seconds
[04/19 00:28:06    206s] (I)       End Greedy Track Assignment
[04/19 00:28:06    206s] [NR-eGR] --------------------------------------------------------------------------
[04/19 00:28:06    206s] [NR-eGR] metal1  (1F) length: 1.895000e-01um, number of vias: 11316
[04/19 00:28:06    206s] [NR-eGR] metal2  (2V) length: 1.623608e+04um, number of vias: 14793
[04/19 00:28:06    206s] [NR-eGR] metal3  (3H) length: 2.934977e+04um, number of vias: 5993
[04/19 00:28:06    206s] [NR-eGR] metal4  (4V) length: 1.517844e+04um, number of vias: 753
[04/19 00:28:06    206s] [NR-eGR] metal5  (5H) length: 1.156990e+04um, number of vias: 515
[04/19 00:28:06    206s] [NR-eGR] metal6  (6V) length: 8.572548e+03um, number of vias: 44
[04/19 00:28:06    206s] [NR-eGR] metal7  (7H) length: 4.003600e+02um, number of vias: 33
[04/19 00:28:06    206s] [NR-eGR] metal8  (8V) length: 9.994595e+02um, number of vias: 2
[04/19 00:28:06    206s] [NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 4
[04/19 00:28:06    206s] [NR-eGR] metal10 (10V) length: 7.840000e+01um, number of vias: 0
[04/19 00:28:06    206s] [NR-eGR] Total length: 8.238934e+04um, number of vias: 33453
[04/19 00:28:06    206s] [NR-eGR] --------------------------------------------------------------------------
[04/19 00:28:06    206s] [NR-eGR] Total eGR-routed clock nets wire length: 2.162620e+03um 
[04/19 00:28:06    206s] [NR-eGR] --------------------------------------------------------------------------
[04/19 00:28:06    206s] [NR-eGR] End Peak syMemory usage = 1106.2 MB
[04/19 00:28:06    206s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[04/19 00:28:06    206s] Extraction called for design 'ensc450' of instances=3122 and nets=3864 using extraction engine 'preRoute' .
[04/19 00:28:06    206s] PreRoute RC Extraction called for design ensc450.
[04/19 00:28:06    206s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:06    206s] RCMode: PreRoute
[04/19 00:28:06    206s]       RC Corner Indexes            0   
[04/19 00:28:06    206s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:06    206s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:06    206s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:06    206s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:06    206s] Shrink Factor                : 1.00000
[04/19 00:28:06    206s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:28:06    206s] Using capacitance table file ...
[04/19 00:28:06    206s] Updating RC grid for preRoute extraction ...
[04/19 00:28:06    206s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:06    206s] Initializing multi-corner resistance tables ...
[04/19 00:28:06    206s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1106.230M)
[04/19 00:28:06    206s] Compute RC Scale Done ...
[04/19 00:28:06    206s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:06    206s] [hotspot] |            |   max hotspot | total hotspot |
[04/19 00:28:06    206s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:06    206s] [hotspot] | normalized |          5.33 |          5.33 |
[04/19 00:28:06    206s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:06    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.33, normalized total congestion hotspot area = 5.33 (area is in unit of 4 std-cell row bins)
[04/19 00:28:06    206s] [hotspot] max/total 5.33/5.33, big hotspot (>10) total 0.00
[04/19 00:28:06    206s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/19 00:28:06    206s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:06    206s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/19 00:28:06    206s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:06    206s] [hotspot] |  1  |   179.47   151.34   196.27   168.14 |        5.33   |
[04/19 00:28:06    206s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:06    206s] #################################################################################
[04/19 00:28:06    206s] # Design Stage: PreRoute
[04/19 00:28:06    206s] # Design Name: ensc450
[04/19 00:28:06    206s] # Design Mode: 45nm
[04/19 00:28:06    206s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:06    206s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:06    206s] # Signoff Settings: SI Off 
[04/19 00:28:06    206s] #################################################################################
[04/19 00:28:06    206s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:06    206s] Calculate delays in Single mode...
[04/19 00:28:06    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 1106.0M, InitMEM = 1106.0M)
[04/19 00:28:06    206s] Start delay calculation (fullDC) (1 T). (MEM=1106)
[04/19 00:28:06    206s] End AAE Lib Interpolated Model. (MEM=1122.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:06    207s] Total number of fetched objects 3842
[04/19 00:28:06    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:06    207s] End delay calculation. (MEM=1169.82 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:06    207s] End delay calculation (fullDC). (MEM=1169.82 CPU=0:00:00.6 REAL=0:00:00.0)
[04/19 00:28:06    207s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1169.8M) ***
[04/19 00:28:07    207s] Begin: GigaOpt postEco DRV Optimization
[04/19 00:28:07    207s] Info: 1 clock net  excluded from IPO operation.
[04/19 00:28:07    207s] PhyDesignGrid: maxLocalDensity 0.98
[04/19 00:28:07    207s] ### Creating PhyDesignMc. totSessionCpu=0:03:27 mem=1169.8M
[04/19 00:28:07    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:1169.8M
[04/19 00:28:07    207s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:07    207s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1169.8M
[04/19 00:28:07    207s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:28:07    207s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1169.8M
[04/19 00:28:07    207s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:28:07    207s] SiteArray: use 1,631,840 bytes
[04/19 00:28:07    207s] SiteArray: current memory after site array memory allocatiion 1169.8M
[04/19 00:28:07    207s] SiteArray: FP blocked sites are writable
[04/19 00:28:07    207s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.003, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.005, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1169.8M
[04/19 00:28:07    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:28:07    207s] Mark StBox On SiteArr starts
[04/19 00:28:07    207s] Mark StBox On SiteArr ends
[04/19 00:28:07    207s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.050, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.050, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.057, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.061, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.061, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1169.8M
[04/19 00:28:07    207s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    207s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1169.8MB).
[04/19 00:28:07    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1169.8M
[04/19 00:28:07    207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=1169.8M
[04/19 00:28:07    207s] 
[04/19 00:28:07    207s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/19 00:28:07    207s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1169.8M
[04/19 00:28:07    207s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1169.8M
[04/19 00:28:07    207s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1188.9M
[04/19 00:28:07    207s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1188.9M
[04/19 00:28:07    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:07    207s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/19 00:28:07    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:07    207s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/19 00:28:07    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:07    208s] Info: violation cost 0.018500 (cap = 0.000000, tran = 0.018500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:07    208s] |     2|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.59|     0.00|       0|       0|       0|   7.81|          |         |
[04/19 00:28:07    208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:07    208s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.59|     0.00|       2|       0|       0|   7.81| 0:00:00.0|  1188.9M|
[04/19 00:28:07    208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/19 00:28:07    208s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.59|     0.00|       0|       0|       0|   7.81| 0:00:00.0|  1188.9M|
[04/19 00:28:07    208s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/19 00:28:07    208s] **** Begin NDR-Layer Usage Statistics ****
[04/19 00:28:07    208s] 0 Ndr or Layer constraints added by optimization 
[04/19 00:28:07    208s] **** End NDR-Layer Usage Statistics ****
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1188.9M) ***
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.000, REAL:0.007, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.000, REAL:0.007, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.010, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.010, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Starting RefinePlace at level 1, MEM:1204.9M
[04/19 00:28:07    208s] *** Starting refinePlace (0:03:28 mem=1204.9M) ***
[04/19 00:28:07    208s] Total net bbox length = 7.111e+04 (3.611e+04 3.500e+04) (ext = 1.475e+04)
[04/19 00:28:07    208s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:07    208s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1204.9M
[04/19 00:28:07    208s] Starting refinePlace ...
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/19 00:28:07    208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:07    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1204.9MB) @(0:03:28 - 0:03:28).
[04/19 00:28:07    208s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/19 00:28:07    208s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1204.9MB
[04/19 00:28:07    208s] Statistics of distance of Instance movement in refine placement:
[04/19 00:28:07    208s]   maximum (X+Y) =         0.00 um
[04/19 00:28:07    208s]   mean    (X+Y) =         0.00 um
[04/19 00:28:07    208s] Summary Report:
[04/19 00:28:07    208s] Instances move: 0 (out of 3122 movable)
[04/19 00:28:07    208s] Instances flipped: 0
[04/19 00:28:07    208s] Mean displacement: 0.00 um
[04/19 00:28:07    208s] Max displacement: 0.00 um 
[04/19 00:28:07    208s] Total instances moved : 0
[04/19 00:28:07    208s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.053, MEM:1204.9M
[04/19 00:28:07    208s] Total net bbox length = 7.111e+04 (3.611e+04 3.500e+04) (ext = 1.475e+04)
[04/19 00:28:07    208s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1204.9MB
[04/19 00:28:07    208s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1204.9MB) @(0:03:28 - 0:03:28).
[04/19 00:28:07    208s] *** Finished refinePlace (0:03:28 mem=1204.9M) ***
[04/19 00:28:07    208s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.060, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] *** maximum move = 0.00 um ***
[04/19 00:28:07    208s] *** Finished re-routing un-routed nets (1204.9M) ***
[04/19 00:28:07    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.007, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1204.9M
[04/19 00:28:07    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1204.9M
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1204.9M) ***
[04/19 00:28:07    208s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1169.8M
[04/19 00:28:07    208s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1169.8M
[04/19 00:28:07    208s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1169.8M
[04/19 00:28:07    208s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1169.8M
[04/19 00:28:07    208s] End: GigaOpt postEco DRV Optimization
[04/19 00:28:07    208s] **INFO: Flow update: Design timing is met.
[04/19 00:28:07    208s] **INFO: Flow update: Design timing is met.
[04/19 00:28:07    208s] **INFO: Flow update: Design timing is met.
[04/19 00:28:07    208s] *** Steiner Routed Nets: 0.111%; Threshold: 100; Threshold for Hold: 100
[04/19 00:28:07    208s] ### Creating LA Mngr. totSessionCpu=0:03:28 mem=1169.8M
[04/19 00:28:07    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:28 mem=1169.8M
[04/19 00:28:07    208s] Re-routed 0 nets
[04/19 00:28:07    208s] #optDebug: fT-D <X 1 0 0 0>
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] Active setup views:
[04/19 00:28:07    208s]  ensc450_av
[04/19 00:28:07    208s]   Dominating endpoints: 0
[04/19 00:28:07    208s]   Dominating TNS: -0.000
[04/19 00:28:07    208s] 
[04/19 00:28:07    208s] Extraction called for design 'ensc450' of instances=3124 and nets=3866 using extraction engine 'preRoute' .
[04/19 00:28:07    208s] PreRoute RC Extraction called for design ensc450.
[04/19 00:28:07    208s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:07    208s] RCMode: PreRoute
[04/19 00:28:07    208s]       RC Corner Indexes            0   
[04/19 00:28:07    208s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:07    208s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:07    208s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:07    208s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:07    208s] Shrink Factor                : 1.00000
[04/19 00:28:07    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:28:07    208s] Using capacitance table file ...
[04/19 00:28:07    208s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:08    208s] Initializing multi-corner resistance tables ...
[04/19 00:28:08    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1105.988M)
[04/19 00:28:08    208s] [PSP]    Started earlyGlobalRoute kernel
[04/19 00:28:08    208s] [PSP]    Initial Peak syMemory usage = 1106.0 MB
[04/19 00:28:08    208s] (I)       Reading DB...
[04/19 00:28:08    208s] (I)       Read data from FE... (mem=1106.0M)
[04/19 00:28:08    208s] (I)       Read nodes and places... (mem=1106.0M)
[04/19 00:28:08    208s] (I)       Done Read nodes and places (cpu=0.000s, mem=1106.0M)
[04/19 00:28:08    208s] (I)       Read nets... (mem=1106.0M)
[04/19 00:28:08    208s] (I)       Done Read nets (cpu=0.000s, mem=1106.0M)
[04/19 00:28:08    208s] (I)       Done Read data from FE (cpu=0.000s, mem=1106.0M)
[04/19 00:28:08    208s] (I)       before initializing RouteDB syMemory usage = 1106.0 MB
[04/19 00:28:08    208s] (I)       congestionReportName   : 
[04/19 00:28:08    208s] (I)       layerRangeFor2DCongestion : 
[04/19 00:28:08    208s] (I)       buildTerm2TermWires    : 0
[04/19 00:28:08    208s] (I)       doTrackAssignment      : 1
[04/19 00:28:08    208s] (I)       dumpBookshelfFiles     : 0
[04/19 00:28:08    208s] (I)       numThreads             : 1
[04/19 00:28:08    208s] (I)       bufferingAwareRouting  : false
[04/19 00:28:08    208s] [NR-eGR] honorMsvRouteConstraint: false
[04/19 00:28:08    208s] (I)       honorPin               : false
[04/19 00:28:08    208s] (I)       honorPinGuide          : true
[04/19 00:28:08    208s] (I)       honorPartition         : false
[04/19 00:28:08    208s] (I)       honorPartitionAllowFeedthru: false
[04/19 00:28:08    208s] (I)       allowPartitionCrossover: false
[04/19 00:28:08    208s] (I)       honorSingleEntry       : true
[04/19 00:28:08    208s] (I)       honorSingleEntryStrong : true
[04/19 00:28:08    208s] (I)       handleViaSpacingRule   : false
[04/19 00:28:08    208s] (I)       handleEolSpacingRule   : false
[04/19 00:28:08    208s] (I)       PDConstraint           : none
[04/19 00:28:08    208s] (I)       expBetterNDRHandling   : false
[04/19 00:28:08    208s] [NR-eGR] honorClockSpecNDR      : 0
[04/19 00:28:08    208s] (I)       routingEffortLevel     : 3
[04/19 00:28:08    208s] (I)       effortLevel            : standard
[04/19 00:28:08    208s] [NR-eGR] minRouteLayer          : 2
[04/19 00:28:08    208s] [NR-eGR] maxRouteLayer          : 127
[04/19 00:28:08    208s] (I)       relaxedTopLayerCeiling : 127
[04/19 00:28:08    208s] (I)       relaxedBottomLayerFloor: 2
[04/19 00:28:08    208s] (I)       numRowsPerGCell        : 1
[04/19 00:28:08    208s] (I)       speedUpLargeDesign     : 0
[04/19 00:28:08    208s] (I)       multiThreadingTA       : 1
[04/19 00:28:08    208s] (I)       optimizationMode       : false
[04/19 00:28:08    208s] (I)       routeSecondPG          : false
[04/19 00:28:08    208s] (I)       scenicRatioForLayerRelax: 0.00
[04/19 00:28:08    208s] (I)       detourLimitForLayerRelax: 0.00
[04/19 00:28:08    208s] (I)       punchThroughDistance   : 500.00
[04/19 00:28:08    208s] (I)       scenicBound            : 1.15
[04/19 00:28:08    208s] (I)       maxScenicToAvoidBlk    : 100.00
[04/19 00:28:08    208s] (I)       source-to-sink ratio   : 0.00
[04/19 00:28:08    208s] (I)       targetCongestionRatioH : 1.00
[04/19 00:28:08    208s] (I)       targetCongestionRatioV : 1.00
[04/19 00:28:08    208s] (I)       layerCongestionRatio   : 0.70
[04/19 00:28:08    208s] (I)       m1CongestionRatio      : 0.10
[04/19 00:28:08    208s] (I)       m2m3CongestionRatio    : 0.70
[04/19 00:28:08    208s] (I)       localRouteEffort       : 1.00
[04/19 00:28:08    208s] (I)       numSitesBlockedByOneVia: 8.00
[04/19 00:28:08    208s] (I)       supplyScaleFactorH     : 1.00
[04/19 00:28:08    208s] (I)       supplyScaleFactorV     : 1.00
[04/19 00:28:08    208s] (I)       highlight3DOverflowFactor: 0.00
[04/19 00:28:08    208s] (I)       routeVias              : 
[04/19 00:28:08    208s] (I)       readTROption           : true
[04/19 00:28:08    208s] (I)       extraSpacingFactor     : 1.00
[04/19 00:28:08    208s] [NR-eGR] numTracksPerClockWire  : 0
[04/19 00:28:08    208s] (I)       routeSelectedNetsOnly  : false
[04/19 00:28:08    208s] (I)       clkNetUseMaxDemand     : false
[04/19 00:28:08    208s] (I)       extraDemandForClocks   : 0
[04/19 00:28:08    208s] (I)       steinerRemoveLayers    : false
[04/19 00:28:08    208s] (I)       demoteLayerScenicScale : 1.00
[04/19 00:28:08    208s] (I)       nonpreferLayerCostScale : 100.00
[04/19 00:28:08    208s] (I)       similarTopologyRoutingFast : false
[04/19 00:28:08    208s] (I)       spanningTreeRefinement : false
[04/19 00:28:08    208s] (I)       spanningTreeRefinementAlpha : -1.00
[04/19 00:28:08    208s] (I)       starting read tracks
[04/19 00:28:08    208s] (I)       build grid graph
[04/19 00:28:08    208s] (I)       build grid graph start
[04/19 00:28:08    208s] [NR-eGR] metal1 has no routable track
[04/19 00:28:08    208s] [NR-eGR] metal2 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal3 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal4 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal5 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal6 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal7 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal8 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal9 has single uniform track structure
[04/19 00:28:08    208s] [NR-eGR] metal10 has single uniform track structure
[04/19 00:28:08    208s] (I)       build grid graph end
[04/19 00:28:08    208s] (I)       merge level 0
[04/19 00:28:08    208s] (I)       numViaLayers=10
[04/19 00:28:08    208s] (I)       Reading via via1_8 for layer: 0 
[04/19 00:28:08    208s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:08    208s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:08    208s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:08    208s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:08    208s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:08    208s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:08    208s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:08    208s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:08    208s] (I)       end build via table
[04/19 00:28:08    208s] [NR-eGR] Read 106875 PG shapes in 0.020 seconds
[04/19 00:28:08    208s] 
[04/19 00:28:08    208s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=106875 numBumpBlks=0 numBoundaryFakeBlks=0
[04/19 00:28:08    208s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/19 00:28:08    208s] (I)       readDataFromPlaceDB
[04/19 00:28:08    208s] (I)       Read net information..
[04/19 00:28:08    208s] [NR-eGR] Read numTotalNets=3598  numIgnoredNets=0
[04/19 00:28:08    208s] (I)       Read testcase time = 0.000 seconds
[04/19 00:28:08    208s] 
[04/19 00:28:08    208s] (I)       read default dcut vias
[04/19 00:28:08    208s] (I)       Reading via via1_8 for layer: 0 
[04/19 00:28:08    208s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:08    208s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:08    208s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:08    208s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:08    208s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:08    208s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:08    208s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:08    208s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:08    208s] (I)       early_global_route_priority property id does not exist.
[04/19 00:28:08    208s] (I)       build grid graph start
[04/19 00:28:08    208s] (I)       build grid graph end
[04/19 00:28:08    208s] (I)       Model blockage into capacity
[04/19 00:28:08    208s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/19 00:28:08    208s] (I)       Modeling time = 0.010 seconds
[04/19 00:28:08    208s] 
[04/19 00:28:08    208s] (I)       Number of ignored nets = 0
[04/19 00:28:08    208s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of clock nets = 1.  Ignored: No
[04/19 00:28:08    208s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of special nets = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/19 00:28:08    208s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/19 00:28:08    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/19 00:28:08    208s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/19 00:28:08    208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1108.5 MB
[04/19 00:28:08    208s] (I)       Ndr track 0 does not exist
[04/19 00:28:08    208s] (I)       Layer1  viaCost=200.00
[04/19 00:28:08    208s] (I)       Layer2  viaCost=200.00
[04/19 00:28:08    208s] (I)       Layer3  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer4  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer5  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer6  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer7  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer8  viaCost=100.00
[04/19 00:28:08    208s] (I)       Layer9  viaCost=100.00
[04/19 00:28:08    208s] (I)       ---------------------Grid Graph Info--------------------
[04/19 00:28:08    208s] (I)       Routing area        : (540, 280) - (699960, 700000)
[04/19 00:28:08    208s] (I)       Core area           : (20140, 19880) - (679820, 680120)
[04/19 00:28:08    208s] (I)       Site width          :   380  (dbu)
[04/19 00:28:08    208s] (I)       Row height          :  2800  (dbu)
[04/19 00:28:08    208s] (I)       GCell width         :  2800  (dbu)
[04/19 00:28:08    208s] (I)       GCell height        :  2800  (dbu)
[04/19 00:28:08    208s] (I)       Grid                :   250   250    10
[04/19 00:28:08    208s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/19 00:28:08    208s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/19 00:28:08    208s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/19 00:28:08    208s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:08    208s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:08    208s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/19 00:28:08    208s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/19 00:28:08    208s] (I)       First track coord   :     0   190   140   730   420   730  1540  1850  4020  3530
[04/19 00:28:08    208s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/19 00:28:08    208s] (I)       Total num of tracks :     0  1842  2500  1249  1250  1249   416   416   218   208
[04/19 00:28:08    208s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/19 00:28:08    208s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/19 00:28:08    208s] (I)       --------------------------------------------------------
[04/19 00:28:08    208s] 
[04/19 00:28:08    208s] [NR-eGR] ============ Routing rule table ============
[04/19 00:28:08    208s] [NR-eGR] Rule id: 0  Nets: 3598 
[04/19 00:28:08    208s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/19 00:28:08    208s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/19 00:28:08    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:08    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:08    208s] [NR-eGR] ========================================
[04/19 00:28:08    208s] [NR-eGR] 
[04/19 00:28:08    208s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer2 : = 232773 / 460500 (50.55%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer3 : = 250333 / 625000 (40.05%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer4 : = 170548 / 312250 (54.62%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer5 : = 105665 / 312500 (33.81%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer6 : = 160486 / 312250 (51.40%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer7 : = 61772 / 104000 (59.40%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer8 : = 25790 / 104000 (24.80%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer9 : = 13215 / 54500 (24.25%)
[04/19 00:28:08    208s] (I)       blocked tracks on layer10 : = 12476 / 52000 (23.99%)
[04/19 00:28:08    208s] (I)       After initializing earlyGlobalRoute syMemory usage = 1111.0 MB
[04/19 00:28:08    208s] (I)       Loading and dumping file time : 0.05 seconds
[04/19 00:28:08    208s] (I)       ============= Initialization =============
[04/19 00:28:08    208s] (I)       totalPins=11598  totalGlobalPin=11137 (96.03%)
[04/19 00:28:08    208s] (I)       total 2D Cap : 1394271 = (675946 H, 718325 V)
[04/19 00:28:08    208s] [NR-eGR] Layer group 1: route 3598 net(s) in layer range [2, 10]
[04/19 00:28:08    208s] (I)       ============  Phase 1a Route ============
[04/19 00:28:08    208s] (I)       Phase 1a runs 0.00 seconds
[04/19 00:28:08    208s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/19 00:28:08    208s] (I)       Usage: 56337 = (28621 H, 27716 V) = (4.23% H, 3.86% V) = (4.007e+04um H, 3.880e+04um V)
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] (I)       ============  Phase 1b Route ============
[04/19 00:28:08    208s] (I)       Phase 1b runs 0.01 seconds
[04/19 00:28:08    208s] (I)       Usage: 56365 = (28630 H, 27735 V) = (4.24% H, 3.86% V) = (4.008e+04um H, 3.883e+04um V)
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] (I)       earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.78% V. EstWL: 7.891100e+04um
[04/19 00:28:08    208s] (I)       ============  Phase 1c Route ============
[04/19 00:28:08    208s] (I)       Level2 Grid: 50 x 50
[04/19 00:28:08    208s] (I)       Phase 1c runs 0.00 seconds
[04/19 00:28:08    208s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] (I)       ============  Phase 1d Route ============
[04/19 00:28:08    208s] (I)       Phase 1d runs 0.00 seconds
[04/19 00:28:08    208s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] (I)       ============  Phase 1e Route ============
[04/19 00:28:08    208s] (I)       Phase 1e runs 0.00 seconds
[04/19 00:28:08    208s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.14% V. EstWL: 7.906780e+04um
[04/19 00:28:08    208s] [NR-eGR] 
[04/19 00:28:08    208s] (I)       ============  Phase 1l Route ============
[04/19 00:28:08    208s] (I)       Phase 1l runs 0.01 seconds
[04/19 00:28:08    208s] (I)       
[04/19 00:28:08    208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/19 00:28:08    208s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/19 00:28:08    208s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/19 00:28:08    208s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/19 00:28:08    208s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:08    208s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:08    208s] [NR-eGR]  metal2  (2)       199( 0.49%)        37( 0.09%)         4( 0.01%)   ( 0.60%) 
[04/19 00:28:08    208s] [NR-eGR]  metal3  (3)        63( 0.16%)        11( 0.03%)         1( 0.00%)   ( 0.19%) 
[04/19 00:28:08    208s] [NR-eGR]  metal4  (4)       184( 0.46%)         2( 0.00%)         0( 0.00%)   ( 0.46%) 
[04/19 00:28:08    208s] [NR-eGR]  metal5  (5)        17( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[04/19 00:28:08    208s] [NR-eGR]  metal6  (6)         8( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/19 00:28:08    208s] [NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/19 00:28:08    208s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:08    208s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:08    208s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:08    208s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:08    208s] [NR-eGR] Total              473( 0.13%)        51( 0.01%)         5( 0.00%)   ( 0.14%) 
[04/19 00:28:08    208s] [NR-eGR] 
[04/19 00:28:08    208s] (I)       Total Global Routing Runtime: 0.06 seconds
[04/19 00:28:08    208s] (I)       total 2D Cap : 1414248 = (685998 H, 728250 V)
[04/19 00:28:08    208s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.06% V
[04/19 00:28:08    208s] [NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.08% V
[04/19 00:28:08    208s] [NR-eGR] End Peak syMemory usage = 1111.0 MB
[04/19 00:28:08    208s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
[04/19 00:28:08    208s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:08    208s] [hotspot] |            |   max hotspot | total hotspot |
[04/19 00:28:08    208s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:08    208s] [hotspot] | normalized |          3.11 |          3.11 |
[04/19 00:28:08    208s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:08    208s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[04/19 00:28:08    208s] [hotspot] max/total 3.11/3.11, big hotspot (>10) total 0.00
[04/19 00:28:08    208s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/19 00:28:08    208s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:08    208s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/19 00:28:08    208s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:08    208s] [hotspot] |  1  |   179.47   156.94   190.67   168.14 |        3.11   |
[04/19 00:28:08    208s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:08    208s] #################################################################################
[04/19 00:28:08    208s] # Design Stage: PreRoute
[04/19 00:28:08    208s] # Design Name: ensc450
[04/19 00:28:08    208s] # Design Mode: 45nm
[04/19 00:28:08    208s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:08    208s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:08    208s] # Signoff Settings: SI Off 
[04/19 00:28:08    208s] #################################################################################
[04/19 00:28:08    208s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:08    208s] Calculate delays in Single mode...
[04/19 00:28:08    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1109.0M, InitMEM = 1109.0M)
[04/19 00:28:08    208s] Start delay calculation (fullDC) (1 T). (MEM=1109)
[04/19 00:28:08    208s] End AAE Lib Interpolated Model. (MEM=1125.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:08    209s] Total number of fetched objects 3844
[04/19 00:28:08    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:08    209s] End delay calculation. (MEM=1172.82 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:08    209s] End delay calculation (fullDC). (MEM=1172.82 CPU=0:00:00.6 REAL=0:00:00.0)
[04/19 00:28:08    209s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1172.8M) ***
[04/19 00:28:08    209s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:03:29 mem=1172.8M)
[04/19 00:28:08    209s] Reported timing to dir ./timingReports
[04/19 00:28:08    209s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 869.8M, totSessionCpu=0:03:29 **
[04/19 00:28:08    209s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.010, REAL:0.000, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1127.1M
[04/19 00:28:08    209s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1127.1M
[04/19 00:28:09    209s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.588  |  2.727  |  2.588  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
Routing Overflow: 0.12% H and 0.08% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 870.0M, totSessionCpu=0:03:29 **
[04/19 00:28:09    209s] *** Finished optDesign ***
[04/19 00:28:09    209s] 
[04/19 00:28:09    209s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.8 real=0:00:14.1)
[04/19 00:28:09    209s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[04/19 00:28:09    209s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[04/19 00:28:09    209s] Info: pop threads available for lower-level modules during optimization.
[04/19 00:28:09    209s] Deleting Lib Analyzer.
[04/19 00:28:09    209s] Info: Destroy the CCOpt slew target map.
[04/19 00:28:09    209s] <CMD> endECO
[04/19 00:28:09    209s] <CMD> initECO temp/ipo2_hold.txt
[04/19 00:28:09    209s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/19 00:28:09    209s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:09    209s] Type 'man IMPEXT-3493' for more detail.
[04/19 00:28:09    209s] <CMD> extractRC
[04/19 00:28:09    209s] Extraction called for design 'ensc450' of instances=3124 and nets=3866 using extraction engine 'postRoute' at effort level 'low' .
[04/19 00:28:09    209s] PostRoute (effortLevel low) RC Extraction called for design ensc450.
[04/19 00:28:09    209s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:09    209s] Process corner(s) are loaded.
[04/19 00:28:09    209s]  Corner: nangate45nm_caps
[04/19 00:28:09    209s] extractDetailRC Option : -outfile /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d  -extended
[04/19 00:28:09    209s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/19 00:28:09    209s]       RC Corner Indexes            0   
[04/19 00:28:09    209s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:09    209s] Coupling Cap. Scaling Factor : 1.00000 
[04/19 00:28:09    209s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:09    209s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:09    209s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:09    209s] Shrink Factor                : 1.00000
[04/19 00:28:09    209s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:09    209s] Initializing multi-corner resistance tables ...
[04/19 00:28:09    209s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1044.5M)
[04/19 00:28:09    209s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for storing RC.
[04/19 00:28:09    209s] Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1156.1M)
[04/19 00:28:09    209s] Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 1156.1M)
[04/19 00:28:09    209s] Extracted 30.0044% (CPU Time= 0:00:00.2  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 40.0034% (CPU Time= 0:00:00.3  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 50.0049% (CPU Time= 0:00:00.3  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 70.0029% (CPU Time= 0:00:00.3  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 80.0044% (CPU Time= 0:00:00.3  MEM= 1180.1M)
[04/19 00:28:09    209s] Extracted 90.0034% (CPU Time= 0:00:00.4  MEM= 1180.1M)
[04/19 00:28:10    210s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1180.1M)
[04/19 00:28:10    210s] Number of Extracted Resistors     : 74399
[04/19 00:28:10    210s] Number of Extracted Ground Cap.   : 77497
[04/19 00:28:10    210s] Number of Extracted Coupling Cap. : 203396
[04/19 00:28:10    210s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:10    210s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/19 00:28:10    210s]  Corner: nangate45nm_caps
[04/19 00:28:10    210s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1140.1M)
[04/19 00:28:10    210s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb_Filter.rcdb.d' for storing RC.
[04/19 00:28:10    210s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:10    210s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1140.062M)
[04/19 00:28:10    210s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:10    210s] processing rcdb (/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d) for hinst (top) of cell (ensc450);
[04/19 00:28:10    210s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1140.062M)
[04/19 00:28:10    210s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1140.062M)
[04/19 00:28:10    210s] <CMD> optDesign -postCTS -hold
[04/19 00:28:10    210s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/19 00:28:10    210s] GigaOpt running with 1 threads.
[04/19 00:28:10    210s] Info: 1 threads available for lower-level modules during optimization.
[04/19 00:28:10    210s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:10    210s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1125.9M
[04/19 00:28:10    210s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:28:10    210s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1125.9M
[04/19 00:28:10    210s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:28:10    210s] SiteArray: use 1,631,840 bytes
[04/19 00:28:10    210s] SiteArray: current memory after site array memory allocatiion 1125.9M
[04/19 00:28:10    210s] SiteArray: FP blocked sites are writable
[04/19 00:28:10    210s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1125.9M
[04/19 00:28:10    210s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:28:10    210s] Mark StBox On SiteArr starts
[04/19 00:28:10    210s] Mark StBox On SiteArr ends
[04/19 00:28:10    210s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.057, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:10    210s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:1125.9M
[04/19 00:28:10    210s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:10    210s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Starting CMU at level 4, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.007, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.007, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.002, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.003, MEM:1125.9M
[04/19 00:28:10    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1125.9MB).
[04/19 00:28:10    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1125.9M
[04/19 00:28:10    210s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1125.9M
[04/19 00:28:10    210s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:10    210s] Initializing multi-corner resistance tables ...
[04/19 00:28:10    210s] 
[04/19 00:28:10    210s] Creating Lib Analyzer ...
[04/19 00:28:10    210s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:28:10    210s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:28:10    210s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:28:10    210s] 
[04/19 00:28:11    210s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=1125.9M
[04/19 00:28:11    210s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=1125.9M
[04/19 00:28:11    210s] Creating Lib Analyzer, finished. 
[04/19 00:28:11    210s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 763.9M, totSessionCpu=0:03:31 **
[04/19 00:28:11    210s] setExtractRCMode -engine preRoute
[04/19 00:28:11    210s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:11    210s] Type 'man IMPEXT-3493' for more detail.
[04/19 00:28:11    210s] *** optDesign -postCTS ***
[04/19 00:28:11    210s] DRC Margin: user margin 0.0
[04/19 00:28:11    210s] Hold Target Slack: user slack 0
[04/19 00:28:11    210s] Setup Target Slack: user slack 0;
[04/19 00:28:11    210s] setUsefulSkewMode -ecoRoute false
[04/19 00:28:11    210s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1033.4M
[04/19 00:28:11    210s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1033.4M
[04/19 00:28:11    210s] Deleting Cell Server ...
[04/19 00:28:11    210s] Deleting Lib Analyzer.
[04/19 00:28:11    210s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:28:11    210s] Summary for sequential cells identification: 
[04/19 00:28:11    210s]   Identified SBFF number: 16
[04/19 00:28:11    210s]   Identified MBFF number: 0
[04/19 00:28:11    210s]   Identified SB Latch number: 0
[04/19 00:28:11    210s]   Identified MB Latch number: 0
[04/19 00:28:11    210s]   Not identified SBFF number: 0
[04/19 00:28:11    210s]   Not identified MBFF number: 0
[04/19 00:28:11    210s]   Not identified SB Latch number: 0
[04/19 00:28:11    210s]   Not identified MB Latch number: 0
[04/19 00:28:11    210s]   Number of sequential cells which are not FFs: 13
[04/19 00:28:11    210s]  Visiting view : ensc450_av
[04/19 00:28:11    210s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:11    210s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:11    210s]  Visiting view : ensc450_av
[04/19 00:28:11    210s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:11    210s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:11    210s]  Setting StdDelay to 32.90
[04/19 00:28:11    210s] Creating Cell Server, finished. 
[04/19 00:28:11    210s] 
[04/19 00:28:11    210s] Deleting Cell Server ...
[04/19 00:28:11    210s] Start to check current routing status for nets...
[04/19 00:28:11    210s] Using hname+ instead name for net compare
[04/19 00:28:11    210s] All nets are already routed correctly.
[04/19 00:28:11    210s] End to check current routing status for nets (mem=1033.4M)
[04/19 00:28:11    210s] Extraction called for design 'ensc450' of instances=3124 and nets=3866 using extraction engine 'preRoute' .
[04/19 00:28:11    210s] PreRoute RC Extraction called for design ensc450.
[04/19 00:28:11    210s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:11    210s] RCMode: PreRoute
[04/19 00:28:11    210s]       RC Corner Indexes            0   
[04/19 00:28:11    210s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:11    210s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:11    210s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:11    210s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:11    210s] Shrink Factor                : 1.00000
[04/19 00:28:11    210s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/19 00:28:11    210s] Using capacitance table file ...
[04/19 00:28:11    210s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:11    211s] Initializing multi-corner resistance tables ...
[04/19 00:28:11    211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1027.387M)
[04/19 00:28:11    211s] PhyDesignGrid: maxLocalDensity 0.98
[04/19 00:28:11    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=1027.4M
[04/19 00:28:11    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1027.4M
[04/19 00:28:11    211s] #spOpts: N=45 mergeVia=F 
[04/19 00:28:11    211s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1027.4M
[04/19 00:28:11    211s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:28:11    211s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1027.4M
[04/19 00:28:11    211s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:28:11    211s] SiteArray: use 1,631,840 bytes
[04/19 00:28:11    211s] SiteArray: current memory after site array memory allocatiion 1027.4M
[04/19 00:28:11    211s] SiteArray: FP blocked sites are writable
[04/19 00:28:11    211s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.005, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1027.4M
[04/19 00:28:11    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:28:11    211s] Mark StBox On SiteArr starts
[04/19 00:28:11    211s] Mark StBox On SiteArr ends
[04/19 00:28:11    211s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.060, REAL:0.052, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.060, REAL:0.052, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.060, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.063, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.063, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1027.4MB).
[04/19 00:28:11    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:1027.4M
[04/19 00:28:11    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=1027.4M
[04/19 00:28:11    211s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1027.4M
[04/19 00:28:11    211s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/19 00:28:11    211s] GigaOpt Hold Optimizer is used
[04/19 00:28:11    211s] End AAE Lib Interpolated Model. (MEM=1027.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:11    211s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:31 mem=1027.4M ***
[04/19 00:28:11    211s] 
[04/19 00:28:11    211s] Creating Lib Analyzer ...
[04/19 00:28:11    211s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:28:11    211s] Summary for sequential cells identification: 
[04/19 00:28:11    211s]   Identified SBFF number: 16
[04/19 00:28:11    211s]   Identified MBFF number: 0
[04/19 00:28:11    211s]   Identified SB Latch number: 0
[04/19 00:28:11    211s]   Identified MB Latch number: 0
[04/19 00:28:11    211s]   Not identified SBFF number: 0
[04/19 00:28:11    211s]   Not identified MBFF number: 0
[04/19 00:28:11    211s]   Not identified SB Latch number: 0
[04/19 00:28:11    211s]   Not identified MB Latch number: 0
[04/19 00:28:11    211s]   Number of sequential cells which are not FFs: 13
[04/19 00:28:11    211s]  Visiting view : ensc450_av
[04/19 00:28:11    211s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:11    211s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:11    211s]  Visiting view : ensc450_av
[04/19 00:28:11    211s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:11    211s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:11    211s]  Setting StdDelay to 32.90
[04/19 00:28:11    211s] Creating Cell Server, finished. 
[04/19 00:28:11    211s] 
[04/19 00:28:11    211s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:28:11    211s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:28:11    211s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:28:11    211s] 
[04/19 00:28:11    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=1033.4M
[04/19 00:28:11    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=1033.4M
[04/19 00:28:11    211s] Creating Lib Analyzer, finished. 
[04/19 00:28:11    211s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:12    211s] End AAE Lib Interpolated Model. (MEM=1035.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:12    211s] **INFO: Starting Blocking QThread with 1 CPU
[04/19 00:28:12    211s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/19 00:28:12    211s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[04/19 00:28:12    211s] #################################################################################
[04/19 00:28:12    211s] # Design Stage: PreRoute
[04/19 00:28:12    211s] # Design Name: ensc450
[04/19 00:28:12    211s] # Design Mode: 45nm
[04/19 00:28:12    211s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:12    211s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:12    211s] # Signoff Settings: SI Off 
[04/19 00:28:12    211s] #################################################################################
[04/19 00:28:12    211s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:12    211s] Calculate delays in Single mode...
[04/19 00:28:12    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/19 00:28:12    211s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/19 00:28:12    211s] End AAE Lib Interpolated Model. (MEM=14.5352 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:12    211s] Total number of fetched objects 3844
[04/19 00:28:12    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:12    211s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:12    211s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:28:12    211s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[04/19 00:28:12    211s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[04/19 00:28:12    211s] 
[04/19 00:28:12    211s] Active hold views:
[04/19 00:28:12    211s]  ensc450_av
[04/19 00:28:12    211s]   Dominating endpoints: 0
[04/19 00:28:12    211s]   Dominating TNS: -0.000
[04/19 00:28:12    211s] 
[04/19 00:28:12    211s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[04/19 00:28:12    211s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[04/19 00:28:12    211s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.0 (0.0), mem = 0.0M
[04/19 00:28:12    211s]  
_______________________________________________________________________
[04/19 00:28:12    211s] #################################################################################
[04/19 00:28:12    211s] # Design Stage: PreRoute
[04/19 00:28:12    211s] # Design Name: ensc450
[04/19 00:28:12    211s] # Design Mode: 45nm
[04/19 00:28:12    211s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:12    211s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:12    211s] # Signoff Settings: SI Off 
[04/19 00:28:12    211s] #################################################################################
[04/19 00:28:12    211s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:12    211s] Calculate delays in Single mode...
[04/19 00:28:12    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 1033.4M, InitMEM = 1033.4M)
[04/19 00:28:12    211s] Start delay calculation (fullDC) (1 T). (MEM=1033.4)
[04/19 00:28:12    211s] End AAE Lib Interpolated Model. (MEM=1049.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:13    212s] Total number of fetched objects 3844
[04/19 00:28:13    212s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:13    212s] End delay calculation. (MEM=1097.22 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:13    212s] End delay calculation (fullDC). (MEM=1097.22 CPU=0:00:00.5 REAL=0:00:01.0)
[04/19 00:28:13    212s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1097.2M) ***
[04/19 00:28:13    212s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:32 mem=1097.2M)
[04/19 00:28:13    212s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:03:32 mem=1097.2M ***
[04/19 00:28:13    212s] *info: category slack lower bound [L 0.0] default
[04/19 00:28:13    212s] *info: category slack lower bound [H 0.0] reg2reg 
[04/19 00:28:13    212s] --------------------------------------------------- 
[04/19 00:28:13    212s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/19 00:28:13    212s] --------------------------------------------------- 
[04/19 00:28:13    212s]          WNS    reg2regWNS
[04/19 00:28:13    212s]     2.588 ns      2.727 ns
[04/19 00:28:13    212s] --------------------------------------------------- 
[04/19 00:28:13    212s] Restoring Auto Hold Views:  ensc450_av
[04/19 00:28:13    212s] Restoring Hold Target Slack: 0
[04/19 00:28:13    212s] 
[04/19 00:28:13    212s] *Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
[04/19 00:28:13    212s] *Info: worst delay setup view: ensc450_av
[04/19 00:28:13    212s] Footprint list for hold buffering (delay unit: ps)
[04/19 00:28:13    212s] =================================================================
[04/19 00:28:13    212s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/19 00:28:13    212s] ------------------------------------------------------------------
[04/19 00:28:13    212s] *Info:       67.5       1.00    3.0  55.90 BUF_X1 (A,Z)
[04/19 00:28:13    212s] *Info:       83.8       1.00    3.0  68.89 CLKBUF_X1 (A,Z)
[04/19 00:28:13    212s] *Info:       66.7       1.00    4.0  27.86 BUF_X2 (A,Z)
[04/19 00:28:13    212s] *Info:       71.6       1.00    4.0  34.37 CLKBUF_X2 (A,Z)
[04/19 00:28:13    212s] *Info:       72.7       1.00    5.0  23.16 CLKBUF_X3 (A,Z)
[04/19 00:28:13    212s] *Info:       68.3       1.00    7.0  13.91 BUF_X4 (A,Z)
[04/19 00:28:13    212s] *Info:       67.5       1.00   13.0   6.97 BUF_X8 (A,Z)
[04/19 00:28:13    212s] *Info:       67.7       1.00   25.0   3.50 BUF_X16 (A,Z)
[04/19 00:28:13    212s] *Info:       69.8       1.00   49.0   1.77 BUF_X32 (A,Z)
[04/19 00:28:13    212s] =================================================================
[04/19 00:28:13    212s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.008, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1097.2M
[04/19 00:28:13    212s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1097.2M
[04/19 00:28:13    212s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av
Hold  views included:
 ensc450_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.588  |  2.727  |  2.588  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
Routing Overflow: 0.12% H and 0.08% V
------------------------------------------------------------
Deleting Cell Server ...
[04/19 00:28:13    212s] Deleting Lib Analyzer.
[04/19 00:28:13    212s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:28:13    212s] Summary for sequential cells identification: 
[04/19 00:28:13    212s]   Identified SBFF number: 16
[04/19 00:28:13    212s]   Identified MBFF number: 0
[04/19 00:28:13    212s]   Identified SB Latch number: 0
[04/19 00:28:13    212s]   Identified MB Latch number: 0
[04/19 00:28:13    212s]   Not identified SBFF number: 0
[04/19 00:28:13    212s]   Not identified MBFF number: 0
[04/19 00:28:13    212s]   Not identified SB Latch number: 0
[04/19 00:28:13    212s]   Not identified MB Latch number: 0
[04/19 00:28:13    212s]   Number of sequential cells which are not FFs: 13
[04/19 00:28:13    212s]  Visiting view : ensc450_av
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:13    212s]  Visiting view : ensc450_av
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:13    212s]  Setting StdDelay to 32.90
[04/19 00:28:13    212s] Creating Cell Server, finished. 
[04/19 00:28:13    212s] 
[04/19 00:28:13    212s] Deleting Cell Server ...
[04/19 00:28:13    212s] 
[04/19 00:28:13    212s] Creating Lib Analyzer ...
[04/19 00:28:13    212s] Creating Cell Server ...(0, 0, 0, 0)
[04/19 00:28:13    212s] Summary for sequential cells identification: 
[04/19 00:28:13    212s]   Identified SBFF number: 16
[04/19 00:28:13    212s]   Identified MBFF number: 0
[04/19 00:28:13    212s]   Identified SB Latch number: 0
[04/19 00:28:13    212s]   Identified MB Latch number: 0
[04/19 00:28:13    212s]   Not identified SBFF number: 0
[04/19 00:28:13    212s]   Not identified MBFF number: 0
[04/19 00:28:13    212s]   Not identified SB Latch number: 0
[04/19 00:28:13    212s]   Not identified MB Latch number: 0
[04/19 00:28:13    212s]   Number of sequential cells which are not FFs: 13
[04/19 00:28:13    212s]  Visiting view : ensc450_av
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:13    212s]  Visiting view : ensc450_av
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/19 00:28:13    212s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/19 00:28:13    212s]  Setting StdDelay to 32.90
[04/19 00:28:13    212s] Creating Cell Server, finished. 
[04/19 00:28:13    212s] 
[04/19 00:28:13    212s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/19 00:28:13    212s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/19 00:28:13    212s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/19 00:28:13    212s] 
[04/19 00:28:13    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=1097.2M
[04/19 00:28:13    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=1097.2M
[04/19 00:28:13    212s] Creating Lib Analyzer, finished. 
[04/19 00:28:13    212s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 783.8M, totSessionCpu=0:03:33 **
[04/19 00:28:14    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1141.3M
[04/19 00:28:14    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1141.3M
[04/19 00:28:14    212s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/19 00:28:14    212s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/19 00:28:14    212s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/19 00:28:14    212s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/19 00:28:14    212s] *info: Run optDesign holdfix with 1 thread.
[04/19 00:28:14    212s] Info: 1 clock net  excluded from IPO operation.
[04/19 00:28:14    212s] --------------------------------------------------- 
[04/19 00:28:14    212s]    Hold Timing Summary  - Initial 
[04/19 00:28:14    212s] --------------------------------------------------- 
[04/19 00:28:14    212s]  Target slack:       0.0000 ns
[04/19 00:28:14    212s]  View: ensc450_av 
[04/19 00:28:14    212s]    WNS:       0.2138
[04/19 00:28:14    212s]    TNS:       0.0000
[04/19 00:28:14    212s]    VP :            0
[04/19 00:28:14    212s]    Worst hold path end point: My_DMA/rstart_reg_reg[2]/D 
[04/19 00:28:14    212s] --------------------------------------------------- 
[04/19 00:28:14    212s] *** Hold timing is met. Hold fixing is not needed 
[04/19 00:28:14    212s] **INFO: total 0 insts, 0 nets marked don't touch
[04/19 00:28:14    212s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/19 00:28:14    212s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] Capturing REF for hold ...
[04/19 00:28:14    212s]    Hold Timing Snapshot: (REF)
[04/19 00:28:14    212s]              All PG WNS: 0.000
[04/19 00:28:14    212s]              All PG TNS: 0.000
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] Active setup views:
[04/19 00:28:14    212s]  ensc450_av
[04/19 00:28:14    212s]   Dominating endpoints: 0
[04/19 00:28:14    212s]   Dominating TNS: -0.000
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] [NR-eGR] Started earlyGlobalRoute kernel
[04/19 00:28:14    212s] [NR-eGR] Initial Peak syMemory usage = 1124.1 MB
[04/19 00:28:14    212s] (I)       Reading DB...
[04/19 00:28:14    212s] (I)       Read data from FE... (mem=1124.1M)
[04/19 00:28:14    212s] (I)       Read nodes and places... (mem=1124.1M)
[04/19 00:28:14    212s] (I)       Done Read nodes and places (cpu=0.000s, mem=1124.1M)
[04/19 00:28:14    212s] (I)       Read nets... (mem=1124.1M)
[04/19 00:28:14    212s] (I)       Done Read nets (cpu=0.010s, mem=1124.1M)
[04/19 00:28:14    212s] (I)       Done Read data from FE (cpu=0.010s, mem=1124.1M)
[04/19 00:28:14    212s] (I)       before initializing RouteDB syMemory usage = 1124.1 MB
[04/19 00:28:14    212s] (I)       congestionReportName   : 
[04/19 00:28:14    212s] (I)       layerRangeFor2DCongestion : 
[04/19 00:28:14    212s] (I)       buildTerm2TermWires    : 0
[04/19 00:28:14    212s] (I)       doTrackAssignment      : 1
[04/19 00:28:14    212s] (I)       dumpBookshelfFiles     : 0
[04/19 00:28:14    212s] (I)       numThreads             : 1
[04/19 00:28:14    212s] (I)       bufferingAwareRouting  : false
[04/19 00:28:14    212s] [NR-eGR] honorMsvRouteConstraint: false
[04/19 00:28:14    212s] (I)       honorPin               : false
[04/19 00:28:14    212s] (I)       honorPinGuide          : true
[04/19 00:28:14    212s] (I)       honorPartition         : false
[04/19 00:28:14    212s] (I)       honorPartitionAllowFeedthru: false
[04/19 00:28:14    212s] (I)       allowPartitionCrossover: false
[04/19 00:28:14    212s] (I)       honorSingleEntry       : true
[04/19 00:28:14    212s] (I)       honorSingleEntryStrong : true
[04/19 00:28:14    212s] (I)       handleViaSpacingRule   : false
[04/19 00:28:14    212s] (I)       handleEolSpacingRule   : false
[04/19 00:28:14    212s] (I)       PDConstraint           : none
[04/19 00:28:14    212s] (I)       expBetterNDRHandling   : false
[04/19 00:28:14    212s] [NR-eGR] honorClockSpecNDR      : 0
[04/19 00:28:14    212s] (I)       routingEffortLevel     : 3
[04/19 00:28:14    212s] (I)       effortLevel            : standard
[04/19 00:28:14    212s] [NR-eGR] minRouteLayer          : 2
[04/19 00:28:14    212s] [NR-eGR] maxRouteLayer          : 127
[04/19 00:28:14    212s] (I)       relaxedTopLayerCeiling : 127
[04/19 00:28:14    212s] (I)       relaxedBottomLayerFloor: 2
[04/19 00:28:14    212s] (I)       numRowsPerGCell        : 1
[04/19 00:28:14    212s] (I)       speedUpLargeDesign     : 0
[04/19 00:28:14    212s] (I)       multiThreadingTA       : 1
[04/19 00:28:14    212s] (I)       optimizationMode       : false
[04/19 00:28:14    212s] (I)       routeSecondPG          : false
[04/19 00:28:14    212s] (I)       scenicRatioForLayerRelax: 0.00
[04/19 00:28:14    212s] (I)       detourLimitForLayerRelax: 0.00
[04/19 00:28:14    212s] (I)       punchThroughDistance   : 500.00
[04/19 00:28:14    212s] (I)       scenicBound            : 1.15
[04/19 00:28:14    212s] (I)       maxScenicToAvoidBlk    : 100.00
[04/19 00:28:14    212s] (I)       source-to-sink ratio   : 0.00
[04/19 00:28:14    212s] (I)       targetCongestionRatioH : 1.00
[04/19 00:28:14    212s] (I)       targetCongestionRatioV : 1.00
[04/19 00:28:14    212s] (I)       layerCongestionRatio   : 0.70
[04/19 00:28:14    212s] (I)       m1CongestionRatio      : 0.10
[04/19 00:28:14    212s] (I)       m2m3CongestionRatio    : 0.70
[04/19 00:28:14    212s] (I)       localRouteEffort       : 1.00
[04/19 00:28:14    212s] (I)       numSitesBlockedByOneVia: 8.00
[04/19 00:28:14    212s] (I)       supplyScaleFactorH     : 1.00
[04/19 00:28:14    212s] (I)       supplyScaleFactorV     : 1.00
[04/19 00:28:14    212s] (I)       highlight3DOverflowFactor: 0.00
[04/19 00:28:14    212s] (I)       routeVias              : 
[04/19 00:28:14    212s] (I)       readTROption           : true
[04/19 00:28:14    212s] (I)       extraSpacingFactor     : 1.00
[04/19 00:28:14    212s] [NR-eGR] numTracksPerClockWire  : 0
[04/19 00:28:14    212s] (I)       routeSelectedNetsOnly  : false
[04/19 00:28:14    212s] (I)       clkNetUseMaxDemand     : false
[04/19 00:28:14    212s] (I)       extraDemandForClocks   : 0
[04/19 00:28:14    212s] (I)       steinerRemoveLayers    : false
[04/19 00:28:14    212s] (I)       demoteLayerScenicScale : 1.00
[04/19 00:28:14    212s] (I)       nonpreferLayerCostScale : 100.00
[04/19 00:28:14    212s] (I)       similarTopologyRoutingFast : false
[04/19 00:28:14    212s] (I)       spanningTreeRefinement : false
[04/19 00:28:14    212s] (I)       spanningTreeRefinementAlpha : -1.00
[04/19 00:28:14    212s] (I)       starting read tracks
[04/19 00:28:14    212s] (I)       build grid graph
[04/19 00:28:14    212s] (I)       build grid graph start
[04/19 00:28:14    212s] [NR-eGR] metal1 has no routable track
[04/19 00:28:14    212s] [NR-eGR] metal2 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal3 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal4 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal5 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal6 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal7 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal8 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal9 has single uniform track structure
[04/19 00:28:14    212s] [NR-eGR] metal10 has single uniform track structure
[04/19 00:28:14    212s] (I)       build grid graph end
[04/19 00:28:14    212s] (I)       merge level 0
[04/19 00:28:14    212s] (I)       numViaLayers=10
[04/19 00:28:14    212s] (I)       Reading via via1_8 for layer: 0 
[04/19 00:28:14    212s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:14    212s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:14    212s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:14    212s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:14    212s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:14    212s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:14    212s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:14    212s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:14    212s] (I)       end build via table
[04/19 00:28:14    212s] [NR-eGR] Read 106875 PG shapes in 0.020 seconds
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] [NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=106875 numBumpBlks=0 numBoundaryFakeBlks=0
[04/19 00:28:14    212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/19 00:28:14    212s] (I)       readDataFromPlaceDB
[04/19 00:28:14    212s] (I)       Read net information..
[04/19 00:28:14    212s] [NR-eGR] Read numTotalNets=3598  numIgnoredNets=0
[04/19 00:28:14    212s] (I)       Read testcase time = 0.000 seconds
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] (I)       read default dcut vias
[04/19 00:28:14    212s] (I)       Reading via via1_8 for layer: 0 
[04/19 00:28:14    212s] (I)       Reading via via2_8 for layer: 1 
[04/19 00:28:14    212s] (I)       Reading via via3_2 for layer: 2 
[04/19 00:28:14    212s] (I)       Reading via via4_0 for layer: 3 
[04/19 00:28:14    212s] (I)       Reading via via5_0 for layer: 4 
[04/19 00:28:14    212s] (I)       Reading via via6_0 for layer: 5 
[04/19 00:28:14    212s] (I)       Reading via via7_0 for layer: 6 
[04/19 00:28:14    212s] (I)       Reading via via8_0 for layer: 7 
[04/19 00:28:14    212s] (I)       Reading via via9_0 for layer: 8 
[04/19 00:28:14    212s] (I)       early_global_route_priority property id does not exist.
[04/19 00:28:14    212s] (I)       build grid graph start
[04/19 00:28:14    212s] (I)       build grid graph end
[04/19 00:28:14    212s] (I)       Model blockage into capacity
[04/19 00:28:14    212s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/19 00:28:14    212s] (I)       Modeling time = 0.020 seconds
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] (I)       Number of ignored nets = 0
[04/19 00:28:14    212s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of clock nets = 1.  Ignored: No
[04/19 00:28:14    212s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of special nets = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/19 00:28:14    212s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/19 00:28:14    212s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/19 00:28:14    212s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/19 00:28:14    212s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1127.8 MB
[04/19 00:28:14    212s] (I)       Ndr track 0 does not exist
[04/19 00:28:14    212s] (I)       Layer1  viaCost=200.00
[04/19 00:28:14    212s] (I)       Layer2  viaCost=200.00
[04/19 00:28:14    212s] (I)       Layer3  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer4  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer5  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer6  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer7  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer8  viaCost=100.00
[04/19 00:28:14    212s] (I)       Layer9  viaCost=100.00
[04/19 00:28:14    212s] (I)       ---------------------Grid Graph Info--------------------
[04/19 00:28:14    212s] (I)       Routing area        : (540, 280) - (699960, 700000)
[04/19 00:28:14    212s] (I)       Core area           : (20140, 19880) - (679820, 680120)
[04/19 00:28:14    212s] (I)       Site width          :   380  (dbu)
[04/19 00:28:14    212s] (I)       Row height          :  2800  (dbu)
[04/19 00:28:14    212s] (I)       GCell width         :  2800  (dbu)
[04/19 00:28:14    212s] (I)       GCell height        :  2800  (dbu)
[04/19 00:28:14    212s] (I)       Grid                :   250   250    10
[04/19 00:28:14    212s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/19 00:28:14    212s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/19 00:28:14    212s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/19 00:28:14    212s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:14    212s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/19 00:28:14    212s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/19 00:28:14    212s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/19 00:28:14    212s] (I)       First track coord   :     0   190   140   730   420   730  1540  1850  4020  3530
[04/19 00:28:14    212s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/19 00:28:14    212s] (I)       Total num of tracks :     0  1842  2500  1249  1250  1249   416   416   218   208
[04/19 00:28:14    212s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/19 00:28:14    212s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/19 00:28:14    212s] (I)       --------------------------------------------------------
[04/19 00:28:14    212s] 
[04/19 00:28:14    212s] [NR-eGR] ============ Routing rule table ============
[04/19 00:28:14    212s] [NR-eGR] Rule id: 0  Nets: 3598 
[04/19 00:28:14    212s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/19 00:28:14    212s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/19 00:28:14    212s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:14    212s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/19 00:28:14    212s] [NR-eGR] ========================================
[04/19 00:28:14    212s] [NR-eGR] 
[04/19 00:28:14    212s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer2 : = 232773 / 460500 (50.55%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer3 : = 250333 / 625000 (40.05%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer4 : = 170548 / 312250 (54.62%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer5 : = 105665 / 312500 (33.81%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer6 : = 160486 / 312250 (51.40%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer7 : = 61772 / 104000 (59.40%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer8 : = 25790 / 104000 (24.80%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer9 : = 13215 / 54500 (24.25%)
[04/19 00:28:14    212s] (I)       blocked tracks on layer10 : = 12476 / 52000 (23.99%)
[04/19 00:28:14    212s] (I)       After initializing earlyGlobalRoute syMemory usage = 1130.3 MB
[04/19 00:28:14    212s] (I)       Loading and dumping file time : 0.06 seconds
[04/19 00:28:14    212s] (I)       ============= Initialization =============
[04/19 00:28:14    212s] (I)       totalPins=11598  totalGlobalPin=11137 (96.03%)
[04/19 00:28:14    212s] (I)       total 2D Cap : 1394271 = (675946 H, 718325 V)
[04/19 00:28:14    212s] [NR-eGR] Layer group 1: route 3598 net(s) in layer range [2, 10]
[04/19 00:28:14    212s] (I)       ============  Phase 1a Route ============
[04/19 00:28:14    212s] (I)       Phase 1a runs 0.00 seconds
[04/19 00:28:14    212s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/19 00:28:14    212s] (I)       Usage: 56337 = (28621 H, 27716 V) = (4.23% H, 3.86% V) = (4.007e+04um H, 3.880e+04um V)
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] (I)       ============  Phase 1b Route ============
[04/19 00:28:14    212s] (I)       Phase 1b runs 0.01 seconds
[04/19 00:28:14    212s] (I)       Usage: 56365 = (28630 H, 27735 V) = (4.24% H, 3.86% V) = (4.008e+04um H, 3.883e+04um V)
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] (I)       earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.78% V. EstWL: 7.891100e+04um
[04/19 00:28:14    212s] (I)       ============  Phase 1c Route ============
[04/19 00:28:14    212s] (I)       Level2 Grid: 50 x 50
[04/19 00:28:14    212s] (I)       Phase 1c runs 0.00 seconds
[04/19 00:28:14    212s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] (I)       ============  Phase 1d Route ============
[04/19 00:28:14    212s] (I)       Phase 1d runs 0.00 seconds
[04/19 00:28:14    212s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] (I)       ============  Phase 1e Route ============
[04/19 00:28:14    212s] (I)       Phase 1e runs 0.00 seconds
[04/19 00:28:14    212s] (I)       Usage: 56477 = (28714 H, 27763 V) = (4.25% H, 3.86% V) = (4.020e+04um H, 3.887e+04um V)
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.14% V. EstWL: 7.906780e+04um
[04/19 00:28:14    212s] [NR-eGR] 
[04/19 00:28:14    212s] (I)       ============  Phase 1l Route ============
[04/19 00:28:14    212s] (I)       Phase 1l runs 0.01 seconds
[04/19 00:28:14    212s] (I)       
[04/19 00:28:14    212s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/19 00:28:14    212s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/19 00:28:14    212s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/19 00:28:14    212s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/19 00:28:14    212s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:14    212s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:14    212s] [NR-eGR]  metal2  (2)       199( 0.49%)        37( 0.09%)         4( 0.01%)   ( 0.60%) 
[04/19 00:28:14    212s] [NR-eGR]  metal3  (3)        63( 0.16%)        11( 0.03%)         1( 0.00%)   ( 0.19%) 
[04/19 00:28:14    212s] [NR-eGR]  metal4  (4)       184( 0.46%)         2( 0.00%)         0( 0.00%)   ( 0.46%) 
[04/19 00:28:14    212s] [NR-eGR]  metal5  (5)        17( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[04/19 00:28:14    212s] [NR-eGR]  metal6  (6)         8( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/19 00:28:14    212s] [NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/19 00:28:14    212s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:14    212s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:14    212s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/19 00:28:14    212s] [NR-eGR] --------------------------------------------------------------------------------
[04/19 00:28:14    212s] [NR-eGR] Total              473( 0.13%)        51( 0.01%)         5( 0.00%)   ( 0.14%) 
[04/19 00:28:14    212s] [NR-eGR] 
[04/19 00:28:14    212s] (I)       Total Global Routing Runtime: 0.06 seconds
[04/19 00:28:14    212s] (I)       total 2D Cap : 1414248 = (685998 H, 728250 V)
[04/19 00:28:14    212s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.06% V
[04/19 00:28:14    212s] [NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.08% V
[04/19 00:28:14    212s] [NR-eGR] End Peak syMemory usage = 1130.3 MB
[04/19 00:28:14    212s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[04/19 00:28:14    212s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:14    212s] [hotspot] |            |   max hotspot | total hotspot |
[04/19 00:28:14    212s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:14    212s] [hotspot] | normalized |          3.11 |          3.11 |
[04/19 00:28:14    212s] [hotspot] +------------+---------------+---------------+
[04/19 00:28:14    212s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[04/19 00:28:14    212s] [hotspot] max/total 3.11/3.11, big hotspot (>10) total 0.00
[04/19 00:28:14    212s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/19 00:28:14    212s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:14    212s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/19 00:28:14    212s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:14    212s] [hotspot] |  1  |   179.47   156.94   190.67   168.14 |        3.11   |
[04/19 00:28:14    212s] [hotspot] +-----+-------------------------------------+---------------+
[04/19 00:28:14    212s] Reported timing to dir ./timingReports
[04/19 00:28:14    212s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 878.1M, totSessionCpu=0:03:33 **
[04/19 00:28:14    212s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.007, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.007, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1127.8M
[04/19 00:28:14    212s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1127.8M
[04/19 00:28:14    213s] End AAE Lib Interpolated Model. (MEM=1127.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:14    213s] **INFO: Starting Blocking QThread with 1 CPU
[04/19 00:28:14    213s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/19 00:28:14    213s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[04/19 00:28:14    213s] #################################################################################
[04/19 00:28:14    213s] # Design Stage: PreRoute
[04/19 00:28:14    213s] # Design Name: ensc450
[04/19 00:28:14    213s] # Design Mode: 45nm
[04/19 00:28:14    213s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:14    213s] # Parasitics Mode: No SPEF/RCDB
[04/19 00:28:14    213s] # Signoff Settings: SI Off 
[04/19 00:28:14    213s] #################################################################################
[04/19 00:28:14    213s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:14    213s] Calculate delays in Single mode...
[04/19 00:28:14    213s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/19 00:28:14    213s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/19 00:28:14    213s] End AAE Lib Interpolated Model. (MEM=0.847656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:14    213s] Total number of fetched objects 3844
[04/19 00:28:14    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:14    213s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:14    213s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:28:14    213s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[04/19 00:28:14    213s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[04/19 00:28:14    213s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M
[04/19 00:28:15    213s]  
_______________________________________________________________________
[04/19 00:28:15    213s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 
Hold  views included:
 ensc450_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.588  |  2.727  |  2.588  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
Routing Overflow: 0.12% H and 0.08% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:01.0, MEM=1129.8M
[04/19 00:28:15    213s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 878.2M, totSessionCpu=0:03:33 **
[04/19 00:28:15    213s] *** Finished optDesign ***
[04/19 00:28:15    213s] 
[04/19 00:28:15    213s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.9 real=0:00:04.8)
[04/19 00:28:15    213s] Info: pop threads available for lower-level modules during optimization.
[04/19 00:28:15    213s] Deleting Lib Analyzer.
[04/19 00:28:15    213s] Info: Destroy the CCOpt slew target map.
[04/19 00:28:15    213s] <CMD> endECO
[04/19 00:28:15    213s] <CMD> saveNetlist results/verilog/ensc450.postcts.v
[04/19 00:28:15    213s] Writing Netlist "results/verilog/ensc450.postcts.v" ...
[04/19 00:28:15    213s] <CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
[04/19 00:28:15    213s] #% Begin save design ... (date=04/19 00:28:15, mem=878.2M)
[04/19 00:28:15    213s] % Begin Save ccopt configuration ... (date=04/19 00:28:15, mem=878.2M)
[04/19 00:28:15    213s] % End Save ccopt configuration ... (date=04/19 00:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.2M, current mem=878.2M)
[04/19 00:28:15    213s] % Begin Save clock tree specification data ... (date=04/19 00:28:15, mem=878.2M)
[04/19 00:28:15    213s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:15    213s] Redoing specifyClockTree ...
[04/19 00:28:15    213s] Checking spec file integrity...
[04/19 00:28:15    213s] % End Save clock tree specification data ... (date=04/19 00:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.3M, current mem=879.3M)
[04/19 00:28:15    213s] % Begin Save netlist data ... (date=04/19 00:28:15, mem=879.3M)
[04/19 00:28:15    213s] Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:28:15    213s] % End Save netlist data ... (date=04/19 00:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.4M, current mem=879.4M)
[04/19 00:28:15    213s] Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:28:15    213s] % Begin Save AAE data ... (date=04/19 00:28:15, mem=879.8M)
[04/19 00:28:15    213s] Saving AAE Data ...
[04/19 00:28:15    213s] % End Save AAE data ... (date=04/19 00:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
[04/19 00:28:15    213s] % Begin Save clock tree data ... (date=04/19 00:28:15, mem=879.8M)
[04/19 00:28:15    213s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:15    213s] Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/ensc450.ctstch' ...
[04/19 00:28:15    213s] % End Save clock tree data ... (date=04/19 00:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
[04/19 00:28:15    213s] Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:28:15    213s] Saving mode setting ...
[04/19 00:28:15    213s] Saving global file ...
[04/19 00:28:16    213s] % Begin Save floorplan data ... (date=04/19 00:28:16, mem=879.8M)
[04/19 00:28:16    213s] Saving floorplan file ...
[04/19 00:28:16    213s] % End Save floorplan data ... (date=04/19 00:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
[04/19 00:28:16    213s] Saving Drc markers ...
[04/19 00:28:16    213s] ... 234 markers are saved ...
[04/19 00:28:16    213s] ... 0 geometry drc markers are saved ...
[04/19 00:28:16    213s] ... 0 antenna drc markers are saved ...
[04/19 00:28:16    213s] % Begin Save placement data ... (date=04/19 00:28:16, mem=879.8M)
[04/19 00:28:16    213s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:28:16    213s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1127.8M) ***
[04/19 00:28:16    213s] % End Save placement data ... (date=04/19 00:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
[04/19 00:28:16    213s] % Begin Save routing data ... (date=04/19 00:28:16, mem=879.8M)
[04/19 00:28:16    213s] Saving route file ...
[04/19 00:28:16    213s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1127.8M) ***
[04/19 00:28:16    213s] % End Save routing data ... (date=04/19 00:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.7M, current mem=880.7M)
[04/19 00:28:16    213s] Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.prop
[04/19 00:28:16    213s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1127.8M) ***
[04/19 00:28:16    213s] % Begin Save power constraints data ... (date=04/19 00:28:16, mem=880.7M)
[04/19 00:28:16    213s] % End Save power constraints data ... (date=04/19 00:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.7M, current mem=880.7M)
[04/19 00:28:16    213s] Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.congmap.gz ...
[04/19 00:28:16    213s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:28:16    213s] Generated self-contained design 07-postCtsOpt.enc.dat.tmp
[04/19 00:28:16    213s] #% End save design ... (date=04/19 00:28:16, total cpu=0:00:00.4, real=0:00:01.0, peak res=880.7M, current mem=789.5M)
[04/19 00:28:16    213s] 
[04/19 00:28:16    213s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:28:16    213s] Severity  ID               Count  Summary                                  
[04/19 00:28:16    213s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:28:16    213s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/19 00:28:16    213s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:28:16    213s] *** Message Summary: 2 warning(s), 3 error(s)
[04/19 00:28:16    213s] 
[04/19 00:28:16    213s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/19 00:28:16    213s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:16    213s] Type 'man IMPEXT-3493' for more detail.
[04/19 00:28:16    213s] <CMD> extractRC
[04/19 00:28:16    213s] Extraction called for design 'ensc450' of instances=3124 and nets=3866 using extraction engine 'postRoute' at effort level 'low' .
[04/19 00:28:16    213s] PostRoute (effortLevel low) RC Extraction called for design ensc450.
[04/19 00:28:16    213s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:16    213s] Process corner(s) are loaded.
[04/19 00:28:16    213s]  Corner: nangate45nm_caps
[04/19 00:28:16    213s] extractDetailRC Option : -outfile /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d -maxResLength 200  -extended
[04/19 00:28:16    213s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/19 00:28:16    213s]       RC Corner Indexes            0   
[04/19 00:28:16    213s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:16    213s] Coupling Cap. Scaling Factor : 1.00000 
[04/19 00:28:16    213s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:16    213s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:16    213s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:16    213s] Shrink Factor                : 1.00000
[04/19 00:28:16    213s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:16    213s] Initializing multi-corner resistance tables ...
[04/19 00:28:16    213s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1051.8M)
[04/19 00:28:16    213s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for storing RC.
[04/19 00:28:16    214s] Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1163.3M)
[04/19 00:28:16    214s] Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 1163.3M)
[04/19 00:28:16    214s] Extracted 30.0044% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 40.0034% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 50.0049% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 70.0029% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 80.0044% (CPU Time= 0:00:00.3  MEM= 1187.3M)
[04/19 00:28:16    214s] Extracted 90.0034% (CPU Time= 0:00:00.4  MEM= 1187.3M)
[04/19 00:28:17    214s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1187.3M)
[04/19 00:28:17    214s] Number of Extracted Resistors     : 74399
[04/19 00:28:17    214s] Number of Extracted Ground Cap.   : 77497
[04/19 00:28:17    214s] Number of Extracted Coupling Cap. : 203396
[04/19 00:28:17    214s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:17    214s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/19 00:28:17    214s]  Corner: nangate45nm_caps
[04/19 00:28:17    214s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1147.3M)
[04/19 00:28:17    214s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb_Filter.rcdb.d' for storing RC.
[04/19 00:28:17    214s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:17    214s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1147.312M)
[04/19 00:28:17    214s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:17    214s] processing rcdb (/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d) for hinst (top) of cell (ensc450);
[04/19 00:28:17    214s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1147.312M)
[04/19 00:28:17    214s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1147.312M)
[04/19 00:28:17    214s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
[04/19 00:28:17    214s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
[04/19 00:28:17    214s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:17    214s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1037.9M
[04/19 00:28:17    214s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1037.9M
[04/19 00:28:17    214s] #################################################################################
[04/19 00:28:17    214s] # Design Stage: PreRoute
[04/19 00:28:17    214s] # Design Name: ensc450
[04/19 00:28:17    214s] # Design Mode: 45nm
[04/19 00:28:17    214s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:17    214s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:17    214s] # Signoff Settings: SI Off 
[04/19 00:28:17    214s] #################################################################################
[04/19 00:28:17    214s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:17    214s] Calculate delays in Single mode...
[04/19 00:28:17    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 1035.9M, InitMEM = 1035.9M)
[04/19 00:28:17    214s] Start delay calculation (fullDC) (1 T). (MEM=1035.92)
[04/19 00:28:17    214s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:17    214s] Initializing multi-corner resistance tables ...
[04/19 00:28:17    214s] End AAE Lib Interpolated Model. (MEM=1052.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:17    214s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:17    214s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1052.1M)
[04/19 00:28:17    214s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:18    215s] Total number of fetched objects 3844
[04/19 00:28:18    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:18    215s] End delay calculation. (MEM=1099.73 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:18    215s] End delay calculation (fullDC). (MEM=1099.73 CPU=0:00:00.6 REAL=0:00:01.0)
[04/19 00:28:18    215s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1099.7M) ***
[04/19 00:28:18    215s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:35 mem=1099.7M)
[04/19 00:28:18    215s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.798  |  0.797  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.215  |  0.000  |  0.215  |  0.798  |  0.797  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.809%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
[04/19 00:28:18    215s] Total CPU time: 0.91 sec
[04/19 00:28:18    215s] Total Real time: 1.0 sec
[04/19 00:28:18    215s] Total Memory Usage: 1054.035156 Mbytes
[04/19 00:28:18    215s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
[04/19 00:28:18    215s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
[04/19 00:28:18    215s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
[04/19 00:28:18    215s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:18    215s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.061, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.061, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1041.4M
[04/19 00:28:18    215s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1041.4M
[04/19 00:28:18    215s] #################################################################################
[04/19 00:28:18    215s] # Design Stage: PreRoute
[04/19 00:28:18    215s] # Design Name: ensc450
[04/19 00:28:18    215s] # Design Mode: 45nm
[04/19 00:28:18    215s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:18    215s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:18    215s] # Signoff Settings: SI Off 
[04/19 00:28:18    215s] #################################################################################
[04/19 00:28:18    215s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:18    215s] Calculate delays in Single mode...
[04/19 00:28:18    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 1039.4M, InitMEM = 1039.4M)
[04/19 00:28:18    215s] Start delay calculation (fullDC) (1 T). (MEM=1039.41)
[04/19 00:28:18    215s] End AAE Lib Interpolated Model. (MEM=1055.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:19    216s] Total number of fetched objects 3844
[04/19 00:28:19    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:19    216s] End delay calculation. (MEM=1103.24 CPU=0:00:00.3 REAL=0:00:01.0)
[04/19 00:28:19    216s] End delay calculation (fullDC). (MEM=1103.24 CPU=0:00:00.5 REAL=0:00:01.0)
[04/19 00:28:19    216s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1103.2M) ***
[04/19 00:28:19    216s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:36 mem=1103.2M)
[04/19 00:28:19    216s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.546  |  2.546  |  5.343  |  2.677  | 11.975  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.546  |  2.546  |  5.343  |  2.677  | 11.975  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
[04/19 00:28:19    216s] Total CPU time: 0.98 sec
[04/19 00:28:19    216s] Total Real time: 1.0 sec
[04/19 00:28:19    216s] Total Memory Usage: 1055.542969 Mbytes
[04/19 00:28:19    216s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
[04/19 00:28:19    216s] <CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
[04/19 00:28:19    216s] Start to collect the design information.
[04/19 00:28:19    216s] Build netlist information for Cell ensc450.
[04/19 00:28:19    216s] Finished collecting the design information.
[04/19 00:28:19    216s] Generating macro cells used in the design report.
[04/19 00:28:19    216s] Generating standard cells used in the design report.
[04/19 00:28:19    216s] Analyze library ... 
[04/19 00:28:19    216s] Analyze netlist ... 
[04/19 00:28:19    216s] Generating HFO information report.
[04/19 00:28:19    216s] Generate no-driven nets information report.
[04/19 00:28:19    216s] Analyze timing ... 
[04/19 00:28:19    216s] Analyze floorplan/placement ... 
[04/19 00:28:19    216s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.057, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.060, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1055.5M
[04/19 00:28:19    216s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1055.5M
[04/19 00:28:19    216s] Analysis Routing ...
[04/19 00:28:19    216s] Report saved in file results/summary/07-postCTSOpt.rpt.
[04/19 00:28:19    216s] <CMD> setAttribute -net clk -weight 100
[04/19 00:28:19    216s] <CMD> setAttribute -net clk -avoid_detour true
[04/19 00:28:19    216s] <CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
[04/19 00:28:19    216s] <CMD> setAttribute -net clk -top_preferred_routing_layer 4
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName default
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -drouteAutoStop false
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[04/19 00:28:19    216s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/19 00:28:19    216s] <CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
[04/19 00:28:19    216s] <CMD> globalDetailRoute
[04/19 00:28:20    216s] #% Begin globalDetailRoute (date=04/19 00:28:19, mem=793.3M)
[04/19 00:28:20    216s] 
[04/19 00:28:20    216s] globalDetailRoute
[04/19 00:28:20    216s] 
[04/19 00:28:20    216s] #setNanoRouteMode -drouteAutoStop false
[04/19 00:28:20    216s] #setNanoRouteMode -drouteFixAntenna false
[04/19 00:28:20    216s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/19 00:28:20    216s] #setNanoRouteMode -routeInsertAntennaDiode false
[04/19 00:28:20    216s] #setNanoRouteMode -routeSelectedNetOnly false
[04/19 00:28:20    216s] #setNanoRouteMode -routeTopRoutingLayer 10
[04/19 00:28:20    216s] #setNanoRouteMode -routeWithSiDriven true
[04/19 00:28:20    216s] #setNanoRouteMode -routeWithTimingDriven true
[04/19 00:28:20    216s] #Start globalDetailRoute on Mon Apr 19 00:28:20 2021
[04/19 00:28:20    216s] #
[04/19 00:28:20    216s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:20    216s] #Generating timing data, please wait...
[04/19 00:28:20    216s] #3671 total nets, 0 already routed, 0 will ignore in trialRoute
[04/19 00:28:20    217s] #Dump tif for version 2.1
[04/19 00:28:20    217s] End AAE Lib Interpolated Model. (MEM=1062.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:21    217s] Total number of fetched objects 3844
[04/19 00:28:21    217s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:21    217s] End delay calculation. (MEM=1110.56 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:21    217s] #Current view: ensc450_av 
[04/19 00:28:21    218s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:21    218s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 752.43 (MB), peak = 905.25 (MB)
[04/19 00:28:21    218s] #Done generating timing data.
[04/19 00:28:21    218s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/19 00:28:21    218s] ### Net info: total nets: 3866
[04/19 00:28:21    218s] ### Net info: dirty nets: 3
[04/19 00:28:21    218s] ### Net info: marked as disconnected nets: 0
[04/19 00:28:21    218s] ### Net info: fully routed nets: 0
[04/19 00:28:21    218s] ### Net info: trivial (single pin) nets: 0
[04/19 00:28:21    218s] ### Net info: unrouted nets: 3866
[04/19 00:28:21    218s] ### Net info: re-extraction nets: 0
[04/19 00:28:21    218s] ### Net info: ignored nets: 0
[04/19 00:28:21    218s] ### Net info: skip routing nets: 0
[04/19 00:28:21    218s] #Start reading timing information from file .timing_file_25450.tif.gz ...
[04/19 00:28:21    218s] #Read in timing information for 102 ports, 3124 instances from timing file .timing_file_25450.tif.gz.
[04/19 00:28:21    218s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[04/19 00:28:21    218s] #RTESIG:78da8dd04d0b82401006e0cefd8a413d6c90b633eeb67a0dba56487515a355043fc25dff
[04/19 00:28:21    218s] #       7f4657719debfbf0ce307ef03c67e06112210f3f9c538e70c930e19228442ed501937c8a
[04/19 00:28:21    218s] #       1e276feb07d7db1d4940593446037bf57db387d1e8018cb6b6eeaadddf8838751a4547a7
[04/19 00:28:21    218s] #       419e20c414a5fc37c0caa62fecbc4429dd7524624060756775a587792384721709856b90
[04/19 00:28:21    218s] #       02afd5ef7a6c3d60c60e53362f252120771c26a787d9615c5c29a7c73b8d5871bb14b450
[04/19 00:28:21    218s] #       b4f902e7e6a9cd
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #RTESIG:78da8dd04d0b82401006e0cefd8a413d6c90b633eeb67a0dba56487515a355043fc25dff
[04/19 00:28:21    218s] #       7f4657719debfbf0ce307ef03c67e06112210f3f9c538e70c930e19228442ed501937c8a
[04/19 00:28:21    218s] #       1e276feb07d7db1d4940593446037bf57db387d1e8018cb6b6eeaadddf8838751a4547a7
[04/19 00:28:21    218s] #       419e20c414a5fc37c0caa62fecbc4429dd7524624060756775a587792384721709856b90
[04/19 00:28:21    218s] #       02afd5ef7a6c3d60c60e53362f252120771c26a787d9615c5c29a7c73b8d5871bb14b450
[04/19 00:28:21    218s] #       b4f902e7e6a9cd
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Start routing data preparation on Mon Apr 19 00:28:21 2021
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[04/19 00:28:21    218s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/19 00:28:21    218s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[04/19 00:28:21    218s] #Minimum voltage of a net in the design = 0.000.
[04/19 00:28:21    218s] #Maximum voltage of a net in the design = 0.950.
[04/19 00:28:21    218s] #Voltage range [0.000 - 0.000] has 170 nets.
[04/19 00:28:21    218s] #Voltage range [0.950 - 0.950] has 1 net.
[04/19 00:28:21    218s] #Voltage range [0.000 - 0.950] has 3695 nets.
[04/19 00:28:21    218s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/19 00:28:21    218s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/19 00:28:21    218s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/19 00:28:21    218s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/19 00:28:21    218s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/19 00:28:21    218s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/19 00:28:21    218s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/19 00:28:21    218s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/19 00:28:21    218s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/19 00:28:21    218s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/19 00:28:21    218s] #Regenerating Ggrids automatically.
[04/19 00:28:21    218s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/19 00:28:21    218s] #Using automatically generated G-grids.
[04/19 00:28:21    218s] #Done routing data preparation.
[04/19 00:28:21    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.32 (MB), peak = 905.25 (MB)
[04/19 00:28:21    218s] #Merging special wires...
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Connectivity extraction summary:
[04/19 00:28:21    218s] #3599 (93.09%) nets are without wires.
[04/19 00:28:21    218s] #267 nets are fixed|skipped|trivial (not extracted).
[04/19 00:28:21    218s] #Total number of nets = 3866.
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Finished routing data preparation on Mon Apr 19 00:28:21 2021
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Cpu time = 00:00:00
[04/19 00:28:21    218s] #Elapsed time = 00:00:00
[04/19 00:28:21    218s] #Increased memory = 10.03 (MB)
[04/19 00:28:21    218s] #Total memory = 773.48 (MB)
[04/19 00:28:21    218s] #Peak memory = 905.25 (MB)
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Start global routing on Mon Apr 19 00:28:21 2021
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Number of eco nets is 0
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Start global routing data preparation on Mon Apr 19 00:28:21 2021
[04/19 00:28:21    218s] #
[04/19 00:28:21    218s] #Start routing resource analysis on Mon Apr 19 00:28:21 2021
[04/19 00:28:21    218s] #
[04/19 00:28:22    218s] #Routing resource analysis is done on Mon Apr 19 00:28:22 2021
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #  Resource Analysis:
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/19 00:28:22    218s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/19 00:28:22    218s] #  --------------------------------------------------------------
[04/19 00:28:22    218s] #  metal1         H        1621         879       27889    39.19%
[04/19 00:28:22    218s] #  metal2         V        1190         652       27889    35.01%
[04/19 00:28:22    218s] #  metal3         H        1621         879       27889    35.01%
[04/19 00:28:22    218s] #  metal4         V         806         443       27889    35.21%
[04/19 00:28:22    218s] #  metal5         H         950         298       27889    22.96%
[04/19 00:28:22    218s] #  metal6         V         617         632       27889    25.53%
[04/19 00:28:22    218s] #  metal7         H         180         235       27889    41.86%
[04/19 00:28:22    218s] #  metal8         V         314         102       27889    23.24%
[04/19 00:28:22    218s] #  metal9         H         130          40       27889    23.29%
[04/19 00:28:22    218s] #  metal10        V         128          39       27889    23.32%
[04/19 00:28:22    218s] #  --------------------------------------------------------------
[04/19 00:28:22    218s] #  Total                   7560      34.31%      278890    30.46%
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #Global routing data preparation is done on Mon Apr 19 00:28:22 2021
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.71 (MB), peak = 905.25 (MB)
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.23 (MB), peak = 905.25 (MB)
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #start global routing iteration 1...
[04/19 00:28:22    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.07 (MB), peak = 905.25 (MB)
[04/19 00:28:22    218s] #
[04/19 00:28:22    218s] #start global routing iteration 2...
[04/19 00:28:23    219s] #Initial_route: 0.99280
[04/19 00:28:25    222s] #Reroute: 2.77502
[04/19 00:28:26    222s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 799.76 (MB), peak = 905.25 (MB)
[04/19 00:28:26    222s] #
[04/19 00:28:26    222s] #start global routing iteration 3...
[04/19 00:28:27    223s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.07 (MB), peak = 905.25 (MB)
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Total number of trivial nets (e.g. < 2 pins) = 267 (skipped).
[04/19 00:28:27    223s] #Total number of routable nets = 3599.
[04/19 00:28:27    223s] #Total number of nets in the design = 3866.
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #3599 routable nets have only global wires.
[04/19 00:28:27    223s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Routed nets constraints summary:
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #        Rules   Pref Layer   Unconstrained  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #      Default            1            3598  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #        Total            1            3598  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Routing constraints summary of the whole design:
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #        Rules   Pref Layer   Unconstrained  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #      Default            1            3598  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #        Total            1            3598  
[04/19 00:28:27    223s] #------------------------------------------
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #                 OverCon       OverCon       OverCon       OverCon          
[04/19 00:28:27    223s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[04/19 00:28:27    223s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[04/19 00:28:27    223s] #  --------------------------------------------------------------------------
[04/19 00:28:27    223s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal2       20(0.11%)     10(0.06%)      4(0.02%)      3(0.02%)   (0.20%)
[04/19 00:28:27    223s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/19 00:28:27    223s] #  --------------------------------------------------------------------------
[04/19 00:28:27    223s] #     Total     20(0.01%)     10(0.01%)      4(0.00%)      3(0.00%)   (0.02%)
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[04/19 00:28:27    223s] #  Overflow after GR: 0.00% H + 0.02% V
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Complete Global Routing.
[04/19 00:28:27    223s] #Total wire length = 80328 um.
[04/19 00:28:27    223s] #Total half perimeter of net bounding box = 73863 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal1 = 2489 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal2 = 18114 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal3 = 29419 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal4 = 10008 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal5 = 9063 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal6 = 8407 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal7 = 423 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal8 = 1771 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal9 = 142 um.
[04/19 00:28:27    223s] #Total wire length on LAYER metal10 = 491 um.
[04/19 00:28:27    223s] #Total number of vias = 21859
[04/19 00:28:27    223s] #Up-Via Summary (total 21859):
[04/19 00:28:27    223s] #           
[04/19 00:28:27    223s] #-----------------------
[04/19 00:28:27    223s] # metal1          11185
[04/19 00:28:27    223s] # metal2           8187
[04/19 00:28:27    223s] # metal3           1520
[04/19 00:28:27    223s] # metal4            408
[04/19 00:28:27    223s] # metal5            327
[04/19 00:28:27    223s] # metal6             94
[04/19 00:28:27    223s] # metal7             86
[04/19 00:28:27    223s] # metal8             30
[04/19 00:28:27    223s] # metal9             22
[04/19 00:28:27    223s] #-----------------------
[04/19 00:28:27    223s] #                 21859 
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Max overcon = 4 tracks.
[04/19 00:28:27    223s] #Total overcon = 0.02%.
[04/19 00:28:27    223s] #Worst layer Gcell overcon rate = 0.00%.
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Global routing statistics:
[04/19 00:28:27    223s] #Cpu time = 00:00:05
[04/19 00:28:27    223s] #Elapsed time = 00:00:05
[04/19 00:28:27    223s] #Increased memory = 28.00 (MB)
[04/19 00:28:27    223s] #Total memory = 801.64 (MB)
[04/19 00:28:27    223s] #Peak memory = 905.25 (MB)
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #Finished global routing on Mon Apr 19 00:28:27 2021
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #
[04/19 00:28:27    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 787.21 (MB), peak = 905.25 (MB)
[04/19 00:28:27    223s] #Start Track Assignment.
[04/19 00:28:27    224s] #Done with 6125 horizontal wires in 2 hboxes and 5822 vertical wires in 2 hboxes.
[04/19 00:28:27    224s] #Done with 1408 horizontal wires in 2 hboxes and 1231 vertical wires in 2 hboxes.
[04/19 00:28:28    224s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[04/19 00:28:28    224s] #
[04/19 00:28:28    224s] #Track assignment summary:
[04/19 00:28:28    224s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/19 00:28:28    224s] #------------------------------------------------------------------------
[04/19 00:28:28    224s] # metal1      2459.54 	  0.22%  	  0.00% 	  0.22%
[04/19 00:28:28    224s] # metal2     17943.47 	  1.08%  	  0.00% 	  0.96%
[04/19 00:28:28    224s] # metal3     29188.84 	  0.12%  	  0.00% 	  0.07%
[04/19 00:28:28    224s] # metal4     10092.80 	  0.04%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal5      9058.36 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal6      8400.82 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal7       443.60 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal8      1788.54 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal9       150.66 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] # metal10      499.04 	  0.00%  	  0.00% 	  0.00%
[04/19 00:28:28    224s] #------------------------------------------------------------------------
[04/19 00:28:28    224s] # All       80025.65  	  0.30% 	  0.00% 	  0.00%
[04/19 00:28:28    224s] #Complete Track Assignment.
[04/19 00:28:28    224s] #Total wire length = 82775 um.
[04/19 00:28:28    224s] #Total half perimeter of net bounding box = 73863 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal1 = 4225 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal2 = 18002 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal3 = 30082 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal4 = 10097 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal5 = 9090 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal6 = 8419 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal7 = 431 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal8 = 1788 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal9 = 144 um.
[04/19 00:28:28    224s] #Total wire length on LAYER metal10 = 496 um.
[04/19 00:28:28    224s] #Total number of vias = 21859
[04/19 00:28:28    224s] #Up-Via Summary (total 21859):
[04/19 00:28:28    224s] #           
[04/19 00:28:28    224s] #-----------------------
[04/19 00:28:28    224s] # metal1          11185
[04/19 00:28:28    224s] # metal2           8187
[04/19 00:28:28    224s] # metal3           1520
[04/19 00:28:28    224s] # metal4            408
[04/19 00:28:28    224s] # metal5            327
[04/19 00:28:28    224s] # metal6             94
[04/19 00:28:28    224s] # metal7             86
[04/19 00:28:28    224s] # metal8             30
[04/19 00:28:28    224s] # metal9             22
[04/19 00:28:28    224s] #-----------------------
[04/19 00:28:28    224s] #                 21859 
[04/19 00:28:28    224s] #
[04/19 00:28:28    224s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.86 (MB), peak = 905.25 (MB)
[04/19 00:28:28    224s] #
[04/19 00:28:28    224s] #number of short segments in preferred routing layers
[04/19 00:28:28    224s] #	metal2    metal3    Total 
[04/19 00:28:28    224s] #	161       153       314       
[04/19 00:28:28    224s] #
[04/19 00:28:28    224s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/19 00:28:28    224s] #Cpu time = 00:00:06
[04/19 00:28:28    224s] #Elapsed time = 00:00:06
[04/19 00:28:28    224s] #Increased memory = 34.49 (MB)
[04/19 00:28:28    224s] #Total memory = 797.91 (MB)
[04/19 00:28:28    224s] #Peak memory = 905.25 (MB)
[04/19 00:28:28    224s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[04/19 00:28:28    224s] #
[04/19 00:28:28    224s] #Start Detail Routing..
[04/19 00:28:28    224s] #start initial detail routing ...
[04/19 00:28:36    233s] #   number of violations = 1
[04/19 00:28:36    233s] #
[04/19 00:28:36    233s] #    By Layer and Type :
[04/19 00:28:36    233s] #	         MetSpc   Totals
[04/19 00:28:36    233s] #	metal1        1        1
[04/19 00:28:36    233s] #	Totals        1        1
[04/19 00:28:36    233s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 826.15 (MB), peak = 905.25 (MB)
[04/19 00:28:36    233s] #start 1st optimization iteration ...
[04/19 00:28:36    233s] #   number of violations = 0
[04/19 00:28:36    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.40 (MB), peak = 905.25 (MB)
[04/19 00:28:36    233s] #Complete Detail Routing.
[04/19 00:28:36    233s] #Total wire length = 82380 um.
[04/19 00:28:36    233s] #Total half perimeter of net bounding box = 73863 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal1 = 4933 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal2 = 19300 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal3 = 27037 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal4 = 10163 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal5 = 9493 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal6 = 8544 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal7 = 381 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal8 = 1756 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal9 = 190 um.
[04/19 00:28:36    233s] #Total wire length on LAYER metal10 = 582 um.
[04/19 00:28:36    233s] #Total number of vias = 26722
[04/19 00:28:36    233s] #Up-Via Summary (total 26722):
[04/19 00:28:36    233s] #           
[04/19 00:28:36    233s] #-----------------------
[04/19 00:28:36    233s] # metal1          12447
[04/19 00:28:36    233s] # metal2          10931
[04/19 00:28:36    233s] # metal3           2232
[04/19 00:28:36    233s] # metal4            526
[04/19 00:28:36    233s] # metal5            353
[04/19 00:28:36    233s] # metal6             93
[04/19 00:28:36    233s] # metal7             88
[04/19 00:28:36    233s] # metal8             30
[04/19 00:28:36    233s] # metal9             22
[04/19 00:28:36    233s] #-----------------------
[04/19 00:28:36    233s] #                 26722 
[04/19 00:28:36    233s] #
[04/19 00:28:36    233s] #Total number of DRC violations = 0
[04/19 00:28:36    233s] #Cpu time = 00:00:09
[04/19 00:28:36    233s] #Elapsed time = 00:00:09
[04/19 00:28:36    233s] #Increased memory = -5.40 (MB)
[04/19 00:28:36    233s] #Total memory = 792.52 (MB)
[04/19 00:28:36    233s] #Peak memory = 905.25 (MB)
[04/19 00:28:36    233s] #detailRoute Statistics:
[04/19 00:28:36    233s] #Cpu time = 00:00:09
[04/19 00:28:36    233s] #Elapsed time = 00:00:09
[04/19 00:28:36    233s] #Increased memory = -5.40 (MB)
[04/19 00:28:36    233s] #Total memory = 792.52 (MB)
[04/19 00:28:36    233s] #Peak memory = 905.25 (MB)
[04/19 00:28:36    233s] #
[04/19 00:28:36    233s] #globalDetailRoute statistics:
[04/19 00:28:36    233s] #Cpu time = 00:00:17
[04/19 00:28:36    233s] #Elapsed time = 00:00:17
[04/19 00:28:36    233s] #Increased memory = -1.86 (MB)
[04/19 00:28:36    233s] #Total memory = 791.47 (MB)
[04/19 00:28:36    233s] #Peak memory = 905.25 (MB)
[04/19 00:28:36    233s] #Number of warnings = 37
[04/19 00:28:36    233s] #Total number of warnings = 37
[04/19 00:28:36    233s] #Number of fails = 0
[04/19 00:28:36    233s] #Total number of fails = 0
[04/19 00:28:36    233s] #Complete globalDetailRoute on Mon Apr 19 00:28:36 2021
[04/19 00:28:36    233s] #
[04/19 00:28:36    233s] ### 
[04/19 00:28:36    233s] ###   Scalability Statistics
[04/19 00:28:36    233s] ### 
[04/19 00:28:36    233s] ### --------------------------------+----------------+----------------+----------------+
[04/19 00:28:36    233s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/19 00:28:36    233s] ### --------------------------------+----------------+----------------+----------------+
[04/19 00:28:36    233s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[04/19 00:28:36    233s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/19 00:28:36    233s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[04/19 00:28:36    233s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[04/19 00:28:36    233s] ###   Detail Routing                |        00:00:09|        00:00:09|             1.0|
[04/19 00:28:36    233s] ###   Entire Command                |        00:00:17|        00:00:17|             1.0|
[04/19 00:28:36    233s] ### --------------------------------+----------------+----------------+----------------+
[04/19 00:28:36    233s] ### 
[04/19 00:28:36    233s] #% End globalDetailRoute (date=04/19 00:28:36, total cpu=0:00:16.7, real=0:00:16.0, peak res=793.3M, current mem=791.3M)
[04/19 00:28:36    233s] <CMD> connectToGlobalNet -tie_highs_lows 1 -override_prior_global_connection 0 -verbose 0 -pins VDD-in_instances * -nets "" -under_module "" -to_global_net VDD -connect Pins
[04/19 00:28:36    233s] <CMD> connectToGlobalNet -tie_highs_lows 1 -override_prior_global_connection 0 -verbose 0 -pins VSS-in_instances * -nets "" -under_module "" -to_global_net VSS -connect Pins
[04/19 00:28:36    233s] <CMD> saveNetlist results/verilog/ensc450.route.v
[04/19 00:28:36    233s] Writing Netlist "results/verilog/ensc450.route.v" ...
[04/19 00:28:36    233s] <CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
[04/19 00:28:36    233s] #% Begin save design ... (date=04/19 00:28:36, mem=791.3M)
[04/19 00:28:36    233s] % Begin Save ccopt configuration ... (date=04/19 00:28:36, mem=791.3M)
[04/19 00:28:36    233s] % End Save ccopt configuration ... (date=04/19 00:28:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=791.5M, current mem=791.5M)
[04/19 00:28:36    233s] % Begin Save clock tree specification data ... (date=04/19 00:28:36, mem=791.5M)
[04/19 00:28:36    233s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:36    233s] Redoing specifyClockTree ...
[04/19 00:28:36    233s] Checking spec file integrity...
[04/19 00:28:36    233s] % End Save clock tree specification data ... (date=04/19 00:28:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=792.4M, current mem=792.4M)
[04/19 00:28:36    233s] % Begin Save netlist data ... (date=04/19 00:28:36, mem=792.4M)
[04/19 00:28:36    233s] Writing Binary DB to ./DBS/08-route.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:28:36    233s] % End Save netlist data ... (date=04/19 00:28:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=792.7M, current mem=792.7M)
[04/19 00:28:36    233s] Saving congestion map file ./DBS/08-route.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:28:36    233s] % Begin Save AAE data ... (date=04/19 00:28:36, mem=793.2M)
[04/19 00:28:36    233s] Saving AAE Data ...
[04/19 00:28:36    233s] % End Save AAE data ... (date=04/19 00:28:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.2M, current mem=793.2M)
[04/19 00:28:37    233s] % Begin Save clock tree data ... (date=04/19 00:28:36, mem=793.2M)
[04/19 00:28:37    233s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:37    233s] Saving clock tree spec file './DBS/08-route.enc.dat.tmp/ensc450.ctstch' ...
[04/19 00:28:37    233s] % End Save clock tree data ... (date=04/19 00:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.2M, current mem=793.2M)
[04/19 00:28:37    233s] Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:28:37    233s] Saving mode setting ...
[04/19 00:28:37    233s] Saving global file ...
[04/19 00:28:37    233s] % Begin Save floorplan data ... (date=04/19 00:28:37, mem=793.2M)
[04/19 00:28:37    233s] Saving floorplan file ...
[04/19 00:28:37    233s] % End Save floorplan data ... (date=04/19 00:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.3M, current mem=793.3M)
[04/19 00:28:37    233s] Saving Drc markers ...
[04/19 00:28:37    233s] ... No Drc file written since there is no markers found.
[04/19 00:28:37    233s] % Begin Save placement data ... (date=04/19 00:28:37, mem=793.3M)
[04/19 00:28:37    233s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:28:37    233s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1052.7M) ***
[04/19 00:28:37    233s] % End Save placement data ... (date=04/19 00:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.3M, current mem=793.3M)
[04/19 00:28:37    233s] % Begin Save routing data ... (date=04/19 00:28:37, mem=793.3M)
[04/19 00:28:37    233s] Saving route file ...
[04/19 00:28:37    233s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1052.7M) ***
[04/19 00:28:37    233s] % End Save routing data ... (date=04/19 00:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.2M, current mem=794.2M)
[04/19 00:28:37    233s] Saving property file ./DBS/08-route.enc.dat.tmp/ensc450.prop
[04/19 00:28:37    233s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1052.7M) ***
[04/19 00:28:37    233s] #Saving pin access data to file ./DBS/08-route.enc.dat.tmp/ensc450.apa ...
[04/19 00:28:37    233s] #
[04/19 00:28:37    233s] % Begin Save power constraints data ... (date=04/19 00:28:37, mem=794.3M)
[04/19 00:28:37    233s] % End Save power constraints data ... (date=04/19 00:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
[04/19 00:28:37    233s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:28:37    233s] Generated self-contained design 08-route.enc.dat.tmp
[04/19 00:28:37    233s] #% End save design ... (date=04/19 00:28:37, total cpu=0:00:00.4, real=0:00:01.0, peak res=794.3M, current mem=792.0M)
[04/19 00:28:37    233s] 
[04/19 00:28:37    233s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:28:37    233s] Severity  ID               Count  Summary                                  
[04/19 00:28:37    233s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:28:37    233s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/19 00:28:37    233s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:28:37    233s] *** Message Summary: 2 warning(s), 3 error(s)
[04/19 00:28:37    233s] 
[04/19 00:28:37    233s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/19 00:28:37    233s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/19 00:28:37    233s] <CMD> extractRC
[04/19 00:28:37    233s] Extraction called for design 'ensc450' of instances=3124 and nets=3866 using extraction engine 'postRoute' at effort level 'low' .
[04/19 00:28:37    233s] PostRoute (effortLevel low) RC Extraction called for design ensc450.
[04/19 00:28:37    233s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:37    233s] Process corner(s) are loaded.
[04/19 00:28:37    233s]  Corner: nangate45nm_caps
[04/19 00:28:37    233s] extractDetailRC Option : -outfile /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d -maxResLength 200  -extended
[04/19 00:28:37    233s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/19 00:28:37    233s]       RC Corner Indexes            0   
[04/19 00:28:37    233s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:37    233s] Coupling Cap. Scaling Factor : 1.00000 
[04/19 00:28:37    233s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:37    233s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:37    233s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:37    233s] Shrink Factor                : 1.00000
[04/19 00:28:37    233s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:37    233s] Initializing multi-corner resistance tables ...
[04/19 00:28:37    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1047.7M)
[04/19 00:28:37    233s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for storing RC.
[04/19 00:28:37    234s] Extracted 10.0049% (CPU Time= 0:00:00.2  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 20.006% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 30.0071% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 40.0045% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 70.0041% (CPU Time= 0:00:00.3  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 80.0052% (CPU Time= 0:00:00.4  MEM= 1183.2M)
[04/19 00:28:37    234s] Extracted 90.0064% (CPU Time= 0:00:00.4  MEM= 1183.2M)
[04/19 00:28:38    234s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1183.2M)
[04/19 00:28:38    234s] Number of Extracted Resistors     : 53401
[04/19 00:28:38    234s] Number of Extracted Ground Cap.   : 56904
[04/19 00:28:38    234s] Number of Extracted Coupling Cap. : 187168
[04/19 00:28:38    234s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:38    234s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/19 00:28:38    234s]  Corner: nangate45nm_caps
[04/19 00:28:38    234s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1143.2M)
[04/19 00:28:38    234s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb_Filter.rcdb.d' for storing RC.
[04/19 00:28:38    234s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:38    234s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1143.223M)
[04/19 00:28:38    234s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:38    234s] processing rcdb (/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d) for hinst (top) of cell (ensc450);
[04/19 00:28:38    234s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1143.223M)
[04/19 00:28:38    234s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1143.223M)
[04/19 00:28:38    234s] <CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
[04/19 00:28:38    234s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
[04/19 00:28:38    234s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:38    234s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.062, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1059.8M
[04/19 00:28:38    234s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1059.8M
[04/19 00:28:38    234s] #################################################################################
[04/19 00:28:38    234s] # Design Stage: PostRoute
[04/19 00:28:38    234s] # Design Name: ensc450
[04/19 00:28:38    234s] # Design Mode: 45nm
[04/19 00:28:38    234s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:38    234s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:38    234s] # Signoff Settings: SI Off 
[04/19 00:28:38    234s] #################################################################################
[04/19 00:28:38    234s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:38    234s] Calculate delays in Single mode...
[04/19 00:28:38    234s] Topological Sorting (REAL = 0:00:00.0, MEM = 1059.8M, InitMEM = 1059.8M)
[04/19 00:28:38    234s] Start delay calculation (fullDC) (1 T). (MEM=1059.76)
[04/19 00:28:38    234s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:38    234s] Initializing multi-corner resistance tables ...
[04/19 00:28:38    234s] End AAE Lib Interpolated Model. (MEM=1075.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:38    234s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:38    234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1077.9M)
[04/19 00:28:38    234s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:39    235s] Total number of fetched objects 3844
[04/19 00:28:39    235s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:39    235s] End delay calculation. (MEM=1125.57 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:39    235s] End delay calculation (fullDC). (MEM=1125.57 CPU=0:00:00.6 REAL=0:00:01.0)
[04/19 00:28:39    235s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1125.6M) ***
[04/19 00:28:39    235s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:55 mem=1125.6M)
[04/19 00:28:39    235s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.756  |  0.795  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.215  |  0.000  |  0.215  |  0.756  |  0.795  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.809%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
[04/19 00:28:39    235s] Total CPU time: 0.98 sec
[04/19 00:28:39    235s] Total Real time: 1.0 sec
[04/19 00:28:39    235s] Total Memory Usage: 1083.875 Mbytes
[04/19 00:28:39    235s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
[04/19 00:28:39    235s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/19 00:28:39    235s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
[04/19 00:28:39    235s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:39    235s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.061, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1069.3M
[04/19 00:28:39    235s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1069.3M
[04/19 00:28:39    235s] #################################################################################
[04/19 00:28:39    235s] # Design Stage: PostRoute
[04/19 00:28:39    235s] # Design Name: ensc450
[04/19 00:28:39    235s] # Design Mode: 45nm
[04/19 00:28:39    235s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:39    235s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:39    235s] # Signoff Settings: SI Off 
[04/19 00:28:39    235s] #################################################################################
[04/19 00:28:39    235s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:39    235s] Calculate delays in Single mode...
[04/19 00:28:39    235s] Topological Sorting (REAL = 0:00:00.0, MEM = 1067.3M, InitMEM = 1067.3M)
[04/19 00:28:39    235s] Start delay calculation (fullDC) (1 T). (MEM=1067.25)
[04/19 00:28:39    235s] End AAE Lib Interpolated Model. (MEM=1083.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:40    236s] Total number of fetched objects 3844
[04/19 00:28:40    236s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:40    236s] End delay calculation. (MEM=1131.08 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:40    236s] End delay calculation (fullDC). (MEM=1131.08 CPU=0:00:00.5 REAL=0:00:01.0)
[04/19 00:28:40    236s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1131.1M) ***
[04/19 00:28:40    236s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:56 mem=1131.1M)
[04/19 00:28:40    236s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.680  |  2.680  |  5.426  |  2.828  | 11.998  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.680  |  2.680  |  5.426  |  2.828  | 11.998  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
[04/19 00:28:40    236s] Total CPU time: 0.97 sec
[04/19 00:28:40    236s] Total Real time: 1.0 sec
[04/19 00:28:40    236s] Total Memory Usage: 1083.382812 Mbytes
[04/19 00:28:40    236s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
[04/19 00:28:40    236s] <CMD> summaryReport -outfile results/summary/08-route.rpt
[04/19 00:28:40    236s] Start to collect the design information.
[04/19 00:28:40    236s] Build netlist information for Cell ensc450.
[04/19 00:28:40    236s] Finished collecting the design information.
[04/19 00:28:40    236s] Generating macro cells used in the design report.
[04/19 00:28:40    236s] Generating standard cells used in the design report.
[04/19 00:28:40    236s] Analyze library ... 
[04/19 00:28:40    236s] Analyze netlist ... 
[04/19 00:28:40    236s] Generating HFO information report.
[04/19 00:28:40    236s] Generate no-driven nets information report.
[04/19 00:28:40    236s] 
[04/19 00:28:40    236s] **WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
[04/19 00:28:40    236s] Analyze timing ... 
[04/19 00:28:40    236s] Analyze floorplan/placement ... 
[04/19 00:28:40    236s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.051, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.051, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.061, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.062, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] Analysis Routing ...
[04/19 00:28:40    236s] Report saved in file results/summary/08-route.rpt.
[04/19 00:28:40    236s] <CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
[04/19 00:28:40    236s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/19 00:28:40    236s] Type 'man IMPSP-5217' for more detail.
[04/19 00:28:40    236s] OPERPROF: Starting DPlace-Init at level 1, MEM:1083.4M
[04/19 00:28:40    236s] #spOpts: N=45 
[04/19 00:28:40    236s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1083.4M
[04/19 00:28:40    236s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/19 00:28:40    236s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1083.4M
[04/19 00:28:40    236s] SiteArray: one-level site array dimensions = 235 x 1736
[04/19 00:28:40    236s] SiteArray: use 1,631,840 bytes
[04/19 00:28:40    236s] SiteArray: current memory after site array memory allocatiion 1083.4M
[04/19 00:28:40    236s] SiteArray: FP blocked sites are writable
[04/19 00:28:40    236s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.003, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.004, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1083.4M
[04/19 00:28:40    236s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1083.4M
[04/19 00:28:40    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/19 00:28:40    236s] Mark StBox On SiteArr starts
[04/19 00:28:41    236s] Mark StBox On SiteArr ends
[04/19 00:28:41    236s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.070, REAL:0.069, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.070, REAL:0.069, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.080, REAL:0.076, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.080, REAL:0.080, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.080, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:41    236s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1083.4MB).
[04/19 00:28:41    236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1083.4M
[04/19 00:28:41    236s]   Signal wire search tree: 53510 elements. (cpu=0:00:00.0, mem=0.0M)
[04/19 00:28:41    236s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.010, REAL:0.011, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1083.4M
[04/19 00:28:41    236s] *INFO: Adding fillers to top-module.
[04/19 00:28:41    236s] *INFO:   Added 6087 filler insts (cell FILLCELL_X32 / prefix FILL).
[04/19 00:28:41    236s] *INFO:   Added 826 filler insts (cell FILLCELL_X16 / prefix FILL).
[04/19 00:28:41    236s] *INFO:   Added 1029 filler insts (cell FILLCELL_X8 / prefix FILL).
[04/19 00:28:41    236s] *INFO:   Added 1206 filler insts (cell FILLCELL_X4 / prefix FILL).
[04/19 00:28:41    236s] *INFO:   Added 3981 filler insts (cell FILLCELL_X1 / prefix FILL).
[04/19 00:28:41    236s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[04/19 00:28:41    236s] *INFO: Total 13129 filler insts added - prefix FILL (CPU: 0:00:00.3).
[04/19 00:28:41    236s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.250, REAL:0.245, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1083.4M
[04/19 00:28:41    236s] For 13129 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[04/19 00:28:41    236s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.000, REAL:0.005, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.250, REAL:0.250, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.250, REAL:0.250, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1083.4M
[04/19 00:28:41    236s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1083.4M
[04/19 00:28:41    236s] <CMD> fillNotch -reportfile results/fillnotch.rpt
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[04/19 00:28:41    237s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    237s] VG: elapsed time: 1.00
[04/19 00:28:42    237s] 
[04/19 00:28:42    237s]   fillNotch ...... Starting .....
[04/19 00:28:42    237s]   fillNotch ...... Creating Sub-Areas
[04/19 00:28:42    237s]   fillNotch ...... End of Creating sub-areas
[04/19 00:28:42    237s]   The total number of 0 gaps are filled.
[04/19 00:28:42    237s]   The total number of 0 notches are filled.
[04/19 00:28:42    237s]   The total number of 0 holes are filled.
[04/19 00:28:42    237s]   The total number of 0 acute angles are filled.
[04/19 00:28:42    237s]   **********End: fillNotch **********
[04/19 00:28:42    237s]  (CPU: 0:00:01.0  MEM: 117.5M)
[04/19 00:28:42    237s] 
[04/19 00:28:42    237s] 
[04/19 00:28:42    237s] Info: fillNotch is completed.
[04/19 00:28:42    237s] <CMD> verifyConnectivity
[04/19 00:28:42    237s] VERIFY_CONNECTIVITY use new engine.
[04/19 00:28:42    237s] 
[04/19 00:28:42    237s] ******** Start: VERIFY CONNECTIVITY ********
[04/19 00:28:42    237s] Start Time: Mon Apr 19 00:28:42 2021
[04/19 00:28:42    237s] 
[04/19 00:28:42    237s] Design Name: ensc450
[04/19 00:28:42    237s] Database Units: 2000
[04/19 00:28:42    237s] Design Boundary: (0.0000, 0.0000) (349.9800, 350.0000)
[04/19 00:28:42    237s] Error Limit = 1000; Warning Limit = 50
[04/19 00:28:42    237s] Check all nets
[04/19 00:28:42    238s] Net VDD: dangling Wire.
[04/19 00:28:42    238s] Net VSS: has special routes with opens, has regular routing with opens.
[04/19 00:28:42    238s] 
[04/19 00:28:42    238s] Begin Summary 
[04/19 00:28:42    238s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[04/19 00:28:42    238s]     1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[04/19 00:28:42    238s]     34 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[04/19 00:28:42    238s]     36 total info(s) created.
[04/19 00:28:42    238s] End Summary
[04/19 00:28:42    238s] 
[04/19 00:28:42    238s] End Time: Mon Apr 19 00:28:42 2021
[04/19 00:28:42    238s] Time Elapsed: 0:00:00.0
[04/19 00:28:42    238s] 
[04/19 00:28:42    238s] ******** End: VERIFY CONNECTIVITY ********
[04/19 00:28:42    238s]   Verification Complete : 36 Viols.  0 Wrngs.
[04/19 00:28:42    238s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[04/19 00:28:42    238s] 
[04/19 00:28:42    238s] <CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
[04/19 00:28:42    238s]  *** Starting Verify Geometry (MEM: 1200.9) ***
[04/19 00:28:42    238s] 
[04/19 00:28:42    238s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Starting Verification
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Initializing
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/19 00:28:42    238s]                   ...... bin size: 2160
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[04/19 00:28:42    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 3 Viols. 0 Wrngs.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 2 Viols. 0 Wrngs.
[04/19 00:28:43    238s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[04/19 00:28:43    239s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/19 00:28:44    239s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[04/19 00:28:44    239s] VG: elapsed time: 2.00
[04/19 00:28:44    239s] Begin Summary ...
[04/19 00:28:44    239s]   Cells       : 0
[04/19 00:28:44    239s]   SameNet     : 0
[04/19 00:28:44    239s]   Wiring      : 6
[04/19 00:28:44    239s]   Antenna     : 0
[04/19 00:28:44    239s]   Short       : 1
[04/19 00:28:44    239s]   Overlap     : 0
[04/19 00:28:44    239s] End Summary
[04/19 00:28:44    239s] 
[04/19 00:28:44    239s]   Verification Complete : 7 Viols.  0 Wrngs.
[04/19 00:28:44    239s] 
[04/19 00:28:44    239s] **********End: VERIFY GEOMETRY**********
[04/19 00:28:44    239s]  *** verify geometry (CPU: 0:00:01.4  MEM: 12.5M)
[04/19 00:28:44    239s] 
[04/19 00:28:44    239s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/19 00:28:44    239s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:44    239s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:44    239s] Type 'man IMPEXT-3493' for more detail.
[04/19 00:28:44    239s] <CMD> extractRC
[04/19 00:28:44    239s] Extraction called for design 'ensc450' of instances=16253 and nets=3866 using extraction engine 'postRoute' at effort level 'low' .
[04/19 00:28:44    239s] PostRoute (effortLevel low) RC Extraction called for design ensc450.
[04/19 00:28:44    239s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:44    239s] Process corner(s) are loaded.
[04/19 00:28:44    239s]  Corner: nangate45nm_caps
[04/19 00:28:44    239s] extractDetailRC Option : -outfile /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d -maxResLength 200  -extended
[04/19 00:28:44    239s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/19 00:28:44    239s]       RC Corner Indexes            0   
[04/19 00:28:44    239s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:44    239s] Coupling Cap. Scaling Factor : 1.00000 
[04/19 00:28:44    239s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:44    239s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:44    239s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:44    239s] Shrink Factor                : 1.00000
[04/19 00:28:44    239s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:44    239s] Initializing multi-corner resistance tables ...
[04/19 00:28:44    239s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1102.9M)
[04/19 00:28:44    239s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for storing RC.
[04/19 00:28:44    240s] Extracted 10.0049% (CPU Time= 0:00:00.2  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 20.006% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 30.0071% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 40.0045% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 70.0041% (CPU Time= 0:00:00.3  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 80.0052% (CPU Time= 0:00:00.4  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 90.0064% (CPU Time= 0:00:00.4  MEM= 1238.5M)
[04/19 00:28:44    240s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1238.5M)
[04/19 00:28:44    240s] Number of Extracted Resistors     : 53401
[04/19 00:28:44    240s] Number of Extracted Ground Cap.   : 56904
[04/19 00:28:44    240s] Number of Extracted Coupling Cap. : 187168
[04/19 00:28:44    240s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:44    240s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/19 00:28:44    240s]  Corner: nangate45nm_caps
[04/19 00:28:44    240s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1198.5M)
[04/19 00:28:44    240s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb_Filter.rcdb.d' for storing RC.
[04/19 00:28:45    240s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:45    240s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1198.465M)
[04/19 00:28:45    240s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:45    240s] processing rcdb (/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d) for hinst (top) of cell (ensc450);
[04/19 00:28:45    240s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1198.465M)
[04/19 00:28:45    240s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1198.465M)
[04/19 00:28:45    240s] <CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
[04/19 00:28:45    240s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
[04/19 00:28:45    240s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:45    240s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.059, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.065, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.065, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1085.6M
[04/19 00:28:45    240s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1085.6M
[04/19 00:28:45    240s] #################################################################################
[04/19 00:28:45    240s] # Design Stage: PostRoute
[04/19 00:28:45    240s] # Design Name: ensc450
[04/19 00:28:45    240s] # Design Mode: 45nm
[04/19 00:28:45    240s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:45    240s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:45    240s] # Signoff Settings: SI Off 
[04/19 00:28:45    240s] #################################################################################
[04/19 00:28:45    240s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:45    240s] Calculate delays in Single mode...
[04/19 00:28:45    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1083.6M, InitMEM = 1083.6M)
[04/19 00:28:45    240s] Start delay calculation (fullDC) (1 T). (MEM=1083.56)
[04/19 00:28:45    240s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:45    240s] Initializing multi-corner resistance tables ...
[04/19 00:28:45    240s] End AAE Lib Interpolated Model. (MEM=1099.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:45    240s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:45    240s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1099.7M)
[04/19 00:28:45    240s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:46    241s] Total number of fetched objects 3844
[04/19 00:28:46    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:46    241s] End delay calculation. (MEM=1147.38 CPU=0:00:00.4 REAL=0:00:01.0)
[04/19 00:28:46    241s] End delay calculation (fullDC). (MEM=1147.38 CPU=0:00:00.6 REAL=0:00:01.0)
[04/19 00:28:46    241s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1147.4M) ***
[04/19 00:28:46    241s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:04:01 mem=1147.4M)
[04/19 00:28:46    241s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.756  |  0.795  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.215  |  0.000  |  0.215  |  0.756  |  0.795  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.809%
       (100.086% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
[04/19 00:28:46    241s] Total CPU time: 0.99 sec
[04/19 00:28:46    241s] Total Real time: 1.0 sec
[04/19 00:28:46    241s] Total Memory Usage: 1101.679688 Mbytes
[04/19 00:28:46    241s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
[04/19 00:28:46    241s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/19 00:28:46    241s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
[04/19 00:28:46    241s] Effort level <high> specified for reg2reg path_group
[04/19 00:28:46    241s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.005, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.064, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.064, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1087.6M
[04/19 00:28:46    241s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1087.6M
[04/19 00:28:46    241s] #################################################################################
[04/19 00:28:46    241s] # Design Stage: PostRoute
[04/19 00:28:46    241s] # Design Name: ensc450
[04/19 00:28:46    241s] # Design Mode: 45nm
[04/19 00:28:46    241s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:46    241s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:46    241s] # Signoff Settings: SI Off 
[04/19 00:28:46    241s] #################################################################################
[04/19 00:28:46    241s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:46    241s] Calculate delays in Single mode...
[04/19 00:28:46    241s] Topological Sorting (REAL = 0:00:00.0, MEM = 1085.6M, InitMEM = 1085.6M)
[04/19 00:28:46    241s] Start delay calculation (fullDC) (1 T). (MEM=1085.55)
[04/19 00:28:46    241s] End AAE Lib Interpolated Model. (MEM=1101.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:46    242s] Total number of fetched objects 3844
[04/19 00:28:46    242s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:46    242s] End delay calculation. (MEM=1149.38 CPU=0:00:00.4 REAL=0:00:00.0)
[04/19 00:28:46    242s] End delay calculation (fullDC). (MEM=1149.38 CPU=0:00:00.5 REAL=0:00:00.0)
[04/19 00:28:46    242s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1149.4M) ***
[04/19 00:28:47    242s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:02 mem=1149.4M)
[04/19 00:28:47    242s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.680  |  2.680  |  5.426  |  2.828  | 11.998  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.680  |  2.680  |  5.426  |  2.828  | 11.998  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.809%
       (100.086% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
[04/19 00:28:47    242s] Total CPU time: 0.99 sec
[04/19 00:28:47    242s] Total Real time: 1.0 sec
[04/19 00:28:47    242s] Total Memory Usage: 1101.679688 Mbytes
[04/19 00:28:47    242s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
[04/19 00:28:47    242s] <CMD> defOut -placement -routing -floorplan results/ensc450.def
[04/19 00:28:47    242s] Writing DEF file 'results/ensc450.def', current time is Mon Apr 19 00:28:47 2021 ...
[04/19 00:28:47    242s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/19 00:28:47    242s] DEF file 'results/ensc450.def' is written, current time is Mon Apr 19 00:28:47 2021 ...
[04/19 00:28:47    242s] **WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
[04/19 00:28:47    242s] It still works in this release but will be removed in future release. Please update
[04/19 00:28:47    242s] your script to use the new command.
[04/19 00:28:47    242s] <CMD> saveNetlist -phys -excludeLeafCell results/verilog/ensc450.phys.v
[04/19 00:28:47    242s] Writing Netlist "results/verilog/ensc450.phys.v" ...
[04/19 00:28:47    242s] Pwr name (VDD).
[04/19 00:28:47    242s] Gnd name (VSS).
[04/19 00:28:47    242s] 1 Pwr names and 1 Gnd names.
[04/19 00:28:47    242s] <CMD> saveNetlist -excludeLeafCell results/verilog/ensc450.final.v
[04/19 00:28:47    242s] Writing Netlist "results/verilog/ensc450.final.v" ...
[04/19 00:28:47    242s] <CMD> setExtractRCMode -engine postRoute
[04/19 00:28:47    242s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:47    242s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/19 00:28:47    242s] Type 'man IMPEXT-3493' for more detail.
[04/19 00:28:47    242s] <CMD> extractRC
[04/19 00:28:47    242s] Extraction called for design 'ensc450' of instances=16253 and nets=3866 using extraction engine 'postRoute' at effort level 'low' .
[04/19 00:28:47    242s] PostRoute (effortLevel low) RC Extraction called for design ensc450.
[04/19 00:28:47    242s] RC Extraction called in multi-corner(1) mode.
[04/19 00:28:47    242s] Process corner(s) are loaded.
[04/19 00:28:47    242s]  Corner: nangate45nm_caps
[04/19 00:28:47    242s] extractDetailRC Option : -outfile /tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d -maxResLength 200  -extended
[04/19 00:28:47    242s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/19 00:28:47    242s]       RC Corner Indexes            0   
[04/19 00:28:47    242s] Capacitance Scaling Factor   : 1.00000 
[04/19 00:28:47    242s] Coupling Cap. Scaling Factor : 1.00000 
[04/19 00:28:47    242s] Resistance Scaling Factor    : 1.00000 
[04/19 00:28:47    242s] Clock Cap. Scaling Factor    : 1.00000 
[04/19 00:28:47    242s] Clock Res. Scaling Factor    : 1.00000 
[04/19 00:28:47    242s] Shrink Factor                : 1.00000
[04/19 00:28:47    242s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:47    242s] Initializing multi-corner resistance tables ...
[04/19 00:28:47    242s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1097.7M)
[04/19 00:28:47    242s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for storing RC.
[04/19 00:28:48    243s] Extracted 10.0049% (CPU Time= 0:00:00.2  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 20.006% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 30.0071% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 40.0045% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 70.0041% (CPU Time= 0:00:00.3  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 80.0052% (CPU Time= 0:00:00.4  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 90.0064% (CPU Time= 0:00:00.4  MEM= 1233.2M)
[04/19 00:28:48    243s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1233.2M)
[04/19 00:28:48    243s] Number of Extracted Resistors     : 53401
[04/19 00:28:48    243s] Number of Extracted Ground Cap.   : 56904
[04/19 00:28:48    243s] Number of Extracted Coupling Cap. : 187168
[04/19 00:28:48    243s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:48    243s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/19 00:28:48    243s]  Corner: nangate45nm_caps
[04/19 00:28:48    243s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1193.2M)
[04/19 00:28:48    243s] Creating parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb_Filter.rcdb.d' for storing RC.
[04/19 00:28:48    243s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:48    243s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1193.199M)
[04/19 00:28:48    243s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:48    243s] processing rcdb (/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d) for hinst (top) of cell (ensc450);
[04/19 00:28:48    243s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1193.199M)
[04/19 00:28:48    243s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1193.199M)
[04/19 00:28:48    243s] <CMD> rcOut -spef results/ensc450.spef
[04/19 00:28:48    243s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:48    243s] RC Out has the following PVT Info:
[04/19 00:28:48    243s]    RC-typical 
[04/19 00:28:48    243s] Dumping Spef file.....
[04/19 00:28:48    243s] Printing D_NET...
[04/19 00:28:48    243s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1179.1M)
[04/19 00:28:48    243s] Closing parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d'. 3598 times net's RC data read were performed.
[04/19 00:28:48    243s] <CMD> saveDesign DBS/ensc450.final.enc
[04/19 00:28:48    243s] The in-memory database contained RC information but was not saved. To save 
[04/19 00:28:48    243s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/19 00:28:48    243s] so it should only be saved when it is really desired.
[04/19 00:28:48    243s] #% Begin save design ... (date=04/19 00:28:48, mem=895.1M)
[04/19 00:28:49    243s] % Begin Save ccopt configuration ... (date=04/19 00:28:48, mem=895.1M)
[04/19 00:28:49    243s] % End Save ccopt configuration ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.2M, current mem=895.2M)
[04/19 00:28:49    243s] % Begin Save clock tree specification data ... (date=04/19 00:28:49, mem=895.2M)
[04/19 00:28:49    243s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:49    243s] Redoing specifyClockTree ...
[04/19 00:28:49    243s] Checking spec file integrity...
[04/19 00:28:49    243s] % End Save clock tree specification data ... (date=04/19 00:28:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=895.9M, current mem=895.9M)
[04/19 00:28:49    243s] % Begin Save netlist data ... (date=04/19 00:28:49, mem=895.9M)
[04/19 00:28:49    243s] Writing Binary DB to DBS/ensc450.final.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
[04/19 00:28:49    243s] % End Save netlist data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.9M, current mem=895.9M)
[04/19 00:28:49    243s] Saving congestion map file DBS/ensc450.final.enc.dat.tmp/ensc450.route.congmap.gz ...
[04/19 00:28:49    243s] % Begin Save AAE data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    243s] Saving AAE Data ...
[04/19 00:28:49    243s] % End Save AAE data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    243s] % Begin Save clock tree data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    243s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/19 00:28:49    243s] Saving clock tree spec file 'DBS/ensc450.final.enc.dat.tmp/ensc450.ctstch' ...
[04/19 00:28:49    243s] % End Save clock tree data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    243s] Saving preference file DBS/ensc450.final.enc.dat.tmp/gui.pref.tcl ...
[04/19 00:28:49    243s] Saving mode setting ...
[04/19 00:28:49    243s] Saving global file ...
[04/19 00:28:49    243s] % Begin Save floorplan data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    243s] Saving floorplan file ...
[04/19 00:28:49    243s] % End Save floorplan data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    243s] Saving Drc markers ...
[04/19 00:28:49    243s] ... 43 markers are saved ...
[04/19 00:28:49    243s] ... 7 geometry drc markers are saved ...
[04/19 00:28:49    243s] ... 0 antenna drc markers are saved ...
[04/19 00:28:49    243s] % Begin Save placement data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    243s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/19 00:28:49    243s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1179.1M) ***
[04/19 00:28:49    243s] % End Save placement data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    243s] % Begin Save routing data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    243s] Saving route file ...
[04/19 00:28:49    244s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1179.1M) ***
[04/19 00:28:49    244s] % End Save routing data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    244s] Saving property file DBS/ensc450.final.enc.dat.tmp/ensc450.prop
[04/19 00:28:49    244s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1179.1M) ***
[04/19 00:28:49    244s] #Saving pin access data to file DBS/ensc450.final.enc.dat.tmp/ensc450.apa ...
[04/19 00:28:49    244s] #
[04/19 00:28:49    244s] % Begin Save power constraints data ... (date=04/19 00:28:49, mem=896.2M)
[04/19 00:28:49    244s] % End Save power constraints data ... (date=04/19 00:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.2M, current mem=896.2M)
[04/19 00:28:49    244s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/19 00:28:49    244s] Generated self-contained design ensc450.final.enc.dat.tmp
[04/19 00:28:49    244s] #% End save design ... (date=04/19 00:28:49, total cpu=0:00:00.5, real=0:00:01.0, peak res=896.2M, current mem=802.6M)
[04/19 00:28:49    244s] 
[04/19 00:28:49    244s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:28:49    244s] Severity  ID               Count  Summary                                  
[04/19 00:28:49    244s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/19 00:28:49    244s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/19 00:28:49    244s] ERROR     IMPOAX-142           2  %s                                       
[04/19 00:28:49    244s] *** Message Summary: 2 warning(s), 3 error(s)
[04/19 00:28:49    244s] 
[04/19 00:28:49    244s] <CMD> summaryReport -outfile results/summary/09-finishing.rpt
[04/19 00:28:49    244s] Start to collect the design information.
[04/19 00:28:49    244s] Build netlist information for Cell ensc450.
[04/19 00:28:49    244s] Finished collecting the design information.
[04/19 00:28:49    244s] Generating macro cells used in the design report.
[04/19 00:28:49    244s] Generating standard cells used in the design report.
[04/19 00:28:49    244s] Analyze library ... 
[04/19 00:28:49    244s] Analyze netlist ... 
[04/19 00:28:49    244s] Generating HFO information report.
[04/19 00:28:49    244s] Generate no-driven nets information report.
[04/19 00:28:49    244s] 
[04/19 00:28:49    244s] **WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
[04/19 00:28:49    244s] Analyze timing ... 
[04/19 00:28:49    244s] Analyze floorplan/placement ... 
[04/19 00:28:49    244s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.003, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.064, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.064, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.002, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1071.0M
[04/19 00:28:49    244s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1071.0M
[04/19 00:28:49    244s] Analysis Routing ...
[04/19 00:28:49    244s] Report saved in file results/summary/09-finishing.rpt.
[04/19 00:28:49    244s] <CMD> set_analysis_view -setup {ensc450_av} -hold {ensc450_av}
[04/19 00:28:50    244s] Extraction setup Started 
[04/19 00:28:50    244s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/19 00:28:50    244s] Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
[04/19 00:28:50    244s] Cap table was created using Encounter 08.10-p004_1.
[04/19 00:28:50    244s] Process name: master_techFreePDK45.
[04/19 00:28:50    244s] Importing multi-corner RC tables ... 
[04/19 00:28:50    244s] Summary of Active RC-Corners : 
[04/19 00:28:50    244s]  
[04/19 00:28:50    244s]  Analysis View: ensc450_av
[04/19 00:28:50    244s]     RC-Corner Name        : nangate45nm_caps
[04/19 00:28:50    244s]     RC-Corner Index       : 0
[04/19 00:28:50    244s]     RC-Corner Temperature : 125 Celsius
[04/19 00:28:50    244s]     RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
[04/19 00:28:50    244s]     RC-Corner PreRoute Res Factor         : 1
[04/19 00:28:50    244s]     RC-Corner PreRoute Cap Factor         : 1
[04/19 00:28:50    244s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/19 00:28:50    244s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/19 00:28:50    244s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/19 00:28:50    244s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/19 00:28:50    244s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/19 00:28:50    244s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/19 00:28:50    244s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/19 00:28:50    244s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[04/19 00:28:50    244s] Initializing multi-corner capacitance tables ... 
[04/19 00:28:50    244s] Initializing multi-corner resistance tables ...
[04/19 00:28:50    244s] Reading timing constraints file 'inputs/ensc450.sdc' ...
[04/19 00:28:50    244s] Current (total cpu=0:04:05, real=0:27:12, peak res=973.8M, current mem=776.4M)
[04/19 00:28:50    244s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).
[04/19 00:28:50    244s] 
[04/19 00:28:50    244s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).
[04/19 00:28:50    244s] 
[04/19 00:28:50    244s] INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
[04/19 00:28:50    244s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=786.7M, current mem=786.7M)
[04/19 00:28:50    244s] Current (total cpu=0:04:05, real=0:27:12, peak res=973.8M, current mem=786.7M)
[04/19 00:28:50    244s] Deleting Cell Server ...
[04/19 00:28:50    244s] Creating Cell Server ...(0, 1, 1, 1)
[04/19 00:28:50    244s] Summary for sequential cells identification: 
[04/19 00:28:50    244s]   Identified SBFF number: 16
[04/19 00:28:50    244s]   Identified MBFF number: 0
[04/19 00:28:50    244s]   Identified SB Latch number: 0
[04/19 00:28:50    244s]   Identified MB Latch number: 0
[04/19 00:28:50    244s]   Not identified SBFF number: 0
[04/19 00:28:50    244s]   Not identified MBFF number: 0
[04/19 00:28:50    244s]   Not identified SB Latch number: 0
[04/19 00:28:50    244s]   Not identified MB Latch number: 0
[04/19 00:28:50    244s]   Number of sequential cells which are not FFs: 13
[04/19 00:28:50    244s] Total number of combinational cells: 99
[04/19 00:28:50    244s] Total number of sequential cells: 29
[04/19 00:28:50    244s] Total number of tristate cells: 6
[04/19 00:28:50    244s] Total number of level shifter cells: 0
[04/19 00:28:50    244s] Total number of power gating cells: 0
[04/19 00:28:50    244s] Total number of isolation cells: 0
[04/19 00:28:50    244s] Total number of power switch cells: 0
[04/19 00:28:50    244s] Total number of pulse generator cells: 0
[04/19 00:28:50    244s] Total number of always on buffers: 0
[04/19 00:28:50    244s] Total number of retention cells: 0
[04/19 00:28:50    244s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/19 00:28:50    244s] Total number of usable buffers: 9
[04/19 00:28:50    244s] List of unusable buffers:
[04/19 00:28:50    244s] Total number of unusable buffers: 0
[04/19 00:28:50    244s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/19 00:28:50    244s] Total number of usable inverters: 6
[04/19 00:28:50    244s] List of unusable inverters:
[04/19 00:28:50    244s] Total number of unusable inverters: 0
[04/19 00:28:50    244s] List of identified usable delay cells:
[04/19 00:28:50    244s] Total number of identified usable delay cells: 0
[04/19 00:28:50    244s] List of identified unusable delay cells:
[04/19 00:28:50    244s] Total number of identified unusable delay cells: 0
[04/19 00:28:50    244s] Creating Cell Server, finished. 
[04/19 00:28:50    244s] 
[04/19 00:28:50    244s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/19 00:28:50    244s] Deleting Cell Server ...
[04/19 00:28:50    244s] <CMD> do_extract_model results/${TOP}_slow.lib -view ensc450_av
[04/19 00:28:50    244s] AAE DB initialization (MEM=1068.7 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/19 00:28:50    244s] #################################################################################
[04/19 00:28:50    244s] # Design Stage: PostRoute
[04/19 00:28:50    244s] # Design Name: ensc450
[04/19 00:28:50    244s] # Design Mode: 45nm
[04/19 00:28:50    244s] # Analysis Mode: MMMC Non-OCV 
[04/19 00:28:50    244s] # Parasitics Mode: SPEF/RCDB
[04/19 00:28:50    244s] # Signoff Settings: SI Off 
[04/19 00:28:50    244s] #################################################################################
[04/19 00:28:50    244s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:50    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 1070.7M, InitMEM = 1070.7M)
[04/19 00:28:50    244s] Start delay calculation (fullDC) (1 T). (MEM=1070.71)
[04/19 00:28:50    244s] siFlow : Timing analysis mode is single, using late cdB files
[04/19 00:28:50    244s] Start AAE Lib Loading. (MEM=1078.78)
[04/19 00:28:50    244s] End AAE Lib Loading. (MEM=1088.32 CPU=0:00:00.0 Real=0:00:00.0)
[04/19 00:28:50    244s] End AAE Lib Interpolated Model. (MEM=1088.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:50    244s] First Iteration Infinite Tw... 
[04/19 00:28:50    244s] Opening parasitic data file '/tmp/innovus_temp_25450_ensc-esil-01_escmc27_G6ZMbP/ensc450_25450_oQtxIX.rcdb.d' for reading.
[04/19 00:28:50    244s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1090.3M)
[04/19 00:28:50    244s] AAE_INFO: 1 threads acquired from CTE.
[04/19 00:28:51    245s] Total number of fetched objects 3844
[04/19 00:28:51    245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/19 00:28:51    245s] End delay calculation. (MEM=1140 CPU=0:00:00.6 REAL=0:00:01.0)
[04/19 00:28:51    245s] End delay calculation (fullDC). (MEM=1128.46 CPU=0:00:00.7 REAL=0:00:01.0)
[04/19 00:28:51    245s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1128.5M) ***
[04/19 00:29:18    250s] <CMD> loadWorkspace -name {Violation Browser + Physical}
[04/19 00:29:45    252s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Apr 19 00:29:45 2021
  Total CPU time:     0:04:23
  Total real time:    0:28:08
  Peak memory (main): 857.38MB

[04/19 00:29:45    252s] 
[04/19 00:29:45    252s] *** Memory Usage v#1 (Current mem = 1144.406M, initial mem = 251.465M) ***
[04/19 00:29:45    252s] 
[04/19 00:29:45    252s] *** Summary of all messages that are not suppressed in this session:
[04/19 00:29:45    252s] Severity  ID               Count  Summary                                  
[04/19 00:29:45    252s] ERROR     IMPSE-25             1  You are using a Limited Access feature t...
[04/19 00:29:45    252s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/19 00:29:45    252s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[04/19 00:29:45    252s] WARNING   IMPEXT-3493          6  The design extraction status has been re...
[04/19 00:29:45    252s] ERROR     IMPSYT-6245          7  Error %s, while saving MS constraint fil...
[04/19 00:29:45    252s] WARNING   IMPSYC-189           1  lefOut command is replaced by write_lef_...
[04/19 00:29:45    252s] WARNING   IMPCK-8086          13  The command %s is obsolete and will be r...
[04/19 00:29:45    252s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[04/19 00:29:45    252s] WARNING   IMPDB-1270           2  Some nets (%d) did not have valid net le...
[04/19 00:29:45    252s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[04/19 00:29:45    252s] WARNING   IMPPP-133         6016  The block boundary of instance '%s' was ...
[04/19 00:29:45    252s] WARNING   IMPPP-4500          10  Large amount of geometries exist around ...
[04/19 00:29:45    252s] WARNING   IMPPP-531           23  ViaGen Warning: %s rule violation, no vi...
[04/19 00:29:45    252s] WARNING   IMPSR-480            3  Pin %s of cell %s overlaps with a block ...
[04/19 00:29:45    252s] WARNING   IMPSR-481            6  Row/Power/Ground pin overlap with a bloc...
[04/19 00:29:45    252s] WARNING   IMPSR-511         3039  instance %s is not placed in the correct...
[04/19 00:29:45    252s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/19 00:29:45    252s] WARNING   IMPSP-157            2  Macro '%s' is not placed within core bou...
[04/19 00:29:45    252s] WARNING   IMPSP-9531           3  Turning off clkGateAware when timingDriv...
[04/19 00:29:45    252s] ERROR     IMPSP-9537           1  'setPlaceMode -place_design_floorplan_mo...
[04/19 00:29:45    252s] WARNING   IMPTR-9999           4  The trialRoute command is obsolete and s...
[04/19 00:29:45    252s] ERROR     IMPOAX-142          17  %s                                       
[04/19 00:29:45    252s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/19 00:29:45    252s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/19 00:29:45    252s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/19 00:29:45    252s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[04/19 00:29:45    252s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/19 00:29:45    252s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[04/19 00:29:45    252s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/19 00:29:45    252s] WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
[04/19 00:29:45    252s] *** Message Summary: 9165 warning(s), 28 error(s)
[04/19 00:29:45    252s] 
[04/19 00:29:45    252s] --- Ending "Innovus" (totcpu=0:04:12, real=0:28:07, mem=1144.4M) ---
