Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 04:22:52 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     56          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (344)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.319        0.000                      0                  312        0.260        0.000                      0                  312        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.319        0.000                      0                  312        0.260        0.000                      0                  312        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.916ns (27.178%)  route 2.454ns (72.822%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.722     5.325    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           1.132     6.975    ff19/clk_cycle_count[1]_i_2[1]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.124     7.099 f  ff19/clk_cycle_count[1]_i_3/O
                         net (fo=1, routed)           0.550     7.650    ff0/clk_cycle_count_reg[0]_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.774 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.445     8.218    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.150     8.368 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.327     8.695    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594    10.017    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ff0/clk_cycle_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.242    10.014    ff0/clk_cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.828ns (26.551%)  route 2.290ns (73.449%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.061     6.837    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.713     7.674    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.798 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.516     8.314    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.438 r  ff0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.438    ff0/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.591    10.014    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X4Y78          FDRE (Setup_fdre_C_D)        0.032    10.286    ff0/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.828ns (26.577%)  route 2.287ns (73.423%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.061     6.837    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.713     7.674    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.798 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.513     8.311    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X4Y78          LUT3 (Prop_lut3_I1_O)        0.124     8.435 r  ff0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.435    ff0/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.591    10.014    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X4Y78          FDRE (Setup_fdre_C_D)        0.034    10.288    ff0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.890ns (29.230%)  route 2.155ns (70.770%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.722     5.325    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           1.132     6.975    ff19/clk_cycle_count[1]_i_2[1]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.124     7.099 f  ff19/clk_cycle_count[1]_i_3/O
                         net (fo=1, routed)           0.550     7.650    ff0/clk_cycle_count_reg[0]_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.774 r  ff0/clk_cycle_count[1]_i_2/O
                         net (fo=2, routed)           0.472     8.246    ff0/clk_cycle_count[1]_i_2_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     8.370 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.370    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.589    10.012    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ff0/clk_cycle_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.034    10.269    ff0/clk_cycle_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/FSM_sequential_current_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.828ns (27.315%)  route 2.203ns (72.685%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.061     6.837    ff17/FSM_sequential_current_state[2]_i_2[2]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  ff17/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.713     7.674    ff0/FSM_sequential_current_state_reg[0]_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.798 r  ff0/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.429     8.227    ff0/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.124     8.351 r  ff0/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.351    ff0/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.589    10.012    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.032    10.284    ff0/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.704ns (28.617%)  route 1.756ns (71.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.741     6.516    ff0/last_triggers_reg[5]_0[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  ff0/last_triggers[5]_i_3/O
                         net (fo=3, routed)           0.458     7.098    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.222 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.557     7.780    ff0/last_triggers
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.593    10.016    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.037    ff0/last_triggers_reg[3]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.704ns (28.617%)  route 1.756ns (71.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.741     6.516    ff0/last_triggers_reg[5]_0[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  ff0/last_triggers[5]_i_3/O
                         net (fo=3, routed)           0.458     7.098    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.222 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.557     7.780    ff0/last_triggers
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.593    10.016    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.037    ff0/last_triggers_reg[4]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.704ns (28.617%)  route 1.756ns (71.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.741     6.516    ff0/last_triggers_reg[5]_0[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  ff0/last_triggers[5]_i_3/O
                         net (fo=3, routed)           0.458     7.098    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.222 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.557     7.780    ff0/last_triggers
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.593    10.016    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  ff0/last_triggers_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.037    ff0/last_triggers_reg[5]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.704ns (30.854%)  route 1.578ns (69.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.741     6.516    ff0/last_triggers_reg[5]_0[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  ff0/last_triggers[5]_i_3/O
                         net (fo=3, routed)           0.458     7.098    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.222 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.379     7.601    ff0/last_triggers
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594    10.017    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.276    
                         clock uncertainty           -0.035    10.240    
    SLICE_X3Y79          FDRE (Setup_fdre_C_CE)      -0.202    10.038    ff0/last_triggers_reg[0]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.704ns (30.854%)  route 1.578ns (69.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.717     5.320    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.741     6.516    ff0/last_triggers_reg[5]_0[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  ff0/last_triggers[5]_i_3/O
                         net (fo=3, routed)           0.458     7.098    ff0/last_triggers[5]_i_3_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.222 r  ff0/last_triggers[5]_i_1/O
                         net (fo=6, routed)           0.379     7.601    ff0/last_triggers
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594    10.017    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.276    
                         clock uncertainty           -0.035    10.240    
    SLICE_X3Y79          FDRE (Setup_fdre_C_CE)      -0.202    10.038    ff0/last_triggers_reg[1]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.397ns  (logic 0.210ns (52.839%)  route 0.187ns (47.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.167     6.679 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q
                         net (fo=6, routed)           0.187     6.867    ff0/clk_var_hz_switchable
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.043     6.910 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     6.910    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.861     7.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.512    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.137     6.649    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg
  -------------------------------------------------------------------
                         required time                         -6.649    
                         arrival time                           6.910    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.594     1.513    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           0.183     1.837    ff19/DEBOUNCED_OUT_reg_0[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.042     1.879 r  ff19/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000     1.879    ff19/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X1Y77          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.864     2.029    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff14/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.510    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  ff14/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ff14/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.769    ff14/count_reg[23]
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  ff14/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    ff14/count_reg[20]_i_1__0_n_4
    SLICE_X5Y76          FDRE                                         r  ff14/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.859     2.024    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  ff14/count_reg[23]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.105     1.615    ff14/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff14/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     1.512    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ff14/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ff14/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.771    ff14/count_reg[27]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  ff14/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    ff14/count_reg[24]_i_1__0_n_4
    SLICE_X5Y77          FDRE                                         r  ff14/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.861     2.026    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ff14/count_reg[27]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    ff14/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff14/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.510    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ff14/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ff14/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.772    ff14/count_reg[11]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  ff14/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    ff14/count_reg[8]_i_1__0_n_4
    SLICE_X5Y73          FDRE                                         r  ff14/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.859     2.024    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ff14/count_reg[11]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    ff14/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff14/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     1.512    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  ff14/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ff14/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.774    ff14/count_reg[7]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ff14/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    ff14/count_reg[4]_i_1__0_n_4
    SLICE_X5Y72          FDRE                                         r  ff14/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.861     2.026    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  ff14/count_reg[7]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    ff14/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff14/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.590     1.509    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ff14/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.771    ff14/count_reg[15]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  ff14/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    ff14/count_reg[12]_i_1__0_n_4
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[15]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.614    ff14/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff14/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     1.512    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  ff14/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ff14/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    ff14/count_reg[3]
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ff14/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    ff14/count_reg[0]_i_1__0_n_4
    SLICE_X5Y71          FDRE                                         r  ff14/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.862     2.027    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  ff14/count_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105     1.617    ff14/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff14/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.590     1.509    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ff14/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.771    ff14/count_reg[19]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  ff14/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    ff14/count_reg[16]_i_1__0_n_4
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[19]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.105     1.614    ff14/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff17/debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff17/debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.596     1.515    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  ff17/debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  ff17/debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.805    ff17/debounce_counter_reg[10]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  ff17/debounce_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    ff17/debounce_counter_reg[8]_i_1_n_5
    SLICE_X6Y81          FDRE                                         r  ff17/debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.865     2.030    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  ff17/debounce_counter_reg[10]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    ff17/debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     ff0/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     ff0/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     ff0/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.310ns  (logic 4.396ns (38.865%)  route 6.914ns (61.135%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.757     2.275    ff3/count_reg[2]_0[0]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.153     2.428 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.158     7.585    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    11.310 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.310    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.446ns (48.587%)  route 4.705ns (51.413%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.703     2.221    ff3/count_reg[2]_0[0]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.152     2.373 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.002     5.375    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.776     9.151 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.151    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.178ns (48.568%)  route 4.424ns (51.432%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.703     2.221    ff3/count_reg[2]_0[0]
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.124     2.345 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.721     5.066    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.602 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.602    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 4.178ns (49.667%)  route 4.234ns (50.333%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[2]/Q
                         net (fo=24, routed)          1.585     2.103    ff3/count_reg[2]_0[2]
    SLICE_X6Y71          LUT3 (Prop_lut3_I2_O)        0.124     2.227 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.648     4.876    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.411 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.411    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.422ns (54.280%)  route 3.725ns (45.720%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[2]/Q
                         net (fo=24, routed)          1.585     2.103    ff3/count_reg[2]_0[2]
    SLICE_X6Y71          LUT3 (Prop_lut3_I2_O)        0.150     2.253 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.139     4.393    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.754     8.147 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.147    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.194ns (53.894%)  route 3.588ns (46.106%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.757     2.275    ff3/count_reg[2]_0[0]
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.124     2.399 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.831     4.230    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.781 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.781    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.421ns (56.892%)  route 3.350ns (43.108%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.248     1.766    ff3/count_reg[2]_0[0]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.146     1.912 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.014    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757     7.772 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.772    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 4.216ns (54.517%)  route 3.518ns (45.483%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.248     1.766    ff3/count_reg[2]_0[0]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.124     1.890 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.269     4.160    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.734 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.734    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.175ns (55.538%)  route 3.343ns (44.462%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          LDCE                         0.000     0.000 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/G
    SLICE_X6Y68          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/Q
                         net (fo=1, routed)           3.343     3.968    SEVEN_SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.518 r  SEVEN_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.518    SEVEN_SEG[3]
    K13                                                               r  SEVEN_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.991ns (55.838%)  route 3.157ns (44.162%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  ff9/TIMER_FINISHED_reg/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff9/TIMER_FINISHED_reg/Q
                         net (fo=5, routed)           3.157     3.613    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.148 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.148    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff2/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE                         0.000     0.000 r  ff4/ff2/tick_reg__0/C
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff2/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff2/tick_reg__0_n_0
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff2/tick_i_1__1_n_0
    SLICE_X11Y68         FDRE                                         r  ff4/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE                         0.000     0.000 r  ff4/ff4/count_reg[3]/C
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff4/count_reg[3]/Q
                         net (fo=6, routed)           0.083     0.247    ff4/ff4/BCD_BUS_OUT[23]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  ff4/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.292    ff4/ff4/tick__0_i_1__3_n_0
    SLICE_X7Y67          FDRE                                         r  ff4/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff1/count_reg[3]/Q
                         net (fo=6, routed)           0.085     0.249    ff4/ff1/Q[3]
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    ff4/ff1/tick__0_i_1__0_n_0
    SLICE_X13Y67         FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  ff9/TIMER_FINISHED_reg/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/TIMER_FINISHED_reg/Q
                         net (fo=5, routed)           0.120     0.261    ff9/TIMER_FINISHED_reg_0[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.306    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff2/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.191ns (60.929%)  route 0.122ns (39.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE                         0.000     0.000 r  ff4/ff2/tick_reg/C
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff2/tick_reg/Q
                         net (fo=9, routed)           0.122     0.268    ff4/ff2/tick_2
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  ff4/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.313    ff4/ff2/tick__0_i_1__1_n_0
    SLICE_X10Y68         FDRE                                         r  ff4/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff5/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE                         0.000     0.000 r  ff4/ff5/count_reg[1]/C
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff5/count_reg[1]/Q
                         net (fo=6, routed)           0.105     0.269    ff4/ff5/Q[1]
    SLICE_X7Y66          LUT3 (Prop_lut3_I2_O)        0.048     0.317 r  ff4/ff5/count[2]_i_1__6/O
                         net (fo=1, routed)           0.000     0.317    ff4/ff5/count[2]_i_1__6_n_0
    SLICE_X7Y66          FDCE                                         r  ff4/ff5/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[6]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[6]/Q
                         net (fo=3, routed)           0.150     0.291    ff13/Q[6]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.045     0.336 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.336    ff13/p_0_out__0[7]
    SLICE_X7Y74          FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE                         0.000     0.000 r  ff4/ff3/count_reg[2]/C
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ff4/ff3/count_reg[2]/Q
                         net (fo=7, routed)           0.116     0.244    ff4/ff3/BCD_BUS_OUT[17]
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.098     0.342 r  ff4/ff3/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.342    ff4/ff3/count[3]_i_1__2_n_0
    SLICE_X11Y67         FDCE                                         r  ff4/ff3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE                         0.000     0.000 r  ff4/ff3/count_reg[2]/C
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ff4/ff3/count_reg[2]/Q
                         net (fo=7, routed)           0.116     0.244    ff4/ff3/BCD_BUS_OUT[17]
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.104     0.348 r  ff4/ff3/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.348    ff4/ff3/count[4]_i_1__2_n_0
    SLICE_X11Y67         FDCE                                         r  ff4/ff3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE                         0.000     0.000 r  ff9/count_reg[2]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/count_reg[2]/Q
                         net (fo=5, routed)           0.168     0.309    ff9/count_reg[2]
    SLICE_X7Y70          LUT4 (Prop_lut4_I3_O)        0.042     0.351 r  ff9/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.351    ff9/minusOp[3]
    SLICE_X7Y70          FDCE                                         r  ff9/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.138ns (54.168%)  route 3.501ns (45.832%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ff0/FSM_sequential_current_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=21, routed)          1.437    12.206    ff0/current_state__0[2]
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.124    12.330 r  ff0/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.064    14.394    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    17.949 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.949    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 4.137ns (56.131%)  route 3.234ns (43.869%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.710    10.313    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.459    10.772 r  ff0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          1.163    11.935    ff0/current_state__0[0]
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.124    12.059 r  ff0/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.070    14.129    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    17.684 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.684    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_current_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.207ns  (logic 4.007ns (64.547%)  route 2.201ns (35.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.710    10.313    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  ff0/FSM_sequential_current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.459    10.772 r  ff0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=21, routed)          2.201    12.972    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    16.520 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.520    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 1.087ns (22.601%)  route 3.722ns (77.399%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.877    13.186    ff0/g0_b0_4
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.328    13.514 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.977    14.491    ff0/SEG_OUT[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.150    14.641 r  ff0/g0_b5/O
                         net (fo=1, routed)           0.478    15.119    ff12/ff1/D[5]
    SLICE_X5Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 1.061ns (22.087%)  route 3.743ns (77.913%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.483    12.792    ff3/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.328    13.120 r  ff3/g0_b0_i_2/O
                         net (fo=8, routed)           1.257    14.378    ff0/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.124    14.502 r  ff0/g0_b6/O
                         net (fo=1, routed)           0.612    15.113    ff12/ff1/D[6]
    SLICE_X6Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 1.085ns (23.017%)  route 3.629ns (76.983%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.877    13.186    ff0/g0_b0_4
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.328    13.514 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.979    14.493    ff0/SEG_OUT[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.148    14.641 r  ff0/g0_b3/O
                         net (fo=1, routed)           0.382    15.024    ff12/ff1/D[3]
    SLICE_X6Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 1.061ns (22.872%)  route 3.578ns (77.128%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.877    13.186    ff0/g0_b0_4
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.328    13.514 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.979    14.493    ff0/SEG_OUT[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.124    14.617 r  ff0/g0_b2/O
                         net (fo=1, routed)           0.331    14.949    ff12/ff1/D[2]
    SLICE_X6Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 1.061ns (22.924%)  route 3.567ns (77.076%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.877    13.186    ff0/g0_b0_4
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.328    13.514 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.977    14.491    ff0/SEG_OUT[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.124    14.615 r  ff0/g0_b4/O
                         net (fo=1, routed)           0.323    14.938    ff12/ff1/D[4]
    SLICE_X5Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.603ns  (logic 1.090ns (23.680%)  route 3.513ns (76.320%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.390    12.159    ff3/Q[1]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150    12.309 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.483    12.792    ff3/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.328    13.120 r  ff3/g0_b0_i_2/O
                         net (fo=8, routed)           1.257    14.378    ff0/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.153    14.531 r  ff0/g0_b7/O
                         net (fo=1, routed)           0.382    14.913    ff12/ff1/D[7]
    SLICE_X6Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.107ns (26.359%)  route 3.093ns (73.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.707    10.310    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q
                         net (fo=12, routed)          1.336    12.104    ff3/Q[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.150    12.254 r  ff3/g0_b0_i_11/O
                         net (fo=2, routed)           0.683    12.937    ff3/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.348    13.285 r  ff3/g0_b0_i_3/O
                         net (fo=8, routed)           0.692    13.977    ff0/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X8Y68          LUT5 (Prop_lut5_I2_O)        0.150    14.127 r  ff0/g0_b0/O
                         net (fo=1, routed)           0.382    14.509    ff12/ff1/D[0]
    SLICE_X8Y68          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.393ns (79.136%)  route 0.367ns (20.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.599     1.518    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.367     2.027    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.279 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.279    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.392ns (76.597%)  route 0.425ns (23.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.594     1.513    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           0.425     2.080    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.331 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.331    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.393ns (71.275%)  route 0.562ns (28.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.594     1.513    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.562     2.216    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.468 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.468    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.417ns (68.779%)  route 0.643ns (31.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.602     1.521    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=8, routed)           0.643     2.329    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.582 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.582    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.362ns (63.005%)  route 0.800ns (36.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.599     1.518    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.800     2.459    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.681 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.681    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.191ns (56.810%)  route 0.145ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/Q
                         net (fo=3, routed)           0.145     6.804    ff9/DOTIEY_COUNTDOWN_EN_OUT
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.045     6.849 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     6.849    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.133ns (31.715%)  route 0.286ns (68.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.133     6.645 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.286     6.932    ff4/ff4/AR[0]
    SLICE_X6Y67          FDCE                                         f  ff4/ff4/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.133ns (31.715%)  route 0.286ns (68.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.133     6.645 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.286     6.932    ff4/ff4/AR[0]
    SLICE_X6Y67          FDCE                                         f  ff4/ff4/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.133ns (31.715%)  route 0.286ns (68.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.133     6.645 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.286     6.932    ff4/ff4/AR[0]
    SLICE_X6Y67          FDCE                                         f  ff4/ff4/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.133ns (31.715%)  route 0.286ns (68.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.593     6.512    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.133     6.645 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.286     6.932    ff4/ff4/AR[0]
    SLICE_X6Y67          FDCE                                         f  ff4/ff4/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           206 Endpoints
Min Delay           206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.610ns (36.393%)  route 2.814ns (63.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.205     4.423    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.610ns (36.393%)  route 2.814ns (63.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.205     4.423    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.610ns (36.393%)  route 2.814ns (63.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.205     4.423    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.610ns (36.393%)  route 2.814ns (63.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.205     4.423    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  ff20/debounce_counter_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.590%)  route 2.673ns (62.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.065     4.283    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.590%)  route 2.673ns (62.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.065     4.283    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.590%)  route 2.673ns (62.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.065     4.283    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ff20/debounce_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.590%)  route 2.673ns (62.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.608     3.094    ff20/BTNU_IBUF
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.218 r  ff20/debounce_counter[0]_i_1__2/O
                         net (fo=32, routed)          1.065     4.283    ff20/debounce_counter[0]_i_1__2_n_0
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.594     5.017    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  ff20/debounce_counter_reg[7]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            ff21/debounce_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.261ns  (logic 1.604ns (37.648%)  route 2.657ns (62.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.933     2.413    ff21/BTND_IBUF
    SLICE_X1Y77          LUT1 (Prop_lut1_I0_O)        0.124     2.537 r  ff21/debounce_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.724     4.261    ff21/debounce_counter[0]_i_1__3_n_0
    SLICE_X0Y67          FDRE                                         r  ff21/debounce_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.597     5.020    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ff21/debounce_counter_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            ff21/debounce_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.261ns  (logic 1.604ns (37.648%)  route 2.657ns (62.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.933     2.413    ff21/BTND_IBUF
    SLICE_X1Y77          LUT1 (Prop_lut1_I0_O)        0.124     2.537 r  ff21/debounce_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.724     4.261    ff21/debounce_counter[0]_i_1__3_n_0
    SLICE_X0Y67          FDRE                                         r  ff21/debounce_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.597     5.020    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ff21/debounce_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.517%)  route 0.434ns (75.483%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  ff9/TIMER_FINISHED_reg/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff9/TIMER_FINISHED_reg/Q
                         net (fo=5, routed)           0.434     0.575    ff0/last_triggers_reg[5]_0[1]
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.866     7.031    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.340ns (56.964%)  route 0.257ns (43.036%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.184     0.597    ff14/clear
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[16]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.340ns (56.964%)  route 0.257ns (43.036%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.184     0.597    ff14/clear
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[17]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.340ns (56.964%)  route 0.257ns (43.036%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.184     0.597    ff14/clear
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[18]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.340ns (56.964%)  route 0.257ns (43.036%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.184     0.597    ff14/clear
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ff14/count_reg[19]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.456ns (60.755%)  route 0.295ns (39.245%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.221     0.635    ff14/clear
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.116     0.751 r  ff14/temp_i_1__0/O
                         net (fo=1, routed)           0.000     0.751    ff14/temp_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  ff14/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ff14/temp_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.293ns (38.089%)  route 0.476ns (61.911%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.476     0.724    ff21/BTND_IBUF
    SLICE_X1Y77          LUT3 (Prop_lut3_I2_O)        0.045     0.769 r  ff21/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000     0.769    ff21/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X1Y77          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.864     2.029    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.340ns (43.278%)  route 0.446ns (56.722%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.372     0.786    ff14/clear
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[12]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.340ns (43.278%)  route 0.446ns (56.722%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.372     0.786    ff14/clear
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[13]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.340ns (43.278%)  route 0.446ns (56.722%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    ff14/Q[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.250    ff14/count0_carry__0_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.359 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.368    ff14/count0_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.413 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.372     0.786    ff14/clear
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.858     2.023    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ff14/count_reg[14]/C





