Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug  1 07:55:07 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 506636 | 107629 |          0 |   1303680 | 38.86 |
|   LUT as Logic             | 460892 | 101652 |          0 |   1303680 | 35.35 |
|   LUT as Memory            |  45744 |   5977 |          0 |    600960 |  7.61 |
|     LUT as Distributed RAM |  11604 |   4564 |            |           |       |
|     LUT as Shift Register  |  34140 |   1413 |            |           |       |
| CLB Registers              | 825963 | 136086 |          0 |   2607360 | 31.68 |
|   Register as Flip Flop    | 825959 | 136082 |          0 |   2607360 | 31.68 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  19454 |    946 |          0 |    162960 | 11.94 |
| F7 Muxes                   |   9986 |   1683 |          0 |    651840 |  1.53 |
| F8 Muxes                   |    452 |    446 |          0 |    325920 |  0.14 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 398    |          Yes |           - |          Set |
| 3572   |          Yes |           - |        Reset |
| 6664   |          Yes |         Set |            - |
| 815325 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 128190 |      0 |          0 |    162960 | 78.66 |
|   CLBL                                     |  66344 |      0 |            |           |       |
|   CLBM                                     |  61846 |      0 |            |           |       |
| LUT as Logic                               | 460892 | 101652 |          0 |   1303680 | 35.35 |
|   using O5 output only                     |   4542 |        |            |           |       |
|   using O6 output only                     | 300120 |        |            |           |       |
|   using O5 and O6                          | 156230 |        |            |           |       |
| LUT as Memory                              |  45744 |   5977 |          0 |    600960 |  7.61 |
|   LUT as Distributed RAM                   |  11604 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    638 |        |            |           |       |
|     using O5 and O6                        |  10966 |        |            |           |       |
|   LUT as Shift Register                    |  34140 |   1413 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |  17004 |        |            |           |       |
|     using O5 and O6                        |  17136 |        |            |           |       |
| CLB Registers                              | 825963 |      0 |          0 |   2607360 | 31.68 |
|   Register driven from within the CLB      | 319992 |        |            |           |       |
|   Register driven from outside the CLB     | 505971 |        |            |           |       |
|     LUT in front of the register is unused | 376756 |        |            |           |       |
|     LUT in front of the register is used   | 129215 |        |            |           |       |
| Unique Control Sets                        |  12990 |        |          0 |    325920 |  3.99 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+--------+-------+------------+-----------+-------+
|     Site Type     |  Used  | Fixed | Prohibited | Available | Util% |
+-------------------+--------+-------+------------+-----------+-------+
| Block RAM Tile    | 1132.5 |     0 |          0 |      2016 | 56.18 |
|   RAMB36/FIFO*    |   1105 |   193 |          0 |      2016 | 54.81 |
|     RAMB36E2 only |   1105 |       |            |           |       |
|   RAMB18          |     55 |     5 |          0 |      4032 |  1.36 |
|     RAMB18E2 only |     55 |       |            |           |       |
| URAM              |      0 |     0 |          0 |       960 |  0.00 |
+-------------------+--------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 6391 |     4 |          0 |      9024 | 70.82 |
|   DSP48E2 only | 6391 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   51 |    32 |          0 |      1008 |  5.06 |
|   BUFGCE             |   24 |     5 |          0 |       288 |  8.33 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 | 66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 | 66.67 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 815325 |            Register |
| LUT3                 | 160538 |                 CLB |
| LUT6                 | 158848 |                 CLB |
| LUT4                 | 112333 |                 CLB |
| LUT5                 |  97888 |                 CLB |
| LUT2                 |  80374 |                 CLB |
| SRL16E               |  35085 |                 CLB |
| CARRY8               |  19454 |                 CLB |
| RAMD32               |  19250 |                 CLB |
| SRLC32E              |  16177 |                 CLB |
| MUXF7                |   9986 |                 CLB |
| LUT1                 |   7141 |                 CLB |
| FDSE                 |   6664 |            Register |
| DSP48E2              |   6391 |          Arithmetic |
| FDCE                 |   3572 |            Register |
| RAMS32               |   2752 |                 CLB |
| RAMB36E2             |   1105 |            BLOCKRAM |
| RAMD64E              |    528 |                 CLB |
| MUXF8                |    452 |                 CLB |
| FDPE                 |    398 |            Register |
| RAMB18E2             |     55 |            BLOCKRAM |
| RAMS64E              |     40 |                 CLB |
| BUFGCE               |     24 |               Clock |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_3                                 |    1 |
| ulp_xbar_2                                 |    1 |
| ulp_xbar_1                                 |    1 |
| ulp_xbar_0                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_stencil_mem2stream_1_0                 |    1 |
| ulp_stencil_SLR_3_0                        |    1 |
| ulp_stencil_SLR_2_0                        |    1 |
| ulp_stencil_SLR_1_0                        |    1 |
| ulp_s00_regslice_17                        |    1 |
| ulp_s00_regslice_16                        |    1 |
| ulp_s00_regslice_15                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr2_0           |    1 |
| ulp_proc_sys_reset_kernel_slr1_0           |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m02_regslice_0                         |    1 |
| ulp_m01_regslice_5                         |    1 |
| ulp_m01_regslice_4                         |    1 |
| ulp_m01_regslice_3                         |    1 |
| ulp_m00_regslice_5                         |    1 |
| ulp_m00_regslice_4                         |    1 |
| ulp_m00_regslice_3                         |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_buffer_stencil_mem2stream_1_out_r_0    |    1 |
| ulp_buffer_stencil_SLR_3_out_r_0           |    1 |
| ulp_buffer_stencil_SLR_2_out_r_0           |    1 |
| ulp_buffer_stencil_SLR_1_out_r_0           |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_6                              |    1 |
| ulp_auto_cc_5                              |    1 |
| ulp_auto_cc_4                              |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_slice2_1_0                         |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice0_2_0                         |    1 |
| bd_85ad_interconnect2_1_0                  |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect0_2_0                  |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5691 |       |     23040 | 24.70 |
|   SLR1 -> SLR2                   |  2873 |       |           | 12.47 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2818 |       |           | 12.23 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  7754 |       |     23040 | 33.65 |
|   SLR0 -> SLR1                   |  3590 |       |           | 15.58 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4164 |       |           | 18.07 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13445 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2726 |   92 |
| SLR1      | 2806 |    0 | 4072 |
| SLR0      |   67 | 3523 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  43439 |  44300 |  40451 |  79.04 |  82.04 |  74.91 |
|   CLBL                     |  22164 |  23137 |  21043 |  75.70 |  79.02 |  71.87 |
|   CLBM                     |  21275 |  21163 |  19408 |  82.85 |  85.61 |  78.51 |
| CLB LUTs                   | 167627 | 188094 | 150915 |  38.12 |  43.54 |  34.93 |
|   LUT as Logic             | 149075 | 173341 | 138476 |  33.91 |  40.13 |  32.05 |
|     using O5 output only   |   1885 |   1547 |   1110 |   0.43 |   0.36 |   0.26 |
|     using O6 output only   |  96372 | 115093 |  88655 |  21.92 |  26.64 |  20.52 |
|     using O5 and O6        |  50818 |  56701 |  48711 |  11.56 |  13.13 |  11.28 |
|   LUT as Memory            |  18552 |  14753 |  12439 |   9.03 |   7.46 |   6.29 |
|     LUT as Distributed RAM |   4414 |   5038 |   2152 |   2.15 |   2.55 |   1.09 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    248 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   4166 |   4652 |   2148 |   2.03 |   2.35 |   1.09 |
|     LUT as Shift Register  |  14138 |   9715 |  10287 |   6.88 |   4.91 |   5.20 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   7732 |   4339 |   4933 |   3.76 |   2.19 |   2.49 |
|       using O5 and O6      |   6406 |   5376 |   5354 |   3.12 |   2.72 |   2.71 |
| CLB Registers              | 286227 | 289147 | 250589 |  32.55 |  33.47 |  29.00 |
| CARRY8                     |   6559 |   6718 |   6177 |  11.93 |  12.44 |  11.44 |
| F7 Muxes                   |   3800 |   3655 |   2531 |   1.73 |   1.69 |   1.17 |
| F8 Muxes                   |    126 |    326 |      0 |   0.11 |   0.30 |   0.00 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  396.5 |    390 |    346 |  59.00 |  58.04 |  51.49 |
|   RAMB36/FIFO              |    386 |    381 |    338 |  57.44 |  56.70 |  50.30 |
|   RAMB18                   |     21 |     18 |     16 |   1.56 |   1.34 |   1.19 |
| URAM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   2135 |   2126 |   2130 |  74.13 |  69.21 |  69.34 |
| Unique Control Sets        |   4240 |   5671 |   3145 |   3.86 |   5.25 |   2.91 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


