<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="17" e="17"/>
<c f="1" b="18" e="18"/>
<c f="1" b="19" e="19"/>
<c f="1" b="20" e="20"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="24" e="24"/>
<c f="1" b="25" e="25"/>
<c f="1" b="27" e="25"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="62"/>
<c f="1" b="63" e="63"/>
<c f="1" b="64" e="63"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="107" e="105"/>
<c f="1" b="111" e="111"/>
<c f="1" b="112" e="112"/>
<c f="1" b="113" e="113"/>
<c f="1" b="114" e="113"/>
<c f="1" b="118" e="118"/>
<c f="1" b="119" e="119"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="120"/>
<c f="1" b="123" e="123"/>
<c f="1" b="124" e="124"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="125"/>
<c f="1" b="130" e="130"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="152" e="152"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="153"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="178"/>
<c f="1" b="190" e="190"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="206" e="206"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="213"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="227"/>
<c f="1" b="245" e="245"/>
<c f="1" b="246" e="246"/>
<c f="1" b="247" e="246"/>
<c f="1" b="261" e="261"/>
<c f="1" b="262" e="261"/>
<c f="1" b="264" e="264"/>
<c f="1" b="265" e="265"/>
<c f="1" b="267" e="265"/>
<c f="1" b="268" e="268"/>
<c f="1" b="269" e="268"/>
<c f="1" b="273" e="273"/>
<c f="1" b="274" e="274"/>
<c f="1" b="275" e="274"/>
<c f="1" b="295" e="295"/>
<c f="1" b="296" e="296"/>
<c f="1" b="297" e="296"/>
<c f="1" b="327" e="327"/>
<c f="1" b="328" e="328"/>
<c f="1" b="329" e="328"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="331"/>
<c f="1" b="332" e="331"/>
<c f="1" b="345" e="345"/>
<c f="1" b="346" e="346"/>
<c f="1" b="347" e="346"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="359"/>
<c f="1" b="360" e="359"/>
<c f="1" b="362" e="362"/>
<c f="1" b="363" e="363"/>
<c f="1" b="364" e="363"/>
<c f="1" b="371" e="371"/>
<c f="1" b="372" e="371"/>
<c f="1" b="400" e="400"/>
<c f="1" b="401" e="401"/>
<c f="1" b="402" e="401"/>
<c f="1" b="415" e="415"/>
<c f="1" b="416" e="415"/>
<c f="1" b="423" e="423"/>
<c f="1" b="424" e="423"/>
<c f="1" b="442" e="442"/>
<c f="1" b="443" e="442"/>
<c f="1" b="459" e="459"/>
<c f="1" b="460" e="459"/>
<c f="1" b="477" e="477"/>
<c f="1" b="478" e="478"/>
<c f="1" b="479" e="478"/>
<c f="1" b="524" e="524"/>
<c f="1" b="525" e="525"/>
<c f="1" b="526" e="526"/>
<c f="1" b="527" e="526"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="536"/>
<c f="1" b="537" e="536"/>
<c f="1" b="571" e="571"/>
<c f="1" b="572" e="571"/>
<c f="1" b="584" e="584"/>
<c f="1" b="585" e="585"/>
<c f="1" b="586" e="586"/>
<c f="1" b="587" e="587"/>
<c f="1" b="588" e="588"/>
<c f="1" b="589" e="589"/>
<c f="1" b="590" e="590"/>
<c f="1" b="591" e="591"/>
<c f="1" b="592" e="592"/>
<c f="1" b="593" e="593"/>
<c f="1" b="594" e="594"/>
<c f="1" b="595" e="595"/>
<c f="1" b="596" e="596"/>
<c f="1" b="597" e="597"/>
<c f="1" b="598" e="598"/>
<c f="1" b="599" e="599"/>
<c f="1" b="600" e="600"/>
<c f="1" b="601" e="601"/>
<c f="1" b="602" e="602"/>
<c f="1" b="603" e="603"/>
<c f="1" b="604" e="604"/>
<c f="1" b="605" e="605"/>
<c f="1" b="606" e="606"/>
<c f="1" b="607" e="607"/>
<c f="1" b="608" e="608"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="610"/>
<c f="1" b="611" e="611"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="613"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="620"/>
<c f="1" b="621" e="621"/>
<c f="1" b="623" e="621"/>
<c f="1" b="636" e="636"/>
<c f="1" b="637" e="637"/>
<c f="1" b="638" e="637"/>
<c f="1" b="641" e="641"/>
<c f="1" b="642" e="641"/>
<c f="1" b="645" e="645"/>
<c f="1" b="646" e="645"/>
<c f="1" b="652" e="652"/>
<c f="1" b="653" e="652"/>
<c f="1" b="659" e="659"/>
<c f="1" b="660" e="660"/>
<c f="1" b="661" e="661"/>
<c f="1" b="662" e="662"/>
<c f="1" b="663" e="663"/>
<c f="1" b="664" e="663"/>
</Comments>
<Macros>
<m f="1" bl="162" bc="3" el="162" ec="54"/>
<m f="1" bl="183" bc="3" el="183" ec="62"/>
<m f="1" bl="239" bc="7" el="239" ec="62"/>
<m f="1" bl="271" bc="13" el="271" ec="62"/>
<m f="1" bl="279" bc="15" el="279" ec="71"/>
<m f="1" bl="280" bc="15" el="280" ec="56"/>
<m f="1" bl="324" bc="3" el="324" ec="47"/>
<m f="1" bl="394" bc="8" el="394" ec="58"/>
<m f="1" bl="560" bc="5" el="561" ec="40"/>
<m f="1" bl="568" bc="16" el="568" ec="58"/>
<m f="1" bl="666" bc="11" el="668" ec="51"/>
<m f="1" bl="684" bc="3" el="684" ec="64"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="17" e="17"/>
<c f="1" b="18" e="18"/>
<c f="1" b="19" e="19"/>
<c f="1" b="20" e="20"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="24" e="24"/>
<c f="1" b="25" e="25"/>
<c f="1" b="27" e="25"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="62"/>
<c f="1" b="63" e="63"/>
<c f="1" b="64" e="63"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="107" e="105"/>
<c f="1" b="111" e="111"/>
<c f="1" b="112" e="112"/>
<c f="1" b="113" e="113"/>
<c f="1" b="114" e="113"/>
<c f="1" b="118" e="118"/>
<c f="1" b="119" e="119"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="120"/>
<c f="1" b="123" e="123"/>
<c f="1" b="124" e="124"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="125"/>
<c f="1" b="130" e="130"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="152" e="152"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="153"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="178"/>
<c f="1" b="190" e="190"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="206" e="206"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="207"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="213"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="227"/>
<c f="1" b="245" e="245"/>
<c f="1" b="246" e="246"/>
<c f="1" b="247" e="246"/>
<c f="1" b="261" e="261"/>
<c f="1" b="262" e="261"/>
<c f="1" b="264" e="264"/>
<c f="1" b="265" e="265"/>
<c f="1" b="267" e="265"/>
<c f="1" b="268" e="268"/>
<c f="1" b="269" e="268"/>
<c f="1" b="273" e="273"/>
<c f="1" b="274" e="274"/>
<c f="1" b="275" e="274"/>
<c f="1" b="295" e="295"/>
<c f="1" b="296" e="296"/>
<c f="1" b="297" e="296"/>
<c f="1" b="327" e="327"/>
<c f="1" b="328" e="328"/>
<c f="1" b="329" e="328"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="331"/>
<c f="1" b="332" e="331"/>
<c f="1" b="345" e="345"/>
<c f="1" b="346" e="346"/>
<c f="1" b="347" e="346"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="359"/>
<c f="1" b="360" e="359"/>
<c f="1" b="362" e="362"/>
<c f="1" b="363" e="363"/>
<c f="1" b="364" e="363"/>
<c f="1" b="371" e="371"/>
<c f="1" b="372" e="371"/>
<c f="1" b="400" e="400"/>
<c f="1" b="401" e="401"/>
<c f="1" b="402" e="401"/>
<c f="1" b="415" e="415"/>
<c f="1" b="416" e="415"/>
<c f="1" b="423" e="423"/>
<c f="1" b="424" e="423"/>
<c f="1" b="442" e="442"/>
<c f="1" b="443" e="442"/>
<c f="1" b="459" e="459"/>
<c f="1" b="460" e="459"/>
<c f="1" b="477" e="477"/>
<c f="1" b="478" e="478"/>
<c f="1" b="479" e="478"/>
<c f="1" b="524" e="524"/>
<c f="1" b="525" e="525"/>
<c f="1" b="526" e="526"/>
<c f="1" b="527" e="526"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="536"/>
<c f="1" b="537" e="536"/>
<c f="1" b="571" e="571"/>
<c f="1" b="572" e="571"/>
<c f="1" b="584" e="584"/>
<c f="1" b="585" e="585"/>
<c f="1" b="586" e="586"/>
<c f="1" b="587" e="587"/>
<c f="1" b="588" e="588"/>
<c f="1" b="589" e="589"/>
<c f="1" b="590" e="590"/>
<c f="1" b="591" e="591"/>
<c f="1" b="592" e="592"/>
<c f="1" b="593" e="593"/>
<c f="1" b="594" e="594"/>
<c f="1" b="595" e="595"/>
<c f="1" b="596" e="596"/>
<c f="1" b="597" e="597"/>
<c f="1" b="598" e="598"/>
<c f="1" b="599" e="599"/>
<c f="1" b="600" e="600"/>
<c f="1" b="601" e="601"/>
<c f="1" b="602" e="602"/>
<c f="1" b="603" e="603"/>
<c f="1" b="604" e="604"/>
<c f="1" b="605" e="605"/>
<c f="1" b="606" e="606"/>
<c f="1" b="607" e="607"/>
<c f="1" b="608" e="608"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="610"/>
<c f="1" b="611" e="611"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="613"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="620"/>
<c f="1" b="621" e="621"/>
<c f="1" b="623" e="621"/>
<c f="1" b="636" e="636"/>
<c f="1" b="637" e="637"/>
<c f="1" b="638" e="637"/>
<c f="1" b="641" e="641"/>
<c f="1" b="642" e="641"/>
<c f="1" b="645" e="645"/>
<c f="1" b="646" e="645"/>
<c f="1" b="652" e="652"/>
<c f="1" b="653" e="652"/>
<c f="1" b="659" e="659"/>
<c f="1" b="660" e="660"/>
<c f="1" b="661" e="661"/>
<c f="1" b="662" e="662"/>
<c f="1" b="663" e="663"/>
<c f="1" b="664" e="663"/>
</Comments>
<Macros>
<m f="1" bl="162" bc="3" el="162" ec="54"/>
<m f="1" bl="183" bc="3" el="183" ec="62"/>
<m f="1" bl="239" bc="7" el="239" ec="62"/>
<m f="1" bl="271" bc="13" el="271" ec="62"/>
<m f="1" bl="279" bc="15" el="279" ec="71"/>
<m f="1" bl="280" bc="15" el="280" ec="56"/>
<m f="1" bl="324" bc="3" el="324" ec="47"/>
<m f="1" bl="394" bc="8" el="394" ec="58"/>
<m f="1" bl="560" bc="5" el="561" ec="40"/>
<m f="1" bl="568" bc="16" el="568" ec="58"/>
<m f="1" bl="666" bc="11" el="668" ec="51"/>
<m f="1" bl="684" bc="3" el="684" ec="64"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="49"/>
<c f="2" b="55" e="55"/>
<c f="2" b="57" e="55"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="8f6e925cce2726ec185d31974617055b_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="55" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMAsmPrinter" id="8f6e925cce2726ec185d31974617055b_900e9007d45d8540bb031f13610446e5" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="ARMBaseTargetMachine" id="8f6e925cce2726ec185d31974617055b_2991e002b2897acc00a4a6405f54db52" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="FunctionPass" id="8f6e925cce2726ec185d31974617055b_c22afda9d189b1a259c3fb00bed37406" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="ImmutablePass" id="8f6e925cce2726ec185d31974617055b_2804853088167aaf2137d30cee564d9a" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="JITCodeEmitter" id="8f6e925cce2726ec185d31974617055b_aec30adb0e6491ead6a127649fcc3699" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="8f6e925cce2726ec185d31974617055b_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCInst" id="8f6e925cce2726ec185d31974617055b_4dc08c22fc67fa33e164b3e422ed7a5c" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="TargetLowering" id="8f6e925cce2726ec185d31974617055b_6268b5503ee57b2c240c038b8bf1b0c5" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="TargetMachine" id="8f6e925cce2726ec185d31974617055b_a26dab456e12d7a9bfc4c2cb193bcaff" file="2" linestart="30" lineend="30"/>
<f namespace="llvm" name="createARMISelDag" id="8f6e925cce2726ec185d31974617055b_9a3dcd8b19ccd02fd52e7f51877d9dd6" file="2" linestart="32" lineend="33" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::ARMBaseTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_2991e002b2897acc00a4a6405f54db52"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OptLevel" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMJITCodeEmitterPass" id="8f6e925cce2726ec185d31974617055b_2d64a16704144dc70f5af7fada0368c0" file="2" linestart="35" lineend="36" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::ARMBaseTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_2991e002b2897acc00a4a6405f54db52"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="JCE" proto="llvm::JITCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_aec30adb0e6491ead6a127649fcc3699"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createA15SDOptimizerPass" id="8f6e925cce2726ec185d31974617055b_ee0af9f4b116bd8fbba289fea52568aa" file="2" linestart="38" lineend="38" access="none" hasbody="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createARMLoadStoreOptimizationPass" id="8f6e925cce2726ec185d31974617055b_c688f1cedaabc6ed4adf93a630e6424e" file="2" linestart="39" lineend="39" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="PreAlloc" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="39" cb="66"/>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMExpandPseudoPass" id="8f6e925cce2726ec185d31974617055b_2af41968a45dfa9448ff695a4cde470f" file="2" linestart="40" lineend="40" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createARMGlobalBaseRegPass" id="8f6e925cce2726ec185d31974617055b_d43efa398e1d4bec1158f50dc9fe84cc" file="2" linestart="41" lineend="41" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createARMGlobalMergePass" id="8f6e925cce2726ec185d31974617055b_beb305bd57ab06cd316b42423947ea7e" file="2" linestart="42" lineend="42" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tli" proto="const llvm::TargetLowering *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_6268b5503ee57b2c240c038b8bf1b0c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createARMConstantIslandPass" id="8f6e925cce2726ec185d31974617055b_db99a4f92670ef926de490331aac5b97" file="2" linestart="43" lineend="43" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createMLxExpansionPass" id="8f6e925cce2726ec185d31974617055b_d7906616de7d7172bbb336495e8f2ac3" file="2" linestart="44" lineend="44" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createThumb2ITBlockPass" id="8f6e925cce2726ec185d31974617055b_a6f7e9ed61a9ac60f51829dc60b758cb" file="2" linestart="45" lineend="45" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createARMOptimizeBarriersPass" id="8f6e925cce2726ec185d31974617055b_df684f74ef67053c9d4d5bd16478509f" file="2" linestart="46" lineend="46" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createThumb2SizeReductionPass" id="8f6e925cce2726ec185d31974617055b_c76207aa1ba4a9f521a42631169d14cb" file="2" linestart="47" lineend="47" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createARMTargetTransformInfoPass" id="8f6e925cce2726ec185d31974617055b_b97083722589216bc6777775b9f09373" file="2" linestart="50" lineend="50" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::ARMBaseTargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_2991e002b2897acc00a4a6405f54db52"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="LowerARMMachineInstrToMCInst" id="8f6e925cce2726ec185d31974617055b_3334d337aacf1cc11f688709df56448e" file="2" linestart="52" lineend="53" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OutMI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AP" proto="llvm::ARMAsmPrinter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="8f6e925cce2726ec185d31974617055b_900e9007d45d8540bb031f13610446e5"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="34" e="34"/>
<c f="3" b="35" e="34"/>
<c f="3" b="38" e="38"/>
<c f="3" b="39" e="38"/>
<c f="3" b="41" e="41"/>
<c f="3" b="42" e="42"/>
<c f="3" b="43" e="42"/>
<c f="3" b="60" e="60"/>
<c f="3" b="61" e="60"/>
<c f="3" b="74" e="74"/>
<c f="3" b="75" e="74"/>
<c f="3" b="94" e="94"/>
<c f="3" b="95" e="95"/>
<c f="3" b="96" e="95"/>
<c f="3" b="143" e="143"/>
<c f="3" b="144" e="144"/>
<c f="3" b="145" e="145"/>
<c f="3" b="146" e="146"/>
<c f="3" b="147" e="147"/>
<c f="3" b="148" e="147"/>
<c f="3" b="151" e="151"/>
<c f="3" b="152" e="152"/>
<c f="3" b="153" e="153"/>
<c f="3" b="154" e="154"/>
<c f="3" b="155" e="155"/>
<c f="3" b="156" e="156"/>
<c f="3" b="157" e="157"/>
<c f="3" b="158" e="158"/>
<c f="3" b="159" e="158"/>
<c f="3" b="184" e="184"/>
<c f="3" b="185" e="185"/>
<c f="3" b="186" e="186"/>
<c f="3" b="187" e="187"/>
<c f="3" b="188" e="187"/>
<c f="3" b="192" e="192"/>
<c f="3" b="193" e="193"/>
<c f="3" b="194" e="194"/>
<c f="3" b="195" e="195"/>
<c f="3" b="196" e="195"/>
<c f="3" b="207" e="207"/>
<c f="3" b="208" e="208"/>
<c f="3" b="209" e="208"/>
<c f="3" b="223" e="223"/>
<c f="3" b="224" e="223"/>
<c f="3" b="239" e="239"/>
<c f="3" b="240" e="239"/>
<c f="3" b="285" e="285"/>
<c f="3" b="286" e="285"/>
<c f="3" b="290" e="290"/>
<c f="3" b="292" e="292"/>
<c f="3" b="293" e="293"/>
<c f="3" b="294" e="293"/>
<c f="3" b="296" e="296"/>
<c f="3" b="297" e="297"/>
<c f="3" b="298" e="297"/>
<c f="3" b="301" e="301"/>
<c f="3" b="302" e="302"/>
<c f="3" b="303" e="302"/>
<c f="3" b="307" e="307"/>
<c f="3" b="308" e="308"/>
<c f="3" b="309" e="309"/>
<c f="3" b="310" e="309"/>
<c f="3" b="314" e="314"/>
<c f="3" b="315" e="315"/>
<c f="3" b="316" e="316"/>
<c f="3" b="317" e="316"/>
<c f="3" b="321" e="321"/>
<c f="3" b="322" e="322"/>
<c f="3" b="323" e="322"/>
<c f="3" b="379" e="379"/>
<c f="3" b="380" e="380"/>
<c f="3" b="381" e="381"/>
<c f="3" b="382" e="381"/>
<c f="3" b="386" e="386"/>
<c f="3" b="387" e="387"/>
<c f="3" b="388" e="387"/>
<c f="3" b="392" e="392"/>
<c f="3" b="393" e="393"/>
<c f="3" b="394" e="394"/>
<c f="3" b="395" e="394"/>
<c f="3" b="397" e="397"/>
<c f="3" b="398" e="398"/>
<c f="3" b="399" e="399"/>
<c f="3" b="400" e="399"/>
<c f="3" b="418" e="418"/>
<c f="3" b="419" e="419"/>
<c f="3" b="420" e="420"/>
<c f="3" b="421" e="421"/>
<c f="3" b="422" e="422"/>
<c f="3" b="423" e="422"/>
<c f="3" b="427" e="427"/>
<c f="3" b="428" e="428"/>
<c f="3" b="429" e="429"/>
<c f="3" b="430" e="430"/>
<c f="3" b="431" e="430"/>
<c f="3" b="439" e="439"/>
<c f="3" b="441" e="439"/>
</Comments>
<Macros>
<m f="3" bl="326" bc="8" el="326" ec="8"/>
<m f="3" bl="331" bc="8" el="331" ec="8"/>
<m f="3" bl="336" bc="8" el="336" ec="8"/>
<m f="3" bl="342" bc="8" el="342" ec="8"/>
<m f="3" bl="347" bc="8" el="347" ec="8"/>
<m f="3" bl="352" bc="8" el="352" ec="8"/>
<m f="3" bl="357" bc="8" el="357" ec="8"/>
<m f="3" bl="363" bc="8" el="363" ec="8"/>
<m f="3" bl="368" bc="8" el="368" ec="8"/>
<m f="3" bl="374" bc="8" el="374" ec="8"/>
</Macros>
<ns name="llvm" id="b08ee5109a4d2aea3d861667cfd23aaf_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="26" lineend="439" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e" file="3" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="ARMBaseRegisterInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_f6e17bef111765358104a716f11a8f14" file="3" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b" file="3" linestart="30" lineend="324">
<cr access="public" kind="class" name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_f159c958b8abef8d8a79dbf956efd797" file="3" linestart="30" lineend="30"/>
<fl name="Subtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_01f3e709a687500195c75f5d65098d98" file="3" linestart="31" lineend="31" isLiteral="true" isRef="true" access="private" proto="const llvm::ARMSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="protected"/>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_85fcc8be71b8458b24776179863b5269" file="3" linestart="35" lineend="35" explicit="true" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<Decl access="public"/>
<m name="hasNOP" id="b08ee5109a4d2aea3d861667cfd23aaf_c7464c41e8789af7f891019dc717e84a" file="3" linestart="39" lineend="39" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="getUnindexedOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_bc8b0ac5fb0b760fc5cd54d5ce07cce6" file="3" linestart="43" lineend="43" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="convertToThreeAddress" id="b08ee5109a4d2aea3d861667cfd23aaf_3b13a9a43a587b5493960b8db8f87860" file="3" linestart="45" lineend="47" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MFI" proto="MachineFunction::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LV" proto="llvm::LiveVariables *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_21200ebcc17540790537704d977d96a1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegisterInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_1add9e9163967da6308c61d0d81ddd89" file="3" linestart="49" lineend="49" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::ARMBaseRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="getSubtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_65fc5587db7a37a3a5f30b6113bd0371" file="3" linestart="50" lineend="50" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::ARMSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="50" cb="44" le="50" ce="64">
<rx lb="50" cb="46" le="50" ce="53" pvirg="true">
<mex lb="50" cb="53" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_01f3e709a687500195c75f5d65098d98" nm="Subtarget" arrow="1">
<n19 lb="50" cb="53"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetHazardRecognizer" id="b08ee5109a4d2aea3d861667cfd23aaf_b72e22e9b9fb802eb6cebda59b26b662" file="3" linestart="52" lineend="54" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="STI" proto="const llvm::TargetSubtargetInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetPostRAHazardRecognizer" id="b08ee5109a4d2aea3d861667cfd23aaf_f5924241c4676c03b9bae863984ef752" file="3" linestart="56" lineend="58" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="II" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_b3adc9726795f52a6ccf03193d4ffd0b" file="3" linestart="61" lineend="64" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="64" cb="41"/>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_1213719696561995cb10984a6d747d00" file="3" linestart="65" lineend="65" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_2b5eba1273d779f5389560c472d5dc7f" file="3" linestart="66" lineend="69" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="b08ee5109a4d2aea3d861667cfd23aaf_99f025b2b299aae17ebfa5b7f940627b" file="3" linestart="71" lineend="72" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicated" id="b08ee5109a4d2aea3d861667cfd23aaf_cc3df2e473a31a80bce268e63585b07c" file="3" linestart="75" lineend="75" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_a3b79112aa15ae1121162caf47ddf5c9" file="3" linestart="77" lineend="81" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="ARMCC::CondCodes">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="77" cb="63" le="81" ce="3">
<dst lb="78" cb="5" le="78" ce="45">
<exp pvirg="true"/>
<Var nm="PIdx" value="true">
<bt name="int"/>
<mce lb="78" cb="16" le="78" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980">
<exp pvirg="true"/>
<mex lb="78" cb="16" le="78" ce="20" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980" nm="findFirstPredOperandIdx" arrow="1">
<n32 lb="78" cb="16">
<drx lb="78" cb="16" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="79" cb="5" le="80" ce="32" pvirg="true">
<co lb="79" cb="12" le="80" ce="32">
<exp pvirg="true"/>
<xop lb="79" cb="12" le="79" ce="21" kind="!=">
<n32 lb="79" cb="12">
<drx lb="79" cb="12" kind="lvalue" nm="PIdx"/>
</n32>
<uo lb="79" cb="20" le="79" ce="21" kind="-">
<n45 lb="79" cb="21">
<flit/>
</n45>
</uo>
</xop>
<ocast lb="79" cb="25" le="79" ce="71">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<mce lb="79" cb="43" le="79" ce="71" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="79" cb="43" le="79" ce="64" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<mce lb="79" cb="43" le="79" ce="62" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="79" cb="43" le="79" ce="47" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="79" cb="43">
<drx lb="79" cb="43" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="79" cb="58">
<n32 lb="79" cb="58">
<drx lb="79" cb="58" kind="lvalue" nm="PIdx"/>
</n32>
</n32>
</mce>
</mex>
</mce>
</ocast>
<drx lb="80" cb="25" le="80" ce="32" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
</co>
</rx>
</u>

</Stmt>
</m>
<m name="PredicateInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_e68b8ad76131b469c2d5c22a8ea2efcb" file="3" linestart="83" lineend="84" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_630273f169d575084e90e7093476adb7" file="3" linestart="86" lineend="87" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="DefinesPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_9e5a8a7d3e46bc6dcbc6a370158cac06" file="3" linestart="89" lineend="90" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicable" id="b08ee5109a4d2aea3d861667cfd23aaf_033980b82cd518bf519e5ba66df4519b" file="3" linestart="92" lineend="92" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetInstSizeInBytes" id="b08ee5109a4d2aea3d861667cfd23aaf_4223c4d00c91f9e5ed0b3323074a5146" file="3" linestart="96" lineend="96" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_63ed2028d4c93e946daa837d5aa92f96" file="3" linestart="98" lineend="99" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_10ca77785f5e6b8dcd9c6ae6d7706feb" file="3" linestart="100" lineend="101" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlotPostFE" id="b08ee5109a4d2aea3d861667cfd23aaf_04da453dfdbb0a3a5ad99e5831861c49" file="3" linestart="102" lineend="103" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlotPostFE" id="b08ee5109a4d2aea3d861667cfd23aaf_a067f0e6e16141e89176bba5ca3792d0" file="3" linestart="104" lineend="105" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="b08ee5109a4d2aea3d861667cfd23aaf_cdd150e1a8aa163e70d0d99e19d4fd0a" file="3" linestart="107" lineend="109" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_f6b65f8fad4cbe8dc56b47c048c6481b" file="3" linestart="111" lineend="115" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_e572d0726dddadb7c47e79c0cb1cfdc3" file="3" linestart="117" lineend="121" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="b08ee5109a4d2aea3d861667cfd23aaf_113ce65760d4c7d30eb9caa7a1d47f02" file="3" linestart="123" lineend="123" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="reMaterialize" id="b08ee5109a4d2aea3d861667cfd23aaf_1db97dbd67575cbf5f88e6bbb067666a" file="3" linestart="125" lineend="128" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Orig" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="duplicate" id="b08ee5109a4d2aea3d861667cfd23aaf_798b5bcc6f6cd5118e0ecc09a2cef5a9" file="3" linestart="130" lineend="131" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="Orig" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_d4e358df87d30e9a4b37615724366f5d" file="3" linestart="133" lineend="134" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="134" cb="41"/>

</Stmt>
</p>
</m>
<m name="AddDReg" id="b08ee5109a4d2aea3d861667cfd23aaf_419bb5c9d8bf0ff62f317d2d322ebc59" file="3" linestart="136" lineend="138" access="public">
<fpt const="true" proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="State" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="produceSameValue" id="b08ee5109a4d2aea3d861667cfd23aaf_dcf403a1f3fbd923e6764e7f96ef433f" file="3" linestart="140" lineend="141" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI0" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI1" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="areLoadsFromSameBasePtr" id="b08ee5109a4d2aea3d861667cfd23aaf_33a1e457979f3ce362bc630d946b82af" file="3" linestart="148" lineend="149" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="shouldScheduleLoadsNear" id="b08ee5109a4d2aea3d861667cfd23aaf_60fd89107641ec10b595f3d68e4d2c74" file="3" linestart="159" lineend="161" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSchedulingBoundary" id="b08ee5109a4d2aea3d861667cfd23aaf_3eca83998048c319e5c7afb0d96d630d" file="3" linestart="163" lineend="165" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_1884d8c7711cc83461a464294c15baaf" file="3" linestart="167" lineend="169" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_59cd131a44046cae2d60437ac97b86e0" file="3" linestart="171" lineend="174" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToDupForIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_d874d8bce7eb07615f86c78f23707932" file="3" linestart="176" lineend="179" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="177" cb="80" le="179" ce="3">
<rx lb="178" cb="5" le="178" ce="25" pvirg="true">
<xop lb="178" cb="12" le="178" ce="25" kind="==">
<n32 lb="178" cb="12">
<drx lb="178" cb="12" kind="lvalue" nm="NumCycles"/>
</n32>
<n32 lb="178" cb="25">
<n45 lb="178" cb="25">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToUnpredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_e865666f1198eb066bba38ec1a810673" file="3" linestart="181" lineend="182" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeCompare" id="b08ee5109a4d2aea3d861667cfd23aaf_d234e00c488b2587ec715aed612484b2" file="3" linestart="188" lineend="190" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeCompareInstr" id="b08ee5109a4d2aea3d861667cfd23aaf_bd79df586a417fbad2d7751239150ba3" file="3" linestart="196" lineend="198" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="CmpInstr" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeSelect" id="b08ee5109a4d2aea3d861667cfd23aaf_ff32ddb33fb3f0334c6053e56c18d9e8" file="3" linestart="200" lineend="203" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FalseOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Optimizable" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeSelect" id="b08ee5109a4d2aea3d861667cfd23aaf_e572885b137e4204957cde8ca79ab413" file="3" linestart="205" lineend="205" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="FoldImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_752a3b7298273d53b5dac2d7e3670906" file="3" linestart="209" lineend="210" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="UseMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNumMicroOps" id="b08ee5109a4d2aea3d861667cfd23aaf_96ca998544a6b83bbef5da2da2a1a678" file="3" linestart="212" lineend="213" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_c9e0d772d35e0c24777b0fbd5522417f" file="3" linestart="215" lineend="218" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_8142b5e5562b618da2268d182600f4b9" file="3" linestart="219" lineend="221" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getExecutionDomain" id="b08ee5109a4d2aea3d861667cfd23aaf_3c90181f1cde81654e5e885a076037b4" file="3" linestart="224" lineend="225" access="public">
<fpt const="true" proto="std::pair&lt;uint16_t, uint16_t&gt;">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="setExecutionDomain" id="b08ee5109a4d2aea3d861667cfd23aaf_24030f2b8e4056038c0c5c47a78f9e4f" file="3" linestart="226" lineend="226" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Domain" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPartialRegUpdateClearance" id="b08ee5109a4d2aea3d861667cfd23aaf_083cbb6a805be70f7ac6069a486b6d40" file="3" linestart="228" lineend="229" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="breakPartialRegDependency" id="b08ee5109a4d2aea3d861667cfd23aaf_b9a758d154491b58adc40084cde6d6d3" file="3" linestart="230" lineend="231" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getUnconditionalBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_80bfb4703c02a96f93c51e06b9077faa" file="3" linestart="233" lineend="235" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Branch" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BranchTarget" proto="const llvm::MCSymbolRefExpr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTrap" id="b08ee5109a4d2aea3d861667cfd23aaf_614a387a162911293003b51b99485b26" file="3" linestart="237" lineend="237" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNumLDMAddresses" id="b08ee5109a4d2aea3d861667cfd23aaf_9d951640c907b095c396461b6806ef92" file="3" linestart="240" lineend="240" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getInstBundleLength" id="b08ee5109a4d2aea3d861667cfd23aaf_ca7aecfb263c76fe10193038497910fa" file="3" linestart="243" lineend="243" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVLDMDefCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_c67318a2a424cf6dfa5ae5dee7fefd8a" file="3" linestart="245" lineend="248" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLDMDefCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_4b866064187d8206cd6c01dc4d159f70" file="3" linestart="249" lineend="252" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVSTMUseCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_a577a6640877e7f3bc8b62f593cb46be" file="3" linestart="253" lineend="256" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSTMUseCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_dc41415991f0871ece95b5d74786de99" file="3" linestart="257" lineend="260" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_6a8c9028304167985db3758e16099534" file="3" linestart="261" lineend="265" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPredicationCost" id="b08ee5109a4d2aea3d861667cfd23aaf_ec586bea9376276af6ccd33860fa25ae" file="3" linestart="267" lineend="267" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_1bdbd2d383fe5cf6ead1841165df7057" file="3" linestart="269" lineend="271" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="271" cb="49">
<n16 lb="271" cb="49">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_6d9887a6af3930ddc99ff96b76f6c203" file="3" linestart="273" lineend="274" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Node" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasHighOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_53b49f6cbee5b15839df22d1342d785f" file="3" linestart="276" lineend="280" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasLowDefLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_707b73188f05282f148b007a498c20ff" file="3" linestart="281" lineend="283" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="verifyInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_dd1361175a342cd1320f58caf48f7487" file="3" linestart="286" lineend="287" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<fl name="MLxEntryMap" id="b08ee5109a4d2aea3d861667cfd23aaf_f95e1214b39abeae24567f7f997d22d7" file="3" linestart="294" lineend="294" access="private" proto="DenseMap&lt;unsigned int, unsigned int&gt;">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</fl>
<fl name="MLxHazardOpcodes" id="b08ee5109a4d2aea3d861667cfd23aaf_bf546955499a8ed977ea75cd28177af2" file="3" linestart="298" lineend="298" access="private" proto="SmallSet&lt;unsigned int, 16&gt;">
<tss>
<templatebase id="9c4b9327ad3220f2da72620c85b94779_cb64119211184d7bf0be7312d49d306a"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="298" cb="22">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fl>
<Decl access="public"/>
<m name="isFpMLxInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_93e81b58bf2380a7776030b385f0a84c" file="3" linestart="303" lineend="305" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="303" cb="50" le="305" ce="3">
<rx lb="304" cb="5" le="304" ce="36" pvirg="true">
<n32 lb="304" cb="12" le="304" ce="36">
<mce lb="304" cb="12" le="304" ce="36" nbparm="1" id="a2e0511a2f7df2d0d224b4855fe9d8ec_9711c5cd7bede1743cf6ca03a538d14f">
<exp pvirg="true"/>
<mex lb="304" cb="12" le="304" ce="24" id="a2e0511a2f7df2d0d224b4855fe9d8ec_9711c5cd7bede1743cf6ca03a538d14f" nm="count" point="1">
<n32 lb="304" cb="12">
<mex lb="304" cb="12" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_f95e1214b39abeae24567f7f997d22d7" nm="MLxEntryMap" arrow="1">
<n19 lb="304" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="304" cb="30">
<drx lb="304" cb="30" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isFpMLxInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_4913fc11333655a8599e5682980003d2" file="3" linestart="310" lineend="312" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MulOpc" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddSubOpc" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NegAcc" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="HasLane" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="canCauseFpMLxStall" id="b08ee5109a4d2aea3d861667cfd23aaf_4fd40630aceeaf2c3ab9bd0cd713e364" file="3" linestart="317" lineend="319" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="317" cb="50" le="319" ce="3">
<rx lb="318" cb="5" le="318" ce="41" pvirg="true">
<n32 lb="318" cb="12" le="318" ce="41">
<mce lb="318" cb="12" le="318" ce="41" nbparm="1" id="9c4b9327ad3220f2da72620c85b94779_38ffe617e9942ed40d52f55f0a5728f0">
<exp pvirg="true"/>
<mex lb="318" cb="12" le="318" ce="29" id="9c4b9327ad3220f2da72620c85b94779_38ffe617e9942ed40d52f55f0a5728f0" nm="count" point="1">
<mex lb="318" cb="12" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_bf546955499a8ed977ea75cd28177af2" nm="MLxHazardOpcodes" arrow="1">
<n19 lb="318" cb="12"/>
</mex>
</mex>
<n32 lb="318" cb="35">
<drx lb="318" cb="35" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isSwiftFastImmShift" id="b08ee5109a4d2aea3d861667cfd23aaf_3a50299840b29bbd42cdb0c2c50bdbd1" file="3" linestart="323" lineend="323" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="b08ee5109a4d2aea3d861667cfd23aaf_85551f7e54d696de7165e9a68c7b2365" file="3" linestart="30" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::ARMBaseInstrInfo &amp;">
<lrf>
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_09d0e831f171f57715d99dbcdca925b5" file="3" linestart="30" lineend="30" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_11eff19d984386bc344027d773e8b680" file="3" linestart="30" lineend="30" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_1a3112830b68d722627d53c83bf8e712" file="3" linestart="30" lineend="30" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::ARMBaseInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="AddDefaultPred" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" file="3" linestart="326" lineend="329" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="327" cb="75" le="329" ce="1">
<rx lb="328" cb="3" le="328" ce="49" pvirg="true">
<mce lb="328" cb="10" le="328" ce="49" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="328" cb="10" le="328" ce="41" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="328" cb="10" le="328" ce="39" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="328" cb="10" le="328" ce="14" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<drx lb="328" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<ocast lb="328" cb="21" le="328" ce="37">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="328" cb="30" le="328" ce="37">
<drx lb="328" cb="30" le="328" ce="37" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
</n32>
</ocast>
</mce>
</mex>
<n32 lb="328" cb="48">
<n45 lb="328" cb="48">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="AddDefaultCC" id="b08ee5109a4d2aea3d861667cfd23aaf_2ae9b50a8637e04bfd6de44de8699422" file="3" linestart="331" lineend="334" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="332" cb="73" le="334" ce="1">
<rx lb="333" cb="3" le="333" ce="22" pvirg="true">
<mce lb="333" cb="10" le="333" ce="22" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="333" cb="10" le="333" ce="14" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<drx lb="333" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="333" cb="21">
<n45 lb="333" cb="21">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="AddDefaultT1CC" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" file="3" linestart="336" lineend="340" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isDead" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="338" cb="57"/>

</Stmt>
</p>
<Stmt>
<u lb="338" cb="64" le="340" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="AddNoT1CC" id="b08ee5109a4d2aea3d861667cfd23aaf_0e639af006d6c244e4b38745514c812b" file="3" linestart="342" lineend="345" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="343" cb="70" le="345" ce="1">
<rx lb="344" cb="3" le="344" ce="22" pvirg="true">
<mce lb="344" cb="10" le="344" ce="22" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="344" cb="10" le="344" ce="14" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<drx lb="344" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="344" cb="21">
<n45 lb="344" cb="21">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isUncondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_eeac0935dc8e3ea4dc3d48b2cbfe272d" file="3" linestart="347" lineend="350" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="348" cb="36" le="350" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isCondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_907d5f29e8a04db5e52eaebba50cfae7" file="3" linestart="352" lineend="355" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="353" cb="34" le="355" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isJumpTableBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_2d681af812495807ec81a29de3bcc82f" file="3" linestart="357" lineend="361" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="358" cb="39" le="361" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isIndirectBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_116f4e4218bec94388ff44f6c1b6a67e" file="3" linestart="363" lineend="366" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="364" cb="38" le="366" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isPopOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_562f08178650d13ae753131d5290631f" file="3" linestart="368" lineend="372" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="368" cb="41" le="372" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isPushOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_29dec473fbe17d739577388a71c2d244" file="3" linestart="374" lineend="377" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="374" cb="42" le="377" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="getInstrPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_efd737dd346494c2c244fb0efd62d2bd" file="3" linestart="382" lineend="382" access="none">
<fpt proto="ARMCC::CondCodes">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="getMatchingCondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_d3ea4f90b223ff4ae351ebc564291fa1" file="3" linestart="384" lineend="384" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="canFoldARMInstrIntoMOVCC" id="b08ee5109a4d2aea3d861667cfd23aaf_88572a1e2484df1af1928b001aab90a2" file="3" linestart="388" lineend="390" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="convertAddSubFlagsOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_5ce5433a84adb441c128d1d5157dc3ce" file="3" linestart="395" lineend="395" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="OldOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitARMRegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_35e5dc4ad924bf8c189374821815e468" file="3" linestart="400" lineend="404" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="404" cb="78">
<n45 lb="404" cb="78">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitT2RegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_77dbff3f15a82b4b4d36555a210507d0" file="3" linestart="406" lineend="410" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="410" cb="77">
<n45 lb="410" cb="77">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitThumbRegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_63f33c314b344b719de1cab359221c13" file="3" linestart="411" lineend="416" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::ARMBaseRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="416" cb="51">
<n45 lb="416" cb="51">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="tryFoldSPUpdateIntoPushPop" id="b08ee5109a4d2aea3d861667cfd23aaf_84064f49860293579d6490700854f9ac" file="3" linestart="423" lineend="425" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Subtarget" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="rewriteARMFrameIndex" id="b08ee5109a4d2aea3d861667cfd23aaf_0a2d42eb6a3e81ff5074f8f37f07b4a0" file="3" linestart="431" lineend="433" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="rewriteT2FrameIndex" id="b08ee5109a4d2aea3d861667cfd23aaf_7f964122207da9e2f201a309671b38ec" file="3" linestart="435" lineend="437" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="14" e="12"/>
<c f="4" b="28" e="28"/>
<c f="4" b="29" e="28"/>
<c f="4" b="36" e="36"/>
<c f="4" b="37" e="37"/>
<c f="4" b="38" e="37"/>
<c f="4" b="46" e="46"/>
<c f="4" b="47" e="46"/>
<c f="4" b="57" e="57"/>
<c f="4" b="58" e="57"/>
<c f="4" b="87" e="87"/>
<c f="4" b="88" e="87"/>
<c f="4" b="90" e="90"/>
<c f="4" b="91" e="91"/>
<c f="4" b="92" e="92"/>
<c f="4" b="93" e="92"/>
<c f="4" b="95" e="95"/>
<c f="4" b="96" e="95"/>
<c f="4" b="98" e="98"/>
<c f="4" b="99" e="98"/>
<c f="4" b="102" e="102"/>
<c f="4" b="103" e="102"/>
<c f="4" b="108" e="108"/>
<c f="4" b="109" e="109"/>
<c f="4" b="110" e="110"/>
<c f="4" b="111" e="111"/>
<c f="4" b="112" e="112"/>
<c f="4" b="113" e="113"/>
<c f="4" b="114" e="114"/>
<c f="4" b="115" e="115"/>
<c f="4" b="116" e="115"/>
<c f="4" b="160" e="160"/>
<c f="4" b="161" e="160"/>
<c f="4" b="167" e="167"/>
<c f="4" b="168" e="168"/>
<c f="4" b="169" e="168"/>
<c f="4" b="176" e="176"/>
<c f="4" b="177" e="176"/>
<c f="4" b="191" e="191"/>
<c f="4" b="192" e="191"/>
<c f="4" b="200" e="200"/>
<c f="4" b="202" e="200"/>
</Comments>
<Macros>
<m f="4" bl="38" bc="8" el="38" ec="8"/>
<m f="4" bl="53" bc="8" el="53" ec="8"/>
<m f="4" bl="64" bc="8" el="64" ec="8"/>
<m f="4" bl="75" bc="8" el="75" ec="8"/>
</Macros>
<ns name="llvm" id="4302766d6a218e79b639aed08b6e6733_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="23" lineend="200" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="4302766d6a218e79b639aed08b6e6733_3177358262ca7f653e8cfe41aac6f52e" file="4" linestart="24" lineend="24" previous="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
<cr namespace="llvm" access="none" kind="class" name="ARMBaseInstrInfo" id="4302766d6a218e79b639aed08b6e6733_9b505b831079eb1a273b49419189db5b" file="4" linestart="25" lineend="25" previous="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
<cr namespace="llvm" access="none" kind="class" name="Type" id="4302766d6a218e79b639aed08b6e6733_d6c20ee283eba2625d36bfe294cf1c80" file="4" linestart="26" lineend="26" previous="6579c43c30a3bddd6e7625172027d12e_d6c20ee283eba2625d36bfe294cf1c80"/>
<ns name="ARMRI" id="4302766d6a218e79b639aed08b6e6733_1cd13529384aba6fba56d81e4abe4e10" file="4" linestart="29" lineend="34">
<e namespace="llvm.ARMRI" access="none" name="" id="4302766d6a218e79b639aed08b6e6733_b8b416ed5f4f9ef1d20a8edbd80fea90" file="4" linestart="30" lineend="33" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="RegPairOdd" id="4302766d6a218e79b639aed08b6e6733_ac258bfa25031e3b33879e68bf76d50d" file="4" linestart="31" lineend="31">
<et>
<e id="4302766d6a218e79b639aed08b6e6733_b8b416ed5f4f9ef1d20a8edbd80fea90"/>
</et>
<Stmt>
<n45 lb="31" cb="19">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="RegPairEven" id="4302766d6a218e79b639aed08b6e6733_23e6fb2faf273933eef59eb2fca2d974" file="4" linestart="32" lineend="32">
<et>
<e id="4302766d6a218e79b639aed08b6e6733_b8b416ed5f4f9ef1d20a8edbd80fea90"/>
</et>
<Stmt>
<n45 lb="32" cb="19">
<flit/>
</n45>

</Stmt>
</ec>
</e>
</ns>
<f namespace="llvm" name="isARMArea1Register" id="4302766d6a218e79b639aed08b6e6733_e139852eeba8765bd63c1b4aafdf8ae8" file="4" linestart="38" lineend="51" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isIOS" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="38" cb="65" le="51" ce="1">
<sy lb="40" cb="3" le="50" ce="3">
<n32 lb="40" cb="11">
<drx lb="40" cb="11" kind="lvalue" nm="Reg"/>
</n32>
<u lb="40" cb="16" le="50" ce="3">
<rx lb="44" cb="7" le="44" ce="14" pvirg="true">
<n9 lb="44" cb="14"/>
</rx>
<rx lb="47" cb="7" le="47" ce="15" pvirg="true">
<uo lb="47" cb="14" le="47" ce="15" kind="!">
<n32 lb="47" cb="15">
<drx lb="47" cb="15" kind="lvalue" nm="isIOS"/>
</n32>
</uo>
</rx>
<dx lb="48" cb="5" le="49" ce="14">
<rx lb="49" cb="7" le="49" ce="14" pvirg="true">
<n9 lb="49" cb="14"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isARMArea2Register" id="4302766d6a218e79b639aed08b6e6733_c610af545ed235006fbde383ac49c1c7" file="4" linestart="53" lineend="62" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isIOS" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="53" cb="65" le="62" ce="1">
<sy lb="55" cb="3" le="61" ce="3">
<n32 lb="55" cb="11">
<drx lb="55" cb="11" kind="lvalue" nm="Reg"/>
</n32>
<u lb="55" cb="16" le="61" ce="3">
<rx lb="58" cb="7" le="58" ce="14" pvirg="true">
<n32 lb="58" cb="14">
<drx lb="58" cb="14" kind="lvalue" nm="isIOS"/>
</n32>
</rx>
<dx lb="59" cb="5" le="60" ce="14">
<rx lb="60" cb="7" le="60" ce="14" pvirg="true">
<n9 lb="60" cb="14"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isARMArea3Register" id="4302766d6a218e79b639aed08b6e6733_46bf054b59014d93a18f7fcea138db4a" file="4" linestart="64" lineend="73" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isIOS" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="64" cb="65" le="73" ce="1">
<sy lb="66" cb="3" le="72" ce="3">
<n32 lb="66" cb="11">
<drx lb="66" cb="11" kind="lvalue" nm="Reg"/>
</n32>
<u lb="66" cb="16" le="72" ce="3">
<rx lb="69" cb="7" le="69" ce="14" pvirg="true">
<n9 lb="69" cb="14"/>
</rx>
<dx lb="70" cb="5" le="71" ce="14">
<rx lb="71" cb="7" le="71" ce="14" pvirg="true">
<n9 lb="71" cb="14"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isCalleeSavedRegister" id="4302766d6a218e79b639aed08b6e6733_2df716084598713b7dd73bd53beb91bc" file="4" linestart="75" lineend="81" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="CSRegs" proto="const MCPhysReg *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="76" cb="67" le="81" ce="1">
<fx lb="77" cb="3" le="79" ce="14">
<dst lb="77" cb="8" le="77" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="77" cb="21">
<n45 lb="77" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<n32 lb="77" cb="24" le="77" ce="32">
<n32 lb="77" cb="24" le="77" ce="32">
<n2 lb="77" cb="24" le="77" ce="32">
<exp pvirg="true"/>
<n32 lb="77" cb="24">
<drx lb="77" cb="24" kind="lvalue" nm="CSRegs"/>
</n32>
<n32 lb="77" cb="31">
<drx lb="77" cb="31" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
<uo lb="77" cb="35" le="77" ce="37" kind="++">
<drx lb="77" cb="37" kind="lvalue" nm="i"/>
</uo>
<if lb="78" cb="5" le="79" ce="14">
<xop lb="78" cb="9" le="78" ce="24" kind="==">
<n32 lb="78" cb="9">
<drx lb="78" cb="9" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="78" cb="16" le="78" ce="24">
<n32 lb="78" cb="16" le="78" ce="24">
<n2 lb="78" cb="16" le="78" ce="24">
<exp pvirg="true"/>
<n32 lb="78" cb="16">
<drx lb="78" cb="16" kind="lvalue" nm="CSRegs"/>
</n32>
<n32 lb="78" cb="23">
<drx lb="78" cb="23" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
</xop>
<rx lb="79" cb="7" le="79" ce="14" pvirg="true">
<n9 lb="79" cb="14"/>
</rx>
</if>
</fx>
<rx lb="80" cb="3" le="80" ce="10" pvirg="true">
<n9 lb="80" cb="10"/>
</rx>
</u>

</Stmt>
</f>
<cr namespace="llvm" access="none" depth="0" kind="class" name="ARMBaseRegisterInfo" id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14" file="4" linestart="83" lineend="198" previous="b08ee5109a4d2aea3d861667cfd23aaf_f6e17bef111765358104a716f11a8f14">
<cr access="public" kind="class" name="ARMBaseRegisterInfo" id="4302766d6a218e79b639aed08b6e6733_799c03709b52c770dbe29f9c2b2c43a3" file="4" linestart="83" lineend="83"/>
<Decl access="protected"/>
<fl name="STI" id="4302766d6a218e79b639aed08b6e6733_a33fd5985a1b00e77e7778e50a6c5b16" file="4" linestart="85" lineend="85" isLiteral="true" isRef="true" access="protected" proto="const llvm::ARMSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="FramePtr" id="4302766d6a218e79b639aed08b6e6733_d282ad69122cdf730a705666d7badc91" file="4" linestart="88" lineend="88" isLiteral="true" access="protected" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="BasePtr" id="4302766d6a218e79b639aed08b6e6733_4ea3e7f1b9001261f5259170f8cc7ac7" file="4" linestart="93" lineend="93" isLiteral="true" access="protected" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<c name="ARMBaseRegisterInfo" id="4302766d6a218e79b639aed08b6e6733_d4db5be33c28b6c04a3f423ee3278e6f" file="4" linestart="96" lineend="96" explicit="true" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getOpcode" id="4302766d6a218e79b639aed08b6e6733_b2790fc9d9a85beb106ada24d47befd6" file="4" linestart="99" lineend="99" access="protected">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<m name="getCalleeSavedRegs" id="4302766d6a218e79b639aed08b6e6733_d256abb13c3fe0df6fe90e4bc3dd436c" file="4" linestart="103" lineend="104" access="public">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="104" cb="50">
<n16 lb="104" cb="50">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getCallPreservedMask" id="4302766d6a218e79b639aed08b6e6733_1bc6a18caf5db5e6418309b6deb402b1" file="4" linestart="105" lineend="105" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="" proto="CallingConv::ID" isLiteral="true" access2="none">
<ety>
<et>
<e id="8d7648b74ebb60b0c742608d854a127a_c43d1a3bd0f94b25c345cddff07f0aca"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNoPreservedMask" id="4302766d6a218e79b639aed08b6e6733_01a09fb687b26a4a759f95a971b19334" file="4" linestart="106" lineend="106" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
</m>
<m name="getThisReturnPreservedMask" id="4302766d6a218e79b639aed08b6e6733_c943904852e61e93434b6ac1b4b5dfdf" file="4" linestart="116" lineend="116" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="" proto="CallingConv::ID" isLiteral="true" access2="none">
<ety>
<et>
<e id="8d7648b74ebb60b0c742608d854a127a_c43d1a3bd0f94b25c345cddff07f0aca"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getReservedRegs" id="4302766d6a218e79b639aed08b6e6733_fb0bfa594b29d0377e16e7b9af38e866" file="4" linestart="118" lineend="118" access="public">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPointerRegClass" id="4302766d6a218e79b639aed08b6e6733_7d6140ba2f2ff32bf6109d135974587c" file="4" linestart="120" lineend="122" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="122" cb="38">
<n45 lb="122" cb="38">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="getCrossCopyRegClass" id="4302766d6a218e79b639aed08b6e6733_3eb2a8a0ca1e716dddc367c8bb430c4a" file="4" linestart="123" lineend="124" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLargestLegalSuperClass" id="4302766d6a218e79b639aed08b6e6733_43c4e492ce6e2db2868758b12eba30cd" file="4" linestart="126" lineend="127" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegPressureLimit" id="4302766d6a218e79b639aed08b6e6733_b6ba451c8fe1e21d6eeacaa65cb2b43f" file="4" linestart="129" lineend="130" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegAllocationHints" id="4302766d6a218e79b639aed08b6e6733_d0074f54063601e933040420ffe92aa8" file="4" linestart="132" lineend="136" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="VirtReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Order" proto="ArrayRef&lt;MCPhysReg&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="Hints" proto="SmallVectorImpl&lt;MCPhysReg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="59642fb74cf5b58f433a7bdcb6c661d2_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VRM" proto="const llvm::VirtRegMap *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_9930feeb2addcb2bae361a355c2bc8dd"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="UpdateRegAllocHint" id="4302766d6a218e79b639aed08b6e6733_7fc22c22f892a00fac549c42d23161f6" file="4" linestart="138" lineend="139" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NewReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="avoidWriteAfterWrite" id="4302766d6a218e79b639aed08b6e6733_4cca16d0ae4f98f60637dfeed5f33369" file="4" linestart="141" lineend="141" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasBasePointer" id="4302766d6a218e79b639aed08b6e6733_8fdb5ceccd5320cb9f74a72e31406872" file="4" linestart="143" lineend="143" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="canRealignStack" id="4302766d6a218e79b639aed08b6e6733_5298e3859ce9fcfe7964611ee6f5a8fc" file="4" linestart="145" lineend="145" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="needsStackRealignment" id="4302766d6a218e79b639aed08b6e6733_de154c5a2bfb24bf4b8c846947f2b776" file="4" linestart="146" lineend="146" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameIndexInstrOffset" id="4302766d6a218e79b639aed08b6e6733_5cfebf4444e8898402397544098f8293" file="4" linestart="147" lineend="148" access="public">
<fpt const="true" proto="int64_t">
<Tdef>
<bt name="long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="needsFrameBaseReg" id="4302766d6a218e79b639aed08b6e6733_4edeb785ea3542a8b75c390f65ea9447" file="4" linestart="149" lineend="149" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="materializeFrameBaseRegister" id="4302766d6a218e79b639aed08b6e6733_669e962016ebf08edbc6f64905b89e13" file="4" linestart="150" lineend="152" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="resolveFrameIndex" id="4302766d6a218e79b639aed08b6e6733_384b9ff49e53dbc2e34a2f06ad9d0e01" file="4" linestart="153" lineend="154" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFrameOffsetLegal" id="4302766d6a218e79b639aed08b6e6733_3887933b990f9b1d9d51beeb9d67f98d" file="4" linestart="155" lineend="156" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="cannotEliminateFrame" id="4302766d6a218e79b639aed08b6e6733_f07704c6ae328e994c7ef829bad7b990" file="4" linestart="158" lineend="158" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameRegister" id="4302766d6a218e79b639aed08b6e6733_ce6961e4a07f885dfe19780953ef76c1" file="4" linestart="161" lineend="161" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBaseRegister" id="4302766d6a218e79b639aed08b6e6733_b206fafa863dbfc95ad64dd282785bde" file="4" linestart="162" lineend="162" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="162" cb="36" le="162" ce="54">
<rx lb="162" cb="38" le="162" ce="45" pvirg="true">
<n32 lb="162" cb="45">
<mex lb="162" cb="45" kind="lvalue" id="4302766d6a218e79b639aed08b6e6733_4ea3e7f1b9001261f5259170f8cc7ac7" nm="BasePtr" arrow="1">
<n19 lb="162" cb="45"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLowRegister" id="4302766d6a218e79b639aed08b6e6733_f9d4457c52d1cf283cb61714d623b56f" file="4" linestart="164" lineend="164" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitLoadConstPool" id="4302766d6a218e79b639aed08b6e6733_2b4374658524ee9aeb6be593ffb162c8" file="4" linestart="169" lineend="174" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Val" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" init="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>
<drx lb="172" cb="67" le="172" ce="74" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="173" cb="53">
<n45 lb="173" cb="53">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="174" cb="53" le="174" ce="67">
<drx lb="174" cb="53" le="174" ce="67" id="d038367435b7928d04997491e912d58d_25447d18a702efb632f34b281c65e4a9" nm="NoFlags"/>
</n32>

</Stmt>
</p>
</m>
<m name="mayOverrideLocalAssignment" id="4302766d6a218e79b639aed08b6e6733_1076fbdfeff622ce8d48c41968c74e7c" file="4" linestart="177" lineend="177" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="requiresRegisterScavenging" id="4302766d6a218e79b639aed08b6e6733_5c7d13062bfac39ac025d497007061d8" file="4" linestart="179" lineend="179" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="trackLivenessAfterRegAlloc" id="4302766d6a218e79b639aed08b6e6733_4a9d9220bab106052831ec559d987171" file="4" linestart="181" lineend="181" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresFrameIndexScavenging" id="4302766d6a218e79b639aed08b6e6733_478d7f7e851168d8c816849dfbba7d09" file="4" linestart="183" lineend="183" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresVirtualBaseRegisters" id="4302766d6a218e79b639aed08b6e6733_01ba17d39b654b9d75ed3b6946d778bf" file="4" linestart="185" lineend="185" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="4302766d6a218e79b639aed08b6e6733_cbcfe222536cc948830d778b67ff9233" file="4" linestart="187" lineend="189" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>
<n32 lb="189" cb="47">
<n16 lb="189" cb="47">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="shouldCoalesce" id="4302766d6a218e79b639aed08b6e6733_f9252aba04e4ab3eaa05ca46bba14c04" file="4" linestart="192" lineend="197" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DstSubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NewRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="4302766d6a218e79b639aed08b6e6733_b5e86f8f38657338e9eb924c58d980d1" file="4" linestart="83" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::ARMBaseRegisterInfo &amp;">
<lrf>
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::ARMBaseRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMBaseRegisterInfo" id="4302766d6a218e79b639aed08b6e6733_ebe82716e2fce49709637882cf3b76f8" file="4" linestart="83" lineend="83" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="4a88e944030a25e573af1d8a7f6b904d_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="39" lineend="39"/>
<ns name="" id="4a88e944030a25e573af1d8a7f6b904d_43bdcff846069eec8f780891b4754c4e" file="1" linestart="43" lineend="130">
<cr namespace="anonymous_namespace{a15sdoptimizer.cpp}" access="none" depth="3" kind="struct" name="A15SDOptimizer" id="4a88e944030a25e573af1d8a7f6b904d_91ab33bcb62a1b16b171057556ec376b" file="1" linestart="44" lineend="128">
<base access="public">
<rt>
<cr id="76fdd02034ba5b9263bf1be865e9c7f6_96819381490f736e22cf504e136c5258"/>
</rt>
</base>
<cr access="public" kind="struct" name="A15SDOptimizer" id="4a88e944030a25e573af1d8a7f6b904d_a9f4d74aa29c508757ef4c59a0e03971" file="1" linestart="44" lineend="44"/>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="4a88e944030a25e573af1d8a7f6b904d_22db71f9c4fce35d3f4e46cd5565cdc9" file="1" linestart="45" lineend="45" storage="static" access2="public">
<bt name="char"/>
<Stmt>

</Stmt>
</v>
<c name="A15SDOptimizer" id="4a88e944030a25e573af1d8a7f6b904d_0499a0f2e10d7b29d3a9d139b4d75d3c" file="1" linestart="46" lineend="46" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="46" cb="24" le="46" ce="46">
<typeptr id="76fdd02034ba5b9263bf1be865e9c7f6_a3165b08feba5b64e55f284c5cab00d8"/>
<temp/>
<drx lb="46" cb="44" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_22db71f9c4fce35d3f4e46cd5565cdc9" nm="ID"/>
</n10>

</BaseInit>
<Stmt>
<u lb="46" cb="48" le="46" ce="49"/>

</Stmt>
</c>
<m name="runOnMachineFunction" id="4a88e944030a25e573af1d8a7f6b904d_e758fc755ec15a45a5c58081304baf12" file="1" linestart="48" lineend="48" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fn" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPassName" id="4a88e944030a25e573af1d8a7f6b904d_75463ae3c0cd9d36e33c432f3f685dc3" file="1" linestart="50" lineend="52" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="50" cb="46" le="52" ce="5">
<rx lb="51" cb="7" le="51" ce="14" pvirg="true">
<n32 lb="51" cb="14">
<n52 lb="51" cb="14">
<slit/>
</n52>
</n32>
</rx>
</u>

</Stmt>
</m>
<Decl access="private"/>
<fl name="TII" id="4a88e944030a25e573af1d8a7f6b904d_306bb5d7a5c5692d4be9c8ff7fe99305" file="1" linestart="55" lineend="55" isPtr="true" isLiteral="true" access="private" proto="const llvm::ARMBaseInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="TRI" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" file="1" linestart="56" lineend="56" isPtr="true" isLiteral="true" access="private" proto="const llvm::TargetRegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="MRI" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" file="1" linestart="57" lineend="57" isPtr="true" isLiteral="true" access="private" proto="llvm::MachineRegisterInfo *">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
</fl>
<m name="runOnInstruction" id="4a88e944030a25e573af1d8a7f6b904d_79a77e077dec35c148cd0c6989708f12" file="1" linestart="59" lineend="59" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="createDupLane" id="4a88e944030a25e573af1d8a7f6b904d_97684451fb705f3c5b534e0e284d46c2" file="1" linestart="64" lineend="68" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="QPR" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="68" cb="37"/>

</Stmt>
</p>
</m>
<m name="createExtractSubreg" id="4a88e944030a25e573af1d8a7f6b904d_8b8e04766d3670f8489710294e6db56a" file="1" linestart="70" lineend="74" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="createVExt" id="4a88e944030a25e573af1d8a7f6b904d_e568397d11d6601df42aa4b23356e38b" file="1" linestart="76" lineend="79" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Ssub0" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Ssub1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="createRegSequence" id="4a88e944030a25e573af1d8a7f6b904d_a79cfd1d8b60aa94d951a16b5b1b5eb4" file="1" linestart="81" lineend="84" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="createInsertSubreg" id="4a88e944030a25e573af1d8a7f6b904d_b938942d9a2d80cfdc62c0e6699036f3" file="1" linestart="86" lineend="89" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ToInsert" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="createImplicitDef" id="4a88e944030a25e573af1d8a7f6b904d_e79e14a703525f6b5af395173a828eec" file="1" linestart="91" lineend="93" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesRegClass" id="4a88e944030a25e573af1d8a7f6b904d_7eaa44eb7a98644ddf3736ef122e5352" file="1" linestart="98" lineend="98" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasPartialWrite" id="4a88e944030a25e573af1d8a7f6b904d_7afe05d905c302bf9c101ec7fd3c7573" file="1" linestart="99" lineend="99" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getReadDPRs" id="4a88e944030a25e573af1d8a7f6b904d_f7c46b5cf04e747ce8d45bfb4964ccf1" file="1" linestart="100" lineend="100" access="private" hasbody="true">
<fpt proto="SmallVector&lt;unsigned int, 8&gt;">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="100" cb="27">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getDPRLaneFromSPR" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e" file="1" linestart="101" lineend="101" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="elideCopies" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" file="1" linestart="107" lineend="107" access="private" hasbody="true">
<fpt proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="elideCopiesAndPHIs" id="4a88e944030a25e573af1d8a7f6b904d_76060aa39b337001a09da4939e3db6cc" file="1" linestart="108" lineend="109" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Outs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeAllLanesPattern" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" file="1" linestart="114" lineend="114" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeSDPattern" id="4a88e944030a25e573af1d8a7f6b904d_dd24f226053cd3dcb0afcde8d418eb98" file="1" linestart="115" lineend="115" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPrefSPRLane" id="4a88e944030a25e573af1d8a7f6b904d_cb7e9d0a04cb1b0c6e661c6f80641e3e" file="1" linestart="116" lineend="116" access="private" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="eraseInstrWithNoUses" id="4a88e944030a25e573af1d8a7f6b904d_dab8572c0873b98d09e506973c1faa2d" file="1" linestart="121" lineend="121" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<fl name="Replacements" id="4a88e944030a25e573af1d8a7f6b904d_9ee99c980b11d1552b30fc0cb4390422" file="1" linestart="126" lineend="126" access="private" proto="std::map&lt;MachineInstr *, unsigned int&gt;">
<ety>
<tss>
<templatebase id="543b91aff9d74024059e00771cc90e52_af53dcb0381442ba69b706cfd90f0e4b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="DeadInstr" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" file="1" linestart="127" lineend="127" access="private" proto="std::set&lt;MachineInstr *&gt;">
<ety>
<tss>
<templatebase id="64af46afcc2890481e245e04528de1f6_30eed23d73cd29bf9c388847f6519859"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</fl>
<m name="operator=" id="4a88e944030a25e573af1d8a7f6b904d_ee8f4f2e0ea5fcb9046ff90f5f1cbaed" file="1" linestart="44" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::A15SDOptimizer &amp;">
<lrf>
<rt>
<cr id="4a88e944030a25e573af1d8a7f6b904d_91ab33bcb62a1b16b171057556ec376b"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::A15SDOptimizer &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a88e944030a25e573af1d8a7f6b904d_91ab33bcb62a1b16b171057556ec376b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~A15SDOptimizer" id="4a88e944030a25e573af1d8a7f6b904d_d8304300751fc3bfd7eadb59afa7c3fd" file="1" linestart="44" lineend="44" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="44" cb="10"/>

</Stmt>
</d>
<c name="A15SDOptimizer" id="4a88e944030a25e573af1d8a7f6b904d_92d96d7a899fd448c39c067e48b7210c" file="1" linestart="44" lineend="44" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::A15SDOptimizer &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a88e944030a25e573af1d8a7f6b904d_91ab33bcb62a1b16b171057556ec376b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="4a88e944030a25e573af1d8a7f6b904d_22db71f9c4fce35d3f4e46cd5565cdc9" file="1" linestart="129" lineend="129" previous="4a88e944030a25e573af1d8a7f6b904d_22db71f9c4fce35d3f4e46cd5565cdc9" storage="static" init="true" access2="public">
<bt name="char"/>
<Stmt>
<n32 lb="129" cb="29">
<n45 lb="129" cb="29">
<flit/>
</n45>
</n32>

</Stmt>
</v>
</ns>
<m name="usesRegClass" id="4a88e944030a25e573af1d8a7f6b904d_7eaa44eb7a98644ddf3736ef122e5352" file="1" linestart="133" lineend="143" previous="4a88e944030a25e573af1d8a7f6b904d_7eaa44eb7a98644ddf3736ef122e5352" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="134" cb="67" le="143" ce="1">
<if lb="135" cb="3" le="136" ce="12">
<uo lb="135" cb="7" le="135" ce="17" kind="!">
<mce lb="135" cb="8" le="135" ce="17" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="135" cb="8" le="135" ce="11" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="135" cb="8">
<drx lb="135" cb="8" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
<rx lb="136" cb="5" le="136" ce="12" pvirg="true">
<n9 lb="136" cb="12"/>
</rx>
</if>
<dst lb="137" cb="3" le="137" ce="29">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="137" cb="18" le="137" ce="28" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="137" cb="18" le="137" ce="21" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="137" cb="18">
<drx lb="137" cb="18" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="139" cb="3" le="142" ce="29" else="true" elselb="142" elsecb="5">
<ce lb="139" cb="7" le="139" ce="48" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="139" cb="7" le="139" ce="27">
<drx lb="139" cb="7" le="139" ce="27" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="139" cb="45">
<drx lb="139" cb="45" kind="lvalue" nm="Reg"/>
</n32>
</ce>
<rx lb="140" cb="5" le="140" ce="54" pvirg="true">
<mce lb="140" cb="12" le="140" ce="54" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_a3646977f0b1902fa7acb7dd331b55ab">
<exp pvirg="true"/>
<mex lb="140" cb="12" le="140" ce="35" id="59642fb74cf5b58f433a7bdcb6c661d2_a3646977f0b1902fa7acb7dd331b55ab" nm="hasSuperClassEq" arrow="1">
<mce lb="140" cb="12" le="140" ce="32" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="140" cb="12" le="140" ce="17" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" arrow="1">
<n32 lb="140" cb="12">
<n32 lb="140" cb="12">
<mex lb="140" cb="12" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="140" cb="12"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="140" cb="29">
<drx lb="140" cb="29" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
<n32 lb="140" cb="51">
<drx lb="140" cb="51" kind="lvalue" nm="TRC"/>
</n32>
</mce>
</rx>
<rx lb="142" cb="5" le="142" ce="29" pvirg="true">
<mce lb="142" cb="12" le="142" ce="29" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a">
<exp pvirg="true"/>
<mex lb="142" cb="12" le="142" ce="17" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a" nm="contains" arrow="1">
<n32 lb="142" cb="12">
<drx lb="142" cb="12" kind="lvalue" nm="TRC"/>
</n32>
</mex>
<n32 lb="142" cb="26">
<drx lb="142" cb="26" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</rx>
</if>
</u>

</Stmt>
</m>
<m name="getDPRLaneFromSPR" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e" file="1" linestart="145" lineend="150" previous="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="145" cb="59" le="150" ce="1">
<dst lb="146" cb="3" le="147" ce="62">
<exp pvirg="true"/>
<Var nm="DReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="getPrefSPRLane" id="4a88e944030a25e573af1d8a7f6b904d_cb7e9d0a04cb1b0c6e661c6f80641e3e" file="1" linestart="154" lineend="175" previous="4a88e944030a25e573af1d8a7f6b904d_cb7e9d0a04cb1b0c6e661c6f80641e3e" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="154" cb="56" le="175" ce="1">
<if lb="155" cb="3" le="156" ce="34">
<uo lb="155" cb="7" le="155" ce="35" kind="!">
<ce lb="155" cb="8" le="155" ce="35" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="155" cb="8" le="155" ce="13">
<mex lb="155" cb="8" le="155" ce="13" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="155" cb="8">
<mex lb="155" cb="8" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="155" cb="8"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="155" cb="31">
<drx lb="155" cb="31" kind="lvalue" nm="SReg"/>
</n32>
</ce>
</uo>
<rx lb="156" cb="5" le="156" ce="34" pvirg="true">
<mce lb="156" cb="12" le="156" ce="34" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e">
<exp pvirg="true"/>
<mex lb="156" cb="12" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e" nm="getDPRLaneFromSPR" arrow="1">
<n19 lb="156" cb="12"/>
</mex>
<n32 lb="156" cb="30">
<drx lb="156" cb="30" kind="lvalue" nm="SReg"/>
</n32>
</mce>
</rx>
</if>
<dst lb="158" cb="3" le="158" ce="43">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="158" cb="22" le="158" ce="42" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="158" cb="22" le="158" ce="27" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="158" cb="22">
<n32 lb="158" cb="22">
<mex lb="158" cb="22" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="158" cb="22"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="158" cb="38">
<drx lb="158" cb="38" kind="lvalue" nm="SReg"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="160" cb="3" le="160" ce="56">
<exp pvirg="true"/>
<Var nm="MO">
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<mce lb="160" cb="24" le="160" ce="55" nbparm="3" id="d038367435b7928d04997491e912d58d_c9f96cd0465629cdf86f0436794ec178">
<exp pvirg="true"/>
<mex lb="160" cb="24" le="160" ce="28" id="d038367435b7928d04997491e912d58d_c9f96cd0465629cdf86f0436794ec178" nm="findRegisterDefOperand" arrow="1">
<n32 lb="160" cb="24">
<drx lb="160" cb="24" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="160" cb="51">
<drx lb="160" cb="51" kind="lvalue" nm="SReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<ocast lb="162" cb="3" le="162" ce="3">
<bt name="void"/>
<n46 lb="162" cb="3" le="162" ce="3">
<exp pvirg="true"/>
<xop lb="162" cb="3" le="162" ce="3" kind="||">
<n46 lb="162" cb="3" le="162" ce="3">
<exp pvirg="true"/>
<uo lb="162" cb="3" le="162" ce="3" kind="!">
<uo lb="162" cb="3" le="162" ce="3" kind="!">
<n46 lb="162" cb="3" le="162" ce="3">
<exp pvirg="true"/>
<xop lb="162" cb="3" le="162" ce="3" kind="&amp;&amp;">
<mce lb="162" cb="3" le="162" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="162" cb="3" le="162" ce="3" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" arrow="1">
<n32 lb="162" cb="3">
<n32 lb="162" cb="3">
<drx lb="162" cb="3" kind="lvalue" nm="MO"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="162" cb="3">
<n32 lb="162" cb="3">
<n52 lb="162" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="162" cb="3" le="162" ce="3">
<n46 lb="162" cb="3" le="162" ce="3">
<exp pvirg="true"/>
<xop lb="162" cb="3" le="162" ce="3" kind=",">
<ce lb="162" cb="3" le="162" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="162" cb="3">
<drx lb="162" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="162" cb="3">
<n52 lb="162" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="162" cb="3">
<n52 lb="162" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="162" cb="3">
<n45 lb="162" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="162" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="170" cb="3" le="173" ce="3">
<ce lb="170" cb="7" le="170" ce="49" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="170" cb="7" le="170" ce="27">
<drx lb="170" cb="7" le="170" ce="27" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="170" cb="45">
<drx lb="170" cb="45" kind="lvalue" nm="SReg"/>
</n32>
</ce>
<u lb="170" cb="52" le="173" ce="3"/>
</if>
<rx lb="174" cb="3" le="174" ce="32" pvirg="true">
<mce lb="174" cb="10" le="174" ce="32" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e">
<exp pvirg="true"/>
<mex lb="174" cb="10" id="4a88e944030a25e573af1d8a7f6b904d_26a3e81acb2850da53e8714c9ed4bc8e" nm="getDPRLaneFromSPR" arrow="1">
<n19 lb="174" cb="10"/>
</mex>
<n32 lb="174" cb="28">
<drx lb="174" cb="28" kind="lvalue" nm="SReg"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="eraseInstrWithNoUses" id="4a88e944030a25e573af1d8a7f6b904d_dab8572c0873b98d09e506973c1faa2d" file="1" linestart="179" lineend="243" previous="4a88e944030a25e573af1d8a7f6b904d_dab8572c0873b98d09e506973c1faa2d" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="179" cb="61" le="243" ce="1">
<dst lb="180" cb="3" le="180" ce="39">
<exp pvirg="true"/>
<Var nm="Front" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="180" cb="31">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="180" cb="34">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<n37 lb="181" cb="3" le="181" ce="22">
<n8 lb="181" cb="3" le="181" ce="22" >
<temp/>
<mce lb="181" cb="3" le="181" ce="22" nbparm="1" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e">
<exp pvirg="true"/>
<mex lb="181" cb="3" le="181" ce="13" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e" nm="insert" point="1">
<mex lb="181" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="181" cb="3"/>
</mex>
</mex>
<n32 lb="181" cb="20">
<drx lb="181" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</n37>
<dos lb="183" cb="3" le="183" ce="3">
<u lb="183" cb="3" le="183" ce="3">
<if lb="183" cb="3" le="183" ce="3">
<xop lb="183" cb="3" le="183" ce="3" kind="&amp;&amp;">
<n32 lb="183" cb="3" le="183" ce="3">
<drx lb="183" cb="3" le="183" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="183" cb="3" le="183" ce="3" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="183" cb="3" le="183" ce="3">
<drx lb="183" cb="3" le="183" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="183" cb="3" le="183" ce="3">
<ocx lb="183" cb="3" le="183" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="183" cb="3" le="183" ce="3" nbparm="2" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954">
<exp pvirg="true"/>
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="183" cb="3" le="183" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="183" cb="3" le="183" ce="3" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="183" cb="3" le="183" ce="3">
<uo lb="183" cb="3" le="183" ce="3" kind="*">
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" nm="MI"/>
</n32>
</uo>
</n32>
</ocx>
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="183" cb="3">
<n45 lb="183" cb="3">
<flit/>
</n45>
</n32>
</dos>
<mce lb="184" cb="3" le="184" ce="21" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="184" cb="3" le="184" ce="9" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="184" cb="3">
<drx lb="184" cb="3" kind="lvalue" nm="Front"/>
</n32>
</mex>
<n32 lb="184" cb="19">
<drx lb="184" cb="19" kind="lvalue" nm="MI"/>
</n32>
</mce>
<wy lb="186" cb="3" le="242" ce="3">
<xop lb="186" cb="10" le="186" ce="26" kind="!=">
<mce lb="186" cb="10" le="186" ce="21" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="186" cb="10" le="186" ce="16" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="186" cb="10">
<drx lb="186" cb="10" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
<n32 lb="186" cb="26">
<n45 lb="186" cb="26"/>
</n32>
</xop>
<u lb="186" cb="29" le="242" ce="3">
<xop lb="187" cb="5" le="187" ce="21" kind="=">
<drx lb="187" cb="5" kind="lvalue" nm="MI"/>
<n32 lb="187" cb="10" le="187" ce="21">
<mce lb="187" cb="10" le="187" ce="21" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_cb636836a7546b754cdae994e3f03ec0">
<exp pvirg="true"/>
<mex lb="187" cb="10" le="187" ce="16" id="cc7c47255f6621964b49dbeb63bbaba4_cb636836a7546b754cdae994e3f03ec0" nm="back" point="1">
<n32 lb="187" cb="10">
<drx lb="187" cb="10" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="188" cb="5" le="188" ce="20" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_44581fa39990fc03630cff7a8403cad6">
<exp pvirg="true"/>
<mex lb="188" cb="5" le="188" ce="11" id="cc7c47255f6621964b49dbeb63bbaba4_44581fa39990fc03630cff7a8403cad6" nm="pop_back" point="1">
<n32 lb="188" cb="5">
<drx lb="188" cb="5" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
<fx lb="192" cb="5" le="241" ce="5">
<dst lb="192" cb="10" le="192" ce="28">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="192" cb="27">
<n45 lb="192" cb="27"/>
</n32>
</Var>
</dst>
<xop lb="192" cb="30" le="192" ce="53" kind="&lt;">
<n32 lb="192" cb="30">
<drx lb="192" cb="30" kind="lvalue" nm="i"/>
</n32>
<mce lb="192" cb="34" le="192" ce="53" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="192" cb="34" le="192" ce="38" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="192" cb="34">
<n32 lb="192" cb="34">
<drx lb="192" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<uo lb="192" cb="56" le="192" ce="58" kind="++">
<drx lb="192" cb="58" kind="lvalue" nm="i"/>
</uo>
<u lb="192" cb="61" le="241" ce="5">
<dst lb="193" cb="7" le="193" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="193" cb="28" le="193" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="193" cb="28" le="193" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="193" cb="28">
<drx lb="193" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="193" cb="43">
<drx lb="193" cb="43" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="194" cb="7" le="195" ce="9">
<xop lb="194" cb="11" le="194" ce="40" kind="||">
<n46 lb="194" cb="11" le="194" ce="23">
<exp pvirg="true"/>
<uo lb="194" cb="12" le="194" ce="22" kind="!">
<mce lb="194" cb="13" le="194" ce="22" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="194" cb="13" le="194" ce="16" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="194" cb="13">
<drx lb="194" cb="13" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
</n46>
<n46 lb="194" cb="28" le="194" ce="40">
<exp pvirg="true"/>
<uo lb="194" cb="29" le="194" ce="39" kind="!">
<mce lb="194" cb="30" le="194" ce="39" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="194" cb="30" le="194" ce="33" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<n32 lb="194" cb="30">
<drx lb="194" cb="30" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
</n46>
</xop>
<cns lb="195" cb="9"/>
</if>
<dst lb="196" cb="7" le="196" ce="33">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="196" cb="22" le="196" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="196" cb="22" le="196" ce="25" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="196" cb="22">
<drx lb="196" cb="22" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="197" cb="7" le="198" ce="9">
<uo lb="197" cb="11" le="197" ce="38" kind="!">
<ce lb="197" cb="12" le="197" ce="38" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="197" cb="12" le="197" ce="17">
<mex lb="197" cb="12" le="197" ce="17" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="197" cb="12">
<mex lb="197" cb="12" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="197" cb="12"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="197" cb="35">
<drx lb="197" cb="35" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</uo>
<cns lb="198" cb="9"/>
</if>
<dst lb="199" cb="7" le="199" ce="59">
<exp pvirg="true"/>
<Var nm="Op">
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<mce lb="199" cb="28" le="199" ce="58" nbparm="3" id="d038367435b7928d04997491e912d58d_c9f96cd0465629cdf86f0436794ec178">
<exp pvirg="true"/>
<mex lb="199" cb="28" le="199" ce="32" id="d038367435b7928d04997491e912d58d_c9f96cd0465629cdf86f0436794ec178" nm="findRegisterDefOperand" arrow="1">
<n32 lb="199" cb="28">
<drx lb="199" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="199" cb="55">
<drx lb="199" cb="55" kind="lvalue" nm="Reg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<if lb="201" cb="7" le="202" ce="9">
<uo lb="201" cb="11" le="201" ce="12" kind="!">
<n32 lb="201" cb="12">
<n32 lb="201" cb="12">
<drx lb="201" cb="12" kind="lvalue" nm="Op"/>
</n32>
</n32>
</uo>
<cns lb="202" cb="9"/>
</if>
<dst lb="204" cb="7" le="204" ce="42">
<exp pvirg="true"/>
<Var nm="Def">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="204" cb="27" le="204" ce="41" nbparm="0" id="84c010a1a9c2223bad1481218c714125_b3051df25c79589108c81e6e4ef33455">
<exp pvirg="true"/>
<mex lb="204" cb="27" le="204" ce="31" id="84c010a1a9c2223bad1481218c714125_b3051df25c79589108c81e6e4ef33455" nm="getParent" arrow="1">
<n32 lb="204" cb="27">
<drx lb="204" cb="27" kind="lvalue" nm="Op"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="208" cb="7" le="209" ce="9">
<n37 lb="208" cb="11" le="208" ce="48">
<ocx lb="208" cb="11" le="208" ce="48" nbparm="2" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75">
<exp pvirg="true"/>
<n32 lb="208" cb="31">
<drx lb="208" cb="31" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75" nm="operator!="/>
</n32>
<n32 lb="208" cb="11" le="208" ce="29">
<n8 lb="208" cb="11" le="208" ce="29" >
<temp/>
<mce lb="208" cb="11" le="208" ce="29" nbparm="1" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7">
<exp pvirg="true"/>
<mex lb="208" cb="11" le="208" ce="21" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7" nm="find" point="1">
<n32 lb="208" cb="11">
<mex lb="208" cb="11" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="208" cb="11"/>
</mex>
</n32>
</mex>
<n32 lb="208" cb="26">
<drx lb="208" cb="26" kind="lvalue" nm="Def"/>
</n32>
</mce>
</n8>
</n32>
<mte lb="208" cb="34" le="208" ce="48">
<exp pvirg="true"/>
<n32 lb="208" cb="34" le="208" ce="48">
<n8 lb="208" cb="34" le="208" ce="48" >
<temp/>
<mce lb="208" cb="34" le="208" ce="48" nbparm="0" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1">
<exp pvirg="true"/>
<mex lb="208" cb="34" le="208" ce="44" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1" nm="end" point="1">
<n32 lb="208" cb="34">
<mex lb="208" cb="34" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="208" cb="34"/>
</mex>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</ocx>
</n37>
<cns lb="209" cb="9"/>
</if>
<dst lb="214" cb="7" le="214" ce="25">
<exp pvirg="true"/>
<Var nm="IsDead" value="true">
<bt name="bool"/>
<n9 lb="214" cb="21"/>
</Var>
</dst>
<fx lb="215" cb="7" le="235" ce="7">
<dst lb="215" cb="12" le="215" ce="30">
<exp pvirg="true"/>
<Var nm="j" value="true">
<bt name="unsigned int"/>
<n32 lb="215" cb="29">
<n45 lb="215" cb="29"/>
</n32>
</Var>
</dst>
<xop lb="215" cb="32" le="215" ce="56" kind="&lt;">
<n32 lb="215" cb="32">
<drx lb="215" cb="32" kind="lvalue" nm="j"/>
</n32>
<mce lb="215" cb="36" le="215" ce="56" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="215" cb="36" le="215" ce="41" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="215" cb="36">
<n32 lb="215" cb="36">
<drx lb="215" cb="36" kind="lvalue" nm="Def"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<uo lb="215" cb="59" le="215" ce="61" kind="++">
<drx lb="215" cb="61" kind="lvalue" nm="j"/>
</uo>
<u lb="215" cb="64" le="235" ce="7">
<dst lb="216" cb="9" le="216" ce="51">
<exp pvirg="true"/>
<Var nm="MODef">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="216" cb="33" le="216" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="216" cb="33" le="216" ce="38" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="216" cb="33">
<drx lb="216" cb="33" kind="lvalue" nm="Def"/>
</n32>
</mex>
<n32 lb="216" cb="49">
<drx lb="216" cb="49" kind="lvalue" nm="j"/>
</n32>
</mce>
</Var>
</dst>
<if lb="217" cb="9" le="218" ce="11">
<xop lb="217" cb="13" le="217" ce="48" kind="||">
<n46 lb="217" cb="13" le="217" ce="28">
<exp pvirg="true"/>
<uo lb="217" cb="14" le="217" ce="27" kind="!">
<mce lb="217" cb="15" le="217" ce="27" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="217" cb="15" le="217" ce="21" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="217" cb="15">
<drx lb="217" cb="15" kind="lvalue" nm="MODef"/>
</n32>
</mex>
</mce>
</uo>
</n46>
<n46 lb="217" cb="33" le="217" ce="48">
<exp pvirg="true"/>
<uo lb="217" cb="34" le="217" ce="47" kind="!">
<mce lb="217" cb="35" le="217" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac">
<exp pvirg="true"/>
<mex lb="217" cb="35" le="217" ce="41" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac" nm="isDef" point="1">
<n32 lb="217" cb="35">
<drx lb="217" cb="35" kind="lvalue" nm="MODef"/>
</n32>
</mex>
</mce>
</uo>
</n46>
</xop>
<cns lb="218" cb="11"/>
</if>
<dst lb="219" cb="9" le="219" ce="41">
<exp pvirg="true"/>
<Var nm="DefReg" value="true">
<bt name="unsigned int"/>
<mce lb="219" cb="27" le="219" ce="40" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="219" cb="27" le="219" ce="33" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="219" cb="27">
<drx lb="219" cb="27" kind="lvalue" nm="MODef"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="220" cb="9" le="223" ce="9">
<uo lb="220" cb="13" le="220" ce="43" kind="!">
<ce lb="220" cb="14" le="220" ce="43" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="220" cb="14" le="220" ce="19">
<mex lb="220" cb="14" le="220" ce="19" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="220" cb="14">
<mex lb="220" cb="14" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="220" cb="14"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="220" cb="37">
<drx lb="220" cb="37" kind="lvalue" nm="DefReg"/>
</n32>
</ce>
</uo>
<u lb="220" cb="46" le="223" ce="9">
<xop lb="221" cb="11" le="221" ce="20" kind="=">
<drx lb="221" cb="11" kind="lvalue" nm="IsDead"/>
<n9 lb="221" cb="20"/>
</xop>
<bks lb="222" cb="11"/>
</u>
</if>
<fx lb="224" cb="9" le="234" ce="9">
<dst lb="224" cb="14" le="225" ce="71">
<exp pvirg="true"/>
<Var nm="II" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="400" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="225" cb="19" le="225" ce="43">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="225" cb="19" le="225" ce="43">
<exp pvirg="true"/>
<n32 lb="225" cb="19" le="225" ce="43">
<mce lb="225" cb="19" le="225" ce="43" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_c8f8f71c6dba53e9482a9b6850ae43ab">
<exp pvirg="true"/>
<mex lb="225" cb="19" le="225" ce="24" id="ee4673395519b9f405c4d99dd06fa84f_c8f8f71c6dba53e9482a9b6850ae43ab" nm="use_instr_begin" arrow="1">
<n32 lb="225" cb="19">
<n32 lb="225" cb="19">
<mex lb="225" cb="19" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="225" cb="19"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="225" cb="40">
<drx lb="225" cb="40" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
<Var nm="EE" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_634a7128a308c1ffdcd22279c6d7849e"/>
<template_arguments>
<Stmt>
<n9 lb="400" cb="38"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="55"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="61"/>

</Stmt>
<Stmt>
<n9 lb="400" cb="66"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="225" cb="51" le="225" ce="70">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="225" cb="51" le="225" ce="70">
<exp pvirg="true"/>
<n32 lb="225" cb="51" le="225" ce="70">
<ce lb="225" cb="51" le="225" ce="70" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_87a6f19381b002b62dc47d3cfee84b97">
<exp pvirg="true"/>
<n32 lb="225" cb="51" le="225" ce="56">
<mex lb="225" cb="51" le="225" ce="56" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_87a6f19381b002b62dc47d3cfee84b97" nm="use_instr_end" arrow="1">
<n32 lb="225" cb="51">
<mex lb="225" cb="51" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="225" cb="51"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="226" cb="14" le="226" ce="20" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402">
<exp pvirg="true"/>
<n32 lb="226" cb="17">
<drx lb="226" cb="17" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402" nm="operator!="/>
</n32>
<n32 lb="226" cb="14">
<drx lb="226" cb="14" kind="lvalue" nm="II"/>
</n32>
<n32 lb="226" cb="20">
<drx lb="226" cb="20" kind="lvalue" nm="EE"/>
</n32>
</ocx>
<ocx lb="226" cb="24" le="226" ce="26" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6">
<exp pvirg="true"/>
<n32 lb="226" cb="24">
<drx lb="226" cb="24" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6" nm="operator++"/>
</n32>
<drx lb="226" cb="26" kind="lvalue" nm="II"/>
</ocx>
<u lb="226" cb="30" le="234" ce="9">
<if lb="228" cb="11" le="229" ce="13">
<xop lb="228" cb="15" le="228" ce="23" kind="==">
<uo lb="228" cb="15" le="228" ce="17" kind="&amp;">
<ocx lb="228" cb="16" le="228" ce="17" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="228" cb="16">
<drx lb="228" cb="16" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="228" cb="17">
<drx lb="228" cb="17" kind="lvalue" nm="II"/>
</n32>
</ocx>
</uo>
<n32 lb="228" cb="23">
<drx lb="228" cb="23" kind="lvalue" nm="Def"/>
</n32>
</xop>
<cns lb="229" cb="13"/>
</if>
<if lb="230" cb="11" le="233" ce="11">
<n37 lb="230" cb="15" le="230" ce="53">
<ocx lb="230" cb="15" le="230" ce="53" nbparm="2" id="8070363a27881d4727dcaa96ac073104_261816c01e0546d717be4dcc9215e96d">
<exp pvirg="true"/>
<n32 lb="230" cb="36">
<drx lb="230" cb="36" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_261816c01e0546d717be4dcc9215e96d" nm="operator=="/>
</n32>
<n32 lb="230" cb="15" le="230" ce="34">
<n8 lb="230" cb="15" le="230" ce="34" >
<temp/>
<mce lb="230" cb="15" le="230" ce="34" nbparm="1" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7">
<exp pvirg="true"/>
<mex lb="230" cb="15" le="230" ce="25" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7" nm="find" point="1">
<n32 lb="230" cb="15">
<mex lb="230" cb="15" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="230" cb="15"/>
</mex>
</n32>
</mex>
<mte lb="230" cb="30" le="230" ce="32">
<exp pvirg="true"/>
<uo lb="230" cb="30" le="230" ce="32" kind="&amp;">
<ocx lb="230" cb="31" le="230" ce="32" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="230" cb="31">
<drx lb="230" cb="31" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="230" cb="32">
<drx lb="230" cb="32" kind="lvalue" nm="II"/>
</n32>
</ocx>
</uo>
</mte>
</mce>
</n8>
</n32>
<mte lb="230" cb="39" le="230" ce="53">
<exp pvirg="true"/>
<n32 lb="230" cb="39" le="230" ce="53">
<n8 lb="230" cb="39" le="230" ce="53" >
<temp/>
<mce lb="230" cb="39" le="230" ce="53" nbparm="0" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1">
<exp pvirg="true"/>
<mex lb="230" cb="39" le="230" ce="49" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1" nm="end" point="1">
<n32 lb="230" cb="39">
<mex lb="230" cb="39" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="230" cb="39"/>
</mex>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</ocx>
</n37>
<u lb="230" cb="56" le="233" ce="11">
<xop lb="231" cb="13" le="231" ce="22" kind="=">
<drx lb="231" cb="13" kind="lvalue" nm="IsDead"/>
<n9 lb="231" cb="22"/>
</xop>
<bks lb="232" cb="13"/>
</u>
</if>
</u>
</fx>
</u>
</fx>
<if lb="237" cb="7" le="237" ce="20">
<uo lb="237" cb="11" le="237" ce="12" kind="!">
<n32 lb="237" cb="12">
<drx lb="237" cb="12" kind="lvalue" nm="IsDead"/>
</n32>
</uo>
<cns lb="237" cb="20"/>
</if>
<dos lb="239" cb="7" le="239" ce="7">
<u lb="239" cb="7" le="239" ce="7">
<if lb="239" cb="7" le="239" ce="7">
<xop lb="239" cb="7" le="239" ce="7" kind="&amp;&amp;">
<n32 lb="239" cb="7" le="239" ce="7">
<drx lb="239" cb="7" le="239" ce="7" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="239" cb="7" le="239" ce="7" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="239" cb="7" le="239" ce="7">
<drx lb="239" cb="7" le="239" ce="7" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="239" cb="7">
<n52 lb="239" cb="7"/>
</n32>
</ce>
</xop>
<u lb="239" cb="7" le="239" ce="7">
<ocx lb="239" cb="7" le="239" ce="7" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="239" cb="7">
<drx lb="239" cb="7" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="239" cb="7" le="239" ce="7" nbparm="2" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954">
<exp pvirg="true"/>
<n32 lb="239" cb="7">
<drx lb="239" cb="7" kind="lvalue" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="239" cb="7" le="239" ce="7" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="239" cb="7">
<drx lb="239" cb="7" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="239" cb="7" le="239" ce="7" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="239" cb="7">
<drx lb="239" cb="7" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="239" cb="7">
<n52 lb="239" cb="7">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="239" cb="7" le="239" ce="7">
<uo lb="239" cb="7" le="239" ce="7" kind="*">
<n32 lb="239" cb="7">
<drx lb="239" cb="7" kind="lvalue" nm="Def"/>
</n32>
</uo>
</n32>
</ocx>
<n32 lb="239" cb="7">
<n52 lb="239" cb="7"/>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="239" cb="7">
<n45 lb="239" cb="7"/>
</n32>
</dos>
<n37 lb="240" cb="7" le="240" ce="27">
<n8 lb="240" cb="7" le="240" ce="27" >
<temp/>
<mce lb="240" cb="7" le="240" ce="27" nbparm="1" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e">
<exp pvirg="true"/>
<mex lb="240" cb="7" le="240" ce="17" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e" nm="insert" point="1">
<mex lb="240" cb="7" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="240" cb="7"/>
</mex>
</mex>
<n32 lb="240" cb="24">
<drx lb="240" cb="24" kind="lvalue" nm="Def"/>
</n32>
</mce>
</n8>
</n37>
</u>
</fx>
</u>
</wy>
</u>

</Stmt>
</m>
<m name="optimizeSDPattern" id="4a88e944030a25e573af1d8a7f6b904d_dd24f226053cd3dcb0afcde8d418eb98" file="1" linestart="247" lineend="325" previous="4a88e944030a25e573af1d8a7f6b904d_dd24f226053cd3dcb0afcde8d418eb98" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="247" cb="62" le="325" ce="1">
<if lb="248" cb="3" le="250" ce="3">
<mce lb="248" cb="7" le="248" ce="18" nbparm="0" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab">
<exp pvirg="true"/>
<mex lb="248" cb="7" le="248" ce="11" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab" nm="isCopy" arrow="1">
<n32 lb="248" cb="7">
<n32 lb="248" cb="7">
<drx lb="248" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="248" cb="21" le="250" ce="3">
<rx lb="249" cb="5" le="249" ce="66" pvirg="true">
<mce lb="249" cb="12" le="249" ce="66" nbparm="2" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc">
<exp pvirg="true"/>
<mex lb="249" cb="12" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" nm="optimizeAllLanesPattern" arrow="1">
<n19 lb="249" cb="12"/>
</mex>
<n32 lb="249" cb="36">
<drx lb="249" cb="36" kind="lvalue" nm="MI"/>
</n32>
<mce lb="249" cb="40" le="249" ce="65" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="249" cb="40" le="249" ce="58" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="249" cb="40" le="249" ce="56">
<mce lb="249" cb="40" le="249" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="249" cb="40" le="249" ce="44" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="249" cb="40">
<drx lb="249" cb="40" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="249" cb="55">
<n45 lb="249" cb="55">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</rx>
</u>
</if>
<if lb="252" cb="3" le="291" ce="3">
<mce lb="252" cb="7" le="252" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_9474a36bdb6c1f589fc007c2f6766056">
<exp pvirg="true"/>
<mex lb="252" cb="7" le="252" ce="11" id="d038367435b7928d04997491e912d58d_9474a36bdb6c1f589fc007c2f6766056" nm="isInsertSubreg" arrow="1">
<n32 lb="252" cb="7">
<n32 lb="252" cb="7">
<drx lb="252" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="252" cb="29" le="291" ce="3">
<dst lb="253" cb="5" le="253" ce="49">
<exp pvirg="true"/>
<Var nm="DPRReg" value="true">
<bt name="unsigned int"/>
<mce lb="253" cb="23" le="253" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="253" cb="23" le="253" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="253" cb="23" le="253" ce="39">
<mce lb="253" cb="23" le="253" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="253" cb="23" le="253" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="253" cb="23">
<drx lb="253" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="253" cb="38">
<n45 lb="253" cb="38"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="254" cb="5" le="254" ce="49">
<exp pvirg="true"/>
<Var nm="SPRReg" value="true">
<bt name="unsigned int"/>
<mce lb="254" cb="23" le="254" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="254" cb="23" le="254" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="254" cb="23" le="254" ce="39">
<mce lb="254" cb="23" le="254" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="254" cb="23" le="254" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="254" cb="23">
<drx lb="254" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="254" cb="38">
<n45 lb="254" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="256" cb="5" le="289" ce="5">
<xop lb="256" cb="9" le="256" ce="72" kind="&amp;&amp;">
<ce lb="256" cb="9" le="256" ce="38" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="256" cb="9" le="256" ce="14">
<mex lb="256" cb="9" le="256" ce="14" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="256" cb="9">
<mex lb="256" cb="9" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="256" cb="9"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="256" cb="32">
<drx lb="256" cb="32" kind="lvalue" nm="DPRReg"/>
</n32>
</ce>
<ce lb="256" cb="43" le="256" ce="72" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="256" cb="43" le="256" ce="48">
<mex lb="256" cb="43" le="256" ce="48" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="256" cb="43">
<mex lb="256" cb="43" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="256" cb="43"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="256" cb="66">
<drx lb="256" cb="66" kind="lvalue" nm="SPRReg"/>
</n32>
</ce>
</xop>
<u lb="256" cb="75" le="289" ce="5">
<dst lb="257" cb="7" le="257" ce="72">
<exp pvirg="true"/>
<Var nm="DPRMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="257" cb="29" le="257" ce="71" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="257" cb="29" le="257" ce="34" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="257" cb="29">
<n32 lb="257" cb="29">
<mex lb="257" cb="29" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="257" cb="29"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="257" cb="45" le="257" ce="70" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="257" cb="45" le="257" ce="63" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="257" cb="45" le="257" ce="61">
<mce lb="257" cb="45" le="257" ce="61" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="257" cb="45" le="257" ce="49" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="257" cb="45">
<drx lb="257" cb="45" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="257" cb="60">
<n45 lb="257" cb="60"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<dst lb="258" cb="7" le="258" ce="72">
<exp pvirg="true"/>
<Var nm="SPRMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="258" cb="29" le="258" ce="71" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="258" cb="29" le="258" ce="34" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="258" cb="29">
<n32 lb="258" cb="29">
<mex lb="258" cb="29" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="258" cb="29"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="258" cb="45" le="258" ce="70" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="258" cb="45" le="258" ce="63" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="258" cb="45" le="258" ce="61">
<mce lb="258" cb="45" le="258" ce="61" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="258" cb="45" le="258" ce="49" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="258" cb="45">
<drx lb="258" cb="45" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="258" cb="60">
<n45 lb="258" cb="60"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<if lb="260" cb="7" le="288" ce="7">
<xop lb="260" cb="11" le="260" ce="20" kind="&amp;&amp;">
<n32 lb="260" cb="11">
<n32 lb="260" cb="11">
<drx lb="260" cb="11" kind="lvalue" nm="DPRMI"/>
</n32>
</n32>
<n32 lb="260" cb="20">
<n32 lb="260" cb="20">
<drx lb="260" cb="20" kind="lvalue" nm="SPRMI"/>
</n32>
</n32>
</xop>
<u lb="260" cb="27" le="288" ce="7">
<dst lb="262" cb="9" le="262" ce="49">
<exp pvirg="true"/>
<Var nm="ECDef">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="262" cb="31" le="262" ce="48" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324">
<exp pvirg="true"/>
<mex lb="262" cb="31" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" nm="elideCopies" arrow="1">
<n19 lb="262" cb="31"/>
</mex>
<n32 lb="262" cb="43">
<drx lb="262" cb="43" kind="lvalue" nm="DPRMI"/>
</n32>
</mce>
</Var>
</dst>
<if lb="263" cb="9" le="287" ce="9">
<xop lb="263" cb="13" le="263" ce="43" kind="&amp;&amp;">
<n32 lb="263" cb="13">
<n32 lb="263" cb="13">
<drx lb="263" cb="13" kind="lvalue" nm="ECDef"/>
</n32>
</n32>
<mce lb="263" cb="22" le="263" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_e53234f80324fa765edc83e2d91bd747">
<exp pvirg="true"/>
<mex lb="263" cb="22" le="263" ce="29" id="d038367435b7928d04997491e912d58d_e53234f80324fa765edc83e2d91bd747" nm="isImplicitDef" arrow="1">
<n32 lb="263" cb="22">
<n32 lb="263" cb="22">
<drx lb="263" cb="22" kind="lvalue" nm="ECDef"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<u lb="263" cb="46" le="287" ce="9">
<dst lb="267" cb="11" le="267" ce="48">
<exp pvirg="true"/>
<Var nm="EC">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="267" cb="30" le="267" ce="47" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324">
<exp pvirg="true"/>
<mex lb="267" cb="30" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" nm="elideCopies" arrow="1">
<n19 lb="267" cb="30"/>
</mex>
<n32 lb="267" cb="42">
<drx lb="267" cb="42" kind="lvalue" nm="SPRMI"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="286" cb="11" le="286" ce="72" pvirg="true">
<mce lb="286" cb="18" le="286" ce="72" nbparm="2" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc">
<exp pvirg="true"/>
<mex lb="286" cb="18" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" nm="optimizeAllLanesPattern" arrow="1">
<n19 lb="286" cb="18"/>
</mex>
<n32 lb="286" cb="42">
<drx lb="286" cb="42" kind="lvalue" nm="MI"/>
</n32>
<mce lb="286" cb="46" le="286" ce="71" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="286" cb="46" le="286" ce="64" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="286" cb="46" le="286" ce="62">
<mce lb="286" cb="46" le="286" ce="62" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="286" cb="46" le="286" ce="50" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="286" cb="46">
<drx lb="286" cb="46" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="286" cb="61">
<n45 lb="286" cb="61"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</rx>
</u>
</if>
</u>
</if>
</u>
</if>
<rx lb="290" cb="5" le="290" ce="66" pvirg="true">
<mce lb="290" cb="12" le="290" ce="66" nbparm="2" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc">
<exp pvirg="true"/>
<mex lb="290" cb="12" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" nm="optimizeAllLanesPattern" arrow="1">
<n19 lb="290" cb="12"/>
</mex>
<n32 lb="290" cb="36">
<drx lb="290" cb="36" kind="lvalue" nm="MI"/>
</n32>
<mce lb="290" cb="40" le="290" ce="65" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="290" cb="40" le="290" ce="58" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="290" cb="40" le="290" ce="56">
<mce lb="290" cb="40" le="290" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="290" cb="40" le="290" ce="44" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="290" cb="40">
<drx lb="290" cb="40" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="290" cb="55">
<n45 lb="290" cb="55">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</rx>
</u>
</if>
<ce lb="324" cb="3" le="324" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="324" cb="3" le="324" ce="3">
<drx lb="324" cb="3" le="324" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="324" cb="3">
<n52 lb="324" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="324" cb="3">
<n52 lb="324" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="324" cb="3">
<n45 lb="324" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="hasPartialWrite" id="4a88e944030a25e573af1d8a7f6b904d_7afe05d905c302bf9c101ec7fd3c7573" file="1" linestart="329" lineend="343" previous="4a88e944030a25e573af1d8a7f6b904d_7afe05d905c302bf9c101ec7fd3c7573" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="329" cb="56" le="343" ce="1">
<rx lb="342" cb="3" le="342" ce="10" pvirg="true">
<n9 lb="342" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="elideCopies" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" file="1" linestart="347" lineend="356" previous="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" access="private" hasbody="true" isdef="true">
<fpt proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="347" cb="61" le="356" ce="1">
<if lb="348" cb="3" le="349" ce="12">
<uo lb="348" cb="7" le="348" ce="23" kind="!">
<mce lb="348" cb="8" le="348" ce="23" nbparm="0" id="d038367435b7928d04997491e912d58d_bab34131eb7158b0f043947febdee488">
<exp pvirg="true"/>
<mex lb="348" cb="8" le="348" ce="12" id="d038367435b7928d04997491e912d58d_bab34131eb7158b0f043947febdee488" nm="isFullCopy" arrow="1">
<n32 lb="348" cb="8">
<n32 lb="348" cb="8">
<drx lb="348" cb="8" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<rx lb="349" cb="5" le="349" ce="12" pvirg="true">
<n32 lb="349" cb="12">
<drx lb="349" cb="12" kind="lvalue" nm="MI"/>
</n32>
</rx>
</if>
<if lb="350" cb="3" le="351" ce="12">
<uo lb="350" cb="7" le="350" ce="57" kind="!">
<ce lb="350" cb="8" le="350" ce="57" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="350" cb="8" le="350" ce="13">
<mex lb="350" cb="8" le="350" ce="13" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="350" cb="8">
<mex lb="350" cb="8" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="350" cb="8"/>
</mex>
</n32>
</mex>
</n32>
<mce lb="350" cb="31" le="350" ce="56" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="350" cb="31" le="350" ce="49" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="350" cb="31" le="350" ce="47">
<mce lb="350" cb="31" le="350" ce="47" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="350" cb="31" le="350" ce="35" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="350" cb="31">
<drx lb="350" cb="31" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="350" cb="46">
<n45 lb="350" cb="46">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</ce>
</uo>
<rx lb="351" cb="5" le="351" ce="12" pvirg="true">
<n32 lb="351" cb="12">
<n16 lb="351" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="352" cb="3" le="352" ce="66">
<exp pvirg="true"/>
<Var nm="Def">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="352" cb="23" le="352" ce="65" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="352" cb="23" le="352" ce="28" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="352" cb="23">
<n32 lb="352" cb="23">
<mex lb="352" cb="23" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="352" cb="23"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="352" cb="39" le="352" ce="64" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="352" cb="39" le="352" ce="57" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="352" cb="39" le="352" ce="55">
<mce lb="352" cb="39" le="352" ce="55" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="352" cb="39" le="352" ce="43" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="352" cb="39">
<drx lb="352" cb="39" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="352" cb="54">
<n45 lb="352" cb="54"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<if lb="353" cb="3" le="354" ce="12">
<uo lb="353" cb="7" le="353" ce="8" kind="!">
<n32 lb="353" cb="8">
<n32 lb="353" cb="8">
<drx lb="353" cb="8" kind="lvalue" nm="Def"/>
</n32>
</n32>
</uo>
<rx lb="354" cb="5" le="354" ce="12" pvirg="true">
<n32 lb="354" cb="12">
<n16 lb="354" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<rx lb="355" cb="3" le="355" ce="25" pvirg="true">
<mce lb="355" cb="10" le="355" ce="25" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324">
<exp pvirg="true"/>
<mex lb="355" cb="10" id="4a88e944030a25e573af1d8a7f6b904d_d8979f35f37def1d8554be95bbc46324" nm="elideCopies" arrow="1">
<n19 lb="355" cb="10"/>
</mex>
<n32 lb="355" cb="22">
<drx lb="355" cb="22" kind="lvalue" nm="Def"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="elideCopiesAndPHIs" id="4a88e944030a25e573af1d8a7f6b904d_76060aa39b337001a09da4939e3db6cc" file="1" linestart="360" lineend="398" previous="4a88e944030a25e573af1d8a7f6b904d_76060aa39b337001a09da4939e3db6cc" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Outs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="361" cb="79" le="398" ce="1">
<dst lb="364" cb="4" le="364" ce="36">
<exp pvirg="true"/>
<Var nm="Reached" value="true">
<ety>
<tss>
<templatebase id="64af46afcc2890481e245e04528de1f6_30eed23d73cd29bf9c388847f6519859"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
<n10 lb="364" cb="29">
<typeptr id="64af46afcc2890481e245e04528de1f6_6d8c67c50e86e36aaa8868349e7ae507">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<rt>
<cts id="53bf6af53c2533d21a39fbab7aab80ae_00d97eaa19515dc38fda9027b027e0f6">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="365" cb="4" le="365" ce="40">
<exp pvirg="true"/>
<Var nm="Front" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="365" cb="32">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="365" cb="35">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<mce lb="366" cb="4" le="366" ce="22" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="366" cb="4" le="366" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="366" cb="4">
<drx lb="366" cb="4" kind="lvalue" nm="Front"/>
</n32>
</mex>
<n32 lb="366" cb="20">
<drx lb="366" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mce>
<wy lb="367" cb="4" le="397" ce="4">
<xop lb="367" cb="11" le="367" ce="27" kind="!=">
<mce lb="367" cb="11" le="367" ce="22" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="367" cb="11" le="367" ce="17" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="367" cb="11">
<drx lb="367" cb="11" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
<n32 lb="367" cb="27">
<n45 lb="367" cb="27">
<flit/>
</n45>
</n32>
</xop>
<u lb="367" cb="30" le="397" ce="4">
<xop lb="368" cb="6" le="368" ce="22" kind="=">
<drx lb="368" cb="6" kind="lvalue" nm="MI"/>
<n32 lb="368" cb="11" le="368" ce="22">
<mce lb="368" cb="11" le="368" ce="22" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_cb636836a7546b754cdae994e3f03ec0">
<exp pvirg="true"/>
<mex lb="368" cb="11" le="368" ce="17" id="cc7c47255f6621964b49dbeb63bbaba4_cb636836a7546b754cdae994e3f03ec0" nm="back" point="1">
<n32 lb="368" cb="11">
<drx lb="368" cb="11" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="369" cb="6" le="369" ce="21" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_44581fa39990fc03630cff7a8403cad6">
<exp pvirg="true"/>
<mex lb="369" cb="6" le="369" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_44581fa39990fc03630cff7a8403cad6" nm="pop_back" point="1">
<n32 lb="369" cb="6">
<drx lb="369" cb="6" kind="lvalue" nm="Front"/>
</n32>
</mex>
</mce>
<if lb="372" cb="6" le="373" ce="8">
<n37 lb="372" cb="10" le="372" ce="42">
<ocx lb="372" cb="10" le="372" ce="42" nbparm="2" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75">
<exp pvirg="true"/>
<n32 lb="372" cb="27">
<drx lb="372" cb="27" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75" nm="operator!="/>
</n32>
<n32 lb="372" cb="10" le="372" ce="25">
<n8 lb="372" cb="10" le="372" ce="25" >
<temp/>
<mce lb="372" cb="10" le="372" ce="25" nbparm="1" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7">
<exp pvirg="true"/>
<mex lb="372" cb="10" le="372" ce="18" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7" nm="find" point="1">
<n32 lb="372" cb="10">
<drx lb="372" cb="10" kind="lvalue" nm="Reached"/>
</n32>
</mex>
<n32 lb="372" cb="23">
<drx lb="372" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</n32>
<mte lb="372" cb="30" le="372" ce="42">
<exp pvirg="true"/>
<n32 lb="372" cb="30" le="372" ce="42">
<n8 lb="372" cb="30" le="372" ce="42" >
<temp/>
<mce lb="372" cb="30" le="372" ce="42" nbparm="0" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1">
<exp pvirg="true"/>
<mex lb="372" cb="30" le="372" ce="38" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1" nm="end" point="1">
<n32 lb="372" cb="30">
<drx lb="372" cb="30" kind="lvalue" nm="Reached"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</ocx>
</n37>
<cns lb="373" cb="8"/>
</if>
<n37 lb="374" cb="6" le="374" ce="23">
<n8 lb="374" cb="6" le="374" ce="23" >
<temp/>
<mce lb="374" cb="6" le="374" ce="23" nbparm="1" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e">
<exp pvirg="true"/>
<mex lb="374" cb="6" le="374" ce="14" id="64af46afcc2890481e245e04528de1f6_1fef498162a56ce7680fb55f6497299e" nm="insert" point="1">
<drx lb="374" cb="6" kind="lvalue" nm="Reached"/>
</mex>
<n32 lb="374" cb="21">
<drx lb="374" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</n37>
<if lb="375" cb="6" le="396" ce="6" else="true" elselb="386" elsecb="13">
<mce lb="375" cb="10" le="375" ce="20" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="375" cb="10" le="375" ce="14" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" arrow="1">
<n32 lb="375" cb="10">
<n32 lb="375" cb="10">
<drx lb="375" cb="10" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="375" cb="23" le="386" ce="6">
<fx lb="376" cb="8" le="385" ce="8">
<dst lb="376" cb="13" le="376" ce="53">
<exp pvirg="true"/>
<Var nm="I" value="true">
<bt name="unsigned int"/>
<n32 lb="376" cb="26">
<n45 lb="376" cb="26">
<flit/>
</n45>
</n32>
</Var>
<Var nm="E" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="376" cb="33" le="376" ce="52" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="376" cb="33" le="376" ce="37" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="376" cb="33">
<n32 lb="376" cb="33">
<drx lb="376" cb="33" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="376" cb="55" le="376" ce="60" kind="!=">
<n32 lb="376" cb="55">
<drx lb="376" cb="55" kind="lvalue" nm="I"/>
</n32>
<n32 lb="376" cb="60">
<drx lb="376" cb="60" kind="lvalue" nm="E"/>
</n32>
</xop>
<cao lb="376" cb="63" le="376" ce="68" kind="+=">
<drx lb="376" cb="63" kind="lvalue" nm="I"/>
<n32 lb="376" cb="68">
<n45 lb="376" cb="68">
<flit/>
</n45>
</n32>
</cao>
<u lb="376" cb="71" le="385" ce="8">
<dst lb="377" cb="10" le="377" ce="51">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="377" cb="25" le="377" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="377" cb="25" le="377" ce="43" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="377" cb="25" le="377" ce="41">
<mce lb="377" cb="25" le="377" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="377" cb="25" le="377" ce="29" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="377" cb="25">
<drx lb="377" cb="25" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="377" cb="40">
<drx lb="377" cb="40" kind="lvalue" nm="I"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="378" cb="10" le="380" ce="10">
<uo lb="378" cb="14" le="378" ce="41" kind="!">
<ce lb="378" cb="15" le="378" ce="41" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="378" cb="15" le="378" ce="20">
<mex lb="378" cb="15" le="378" ce="20" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="378" cb="15">
<mex lb="378" cb="15" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="378" cb="15"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="378" cb="38">
<drx lb="378" cb="38" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</uo>
<u lb="378" cb="44" le="380" ce="10">
<cns lb="379" cb="12"/>
</u>
</if>
<dst lb="381" cb="10" le="381" ce="52">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="381" cb="32" le="381" ce="51" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="381" cb="32" le="381" ce="37" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="381" cb="32">
<n32 lb="381" cb="32">
<mex lb="381" cb="32" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="381" cb="32"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="381" cb="48">
<drx lb="381" cb="48" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</Var>
</dst>
<if lb="382" cb="10" le="383" ce="12">
<uo lb="382" cb="14" le="382" ce="15" kind="!">
<n32 lb="382" cb="15">
<n32 lb="382" cb="15">
<drx lb="382" cb="15" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
</uo>
<cns lb="383" cb="12"/>
</if>
<mce lb="384" cb="10" le="384" ce="31" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="384" cb="10" le="384" ce="16" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="384" cb="10">
<drx lb="384" cb="10" kind="lvalue" nm="Front"/>
</n32>
</mex>
<n32 lb="384" cb="26">
<drx lb="384" cb="26" kind="lvalue" nm="NewMI"/>
</n32>
</mce>
</u>
</fx>
</u>
<if lb="386" cb="13" le="396" ce="6" else="true" elselb="393" elsecb="13">
<mce lb="386" cb="17" le="386" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_bab34131eb7158b0f043947febdee488">
<exp pvirg="true"/>
<mex lb="386" cb="17" le="386" ce="21" id="d038367435b7928d04997491e912d58d_bab34131eb7158b0f043947febdee488" nm="isFullCopy" arrow="1">
<n32 lb="386" cb="17">
<n32 lb="386" cb="17">
<drx lb="386" cb="17" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="386" cb="35" le="393" ce="6">
<if lb="387" cb="8" le="388" ce="10">
<uo lb="387" cb="12" le="387" ce="62" kind="!">
<ce lb="387" cb="13" le="387" ce="62" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="387" cb="13" le="387" ce="18">
<mex lb="387" cb="13" le="387" ce="18" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="387" cb="13">
<mex lb="387" cb="13" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="387" cb="13"/>
</mex>
</n32>
</mex>
</n32>
<mce lb="387" cb="36" le="387" ce="61" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="387" cb="36" le="387" ce="54" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="387" cb="36" le="387" ce="52">
<mce lb="387" cb="36" le="387" ce="52" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="387" cb="36" le="387" ce="40" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="387" cb="36">
<drx lb="387" cb="36" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="387" cb="51">
<n45 lb="387" cb="51"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</ce>
</uo>
<cns lb="388" cb="10"/>
</if>
<dst lb="389" cb="8" le="389" ce="73">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="389" cb="30" le="389" ce="72" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="389" cb="30" le="389" ce="35" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="389" cb="30">
<n32 lb="389" cb="30">
<mex lb="389" cb="30" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="389" cb="30"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="389" cb="46" le="389" ce="71" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="389" cb="46" le="389" ce="64" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="389" cb="46" le="389" ce="62">
<mce lb="389" cb="46" le="389" ce="62" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="389" cb="46" le="389" ce="50" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="389" cb="46">
<drx lb="389" cb="46" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="389" cb="61">
<n45 lb="389" cb="61"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<if lb="390" cb="8" le="391" ce="10">
<uo lb="390" cb="12" le="390" ce="13" kind="!">
<n32 lb="390" cb="13">
<n32 lb="390" cb="13">
<drx lb="390" cb="13" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
</uo>
<cns lb="391" cb="10"/>
</if>
<mce lb="392" cb="8" le="392" ce="29" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="392" cb="8" le="392" ce="14" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="392" cb="8">
<drx lb="392" cb="8" kind="lvalue" nm="Front"/>
</n32>
</mex>
<n32 lb="392" cb="24">
<drx lb="392" cb="24" kind="lvalue" nm="NewMI"/>
</n32>
</mce>
</u>
<u lb="393" cb="13" le="396" ce="6">
<dos lb="394" cb="8" le="394" ce="8">
<u lb="394" cb="8" le="394" ce="8">
<if lb="394" cb="8" le="394" ce="8">
<xop lb="394" cb="8" le="394" ce="8" kind="&amp;&amp;">
<n32 lb="394" cb="8" le="394" ce="8">
<drx lb="394" cb="8" le="394" ce="8" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="394" cb="8" le="394" ce="8" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="394" cb="8" le="394" ce="8">
<drx lb="394" cb="8" le="394" ce="8" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="394" cb="8">
<n52 lb="394" cb="8">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="394" cb="8" le="394" ce="8">
<ocx lb="394" cb="8" le="394" ce="8" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="394" cb="8">
<drx lb="394" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="394" cb="8" le="394" ce="8" nbparm="2" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954">
<exp pvirg="true"/>
<n32 lb="394" cb="8">
<drx lb="394" cb="8" kind="lvalue" id="d038367435b7928d04997491e912d58d_b370cf27b3a7e56f5a38cb4757ff9954" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="394" cb="8" le="394" ce="8" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="394" cb="8">
<drx lb="394" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="394" cb="8" le="394" ce="8" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="394" cb="8">
<drx lb="394" cb="8" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="394" cb="8">
<n52 lb="394" cb="8">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="394" cb="8" le="394" ce="8">
<uo lb="394" cb="8" le="394" ce="8" kind="*">
<n32 lb="394" cb="8">
<drx lb="394" cb="8" kind="lvalue" nm="MI"/>
</n32>
</uo>
</n32>
</ocx>
<n32 lb="394" cb="8">
<n52 lb="394" cb="8">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="394" cb="8">
<n45 lb="394" cb="8"/>
</n32>
</dos>
<mce lb="395" cb="8" le="395" ce="25" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="395" cb="8" le="395" ce="13" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="395" cb="8">
<drx lb="395" cb="8" kind="lvalue" nm="Outs"/>
</n32>
</mex>
<n32 lb="395" cb="23">
<drx lb="395" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mce>
</u>
</if>
</if>
</u>
</wy>
</u>

</Stmt>
</m>
<m name="getReadDPRs" id="4a88e944030a25e573af1d8a7f6b904d_f7c46b5cf04e747ce8d45bfb4964ccf1" file="1" linestart="402" lineend="421" previous="4a88e944030a25e573af1d8a7f6b904d_f7c46b5cf04e747ce8d45bfb4964ccf1" access="private" hasbody="true" isdef="true">
<fpt proto="SmallVector&lt;unsigned int, 8&gt;">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="402" cb="23">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="402" cb="72" le="421" ce="1">
<if lb="403" cb="3" le="405" ce="37">
<xop lb="403" cb="7" le="404" ce="18" kind="||">
<xop lb="403" cb="7" le="403" ce="69" kind="||">
<xop lb="403" cb="7" le="403" ce="46" kind="||">
<mce lb="403" cb="7" le="403" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_34bc599cbb803516529809ea2b35e5d5">
<exp pvirg="true"/>
<mex lb="403" cb="7" le="403" ce="11" id="d038367435b7928d04997491e912d58d_34bc599cbb803516529809ea2b35e5d5" nm="isCopyLike" arrow="1">
<n32 lb="403" cb="7">
<n32 lb="403" cb="7">
<drx lb="403" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<mce lb="403" cb="27" le="403" ce="46" nbparm="0" id="d038367435b7928d04997491e912d58d_9474a36bdb6c1f589fc007c2f6766056">
<exp pvirg="true"/>
<mex lb="403" cb="27" le="403" ce="31" id="d038367435b7928d04997491e912d58d_9474a36bdb6c1f589fc007c2f6766056" nm="isInsertSubreg" arrow="1">
<n32 lb="403" cb="27">
<n32 lb="403" cb="27">
<drx lb="403" cb="27" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<mce lb="403" cb="51" le="403" ce="69" nbparm="0" id="d038367435b7928d04997491e912d58d_95f0b008a0760cd19ae67bded8dcc420">
<exp pvirg="true"/>
<mex lb="403" cb="51" le="403" ce="55" id="d038367435b7928d04997491e912d58d_95f0b008a0760cd19ae67bded8dcc420" nm="isRegSequence" arrow="1">
<n32 lb="403" cb="51">
<n32 lb="403" cb="51">
<drx lb="403" cb="51" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<mce lb="404" cb="7" le="404" ce="18" nbparm="0" id="d038367435b7928d04997491e912d58d_958efc295df9f4753cc7145a3ad0def5">
<exp pvirg="true"/>
<mex lb="404" cb="7" le="404" ce="11" id="d038367435b7928d04997491e912d58d_958efc295df9f4753cc7145a3ad0def5" nm="isKill" arrow="1">
<n32 lb="404" cb="7">
<n32 lb="404" cb="7">
<drx lb="404" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<rx lb="405" cb="5" le="405" ce="37" pvirg="true">
<n37 lb="405" cb="12" le="405" ce="37">
<n10 lb="405" cb="12" le="405" ce="37">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_7f0c9fe4213056450eebbbf59f539b76">
<template_arguments>
<bt name="unsigned int"/>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="405" cb="12" le="405" ce="37">
<exp pvirg="true"/>
<n8 lb="405" cb="12" le="405" ce="37" >
<temp/>
<n11 lb="405" cb="12" le="405" ce="37">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<bt name="unsigned int"/>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n11>
</n8>
</mte>
</n10>
</n37>
</rx>
</if>
<dst lb="407" cb="3" le="407" ce="32">
<exp pvirg="true"/>
<Var nm="Defs" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="407" cb="25"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="407" cb="28">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<bt name="unsigned int"/>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<fx lb="408" cb="3" le="419" ce="3">
<dst lb="408" cb="8" le="408" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="408" cb="21">
<n45 lb="408" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="408" cb="24" le="408" ce="47" kind="&lt;">
<n32 lb="408" cb="24">
<drx lb="408" cb="24" kind="lvalue" nm="i"/>
</n32>
<mce lb="408" cb="28" le="408" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="408" cb="28" le="408" ce="32" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="408" cb="28">
<n32 lb="408" cb="28">
<drx lb="408" cb="28" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<uo lb="408" cb="50" le="408" ce="52" kind="++">
<drx lb="408" cb="52" kind="lvalue" nm="i"/>
</uo>
<u lb="408" cb="55" le="419" ce="3">
<dst lb="409" cb="5" le="409" ce="43">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="409" cb="26" le="409" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="409" cb="26" le="409" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="409" cb="26">
<drx lb="409" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="409" cb="41">
<drx lb="409" cb="41" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="411" cb="5" le="412" ce="7">
<xop lb="411" cb="9" le="411" ce="34" kind="||">
<uo lb="411" cb="9" le="411" ce="19" kind="!">
<mce lb="411" cb="10" le="411" ce="19" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="411" cb="10" le="411" ce="13" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="411" cb="10">
<drx lb="411" cb="10" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
<uo lb="411" cb="24" le="411" ce="34" kind="!">
<mce lb="411" cb="25" le="411" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="411" cb="25" le="411" ce="28" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<n32 lb="411" cb="25">
<drx lb="411" cb="25" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
</xop>
<cns lb="412" cb="7"/>
</if>
<mce lb="418" cb="5" le="418" ce="31" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="418" cb="5" le="418" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="418" cb="5">
<drx lb="418" cb="5" kind="lvalue" nm="Defs"/>
</n32>
</mex>
<mte lb="418" cb="20" le="418" ce="30">
<exp pvirg="true"/>
<mce lb="418" cb="20" le="418" ce="30" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="418" cb="20" le="418" ce="23" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="418" cb="20">
<drx lb="418" cb="20" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</mte>
</mce>
</u>
</fx>
<rx lb="420" cb="3" le="420" ce="10" pvirg="true">
<n10 lb="420" cb="10">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_7f0c9fe4213056450eebbbf59f539b76">
<template_arguments>
<bt name="unsigned int"/>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="420" cb="10">
<drx lb="420" cb="10" kind="lvalue" nm="Defs"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="createDupLane" id="4a88e944030a25e573af1d8a7f6b904d_97684451fb705f3c5b534e0e284d46c2" file="1" linestart="424" lineend="440" previous="4a88e944030a25e573af1d8a7f6b904d_97684451fb705f3c5b534e0e284d46c2" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="QPR" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="68" cb="37"/>

</Stmt>
</p>
<Stmt>
<u lb="428" cb="70" le="440" ce="1">
<dst lb="429" cb="3" le="430" ce="69">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="439" cb="3" le="439" ce="10" pvirg="true">
<n32 lb="439" cb="10">
<drx lb="439" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="createExtractSubreg" id="4a88e944030a25e573af1d8a7f6b904d_8b8e04766d3670f8489710294e6db56a" file="1" linestart="443" lineend="457" previous="4a88e944030a25e573af1d8a7f6b904d_8b8e04766d3670f8489710294e6db56a" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="448" cb="69" le="457" ce="1">
<dst lb="449" cb="3" le="449" ce="49">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
<mce lb="449" cb="18" le="449" ce="48" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="449" cb="18" le="449" ce="23" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" arrow="1">
<n32 lb="449" cb="18">
<mex lb="449" cb="18" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="449" cb="18"/>
</mex>
</n32>
</mex>
<n32 lb="449" cb="45">
<drx lb="449" cb="45" kind="lvalue" nm="TRC"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="456" cb="3" le="456" ce="10" pvirg="true">
<n32 lb="456" cb="10">
<drx lb="456" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="createRegSequence" id="4a88e944030a25e573af1d8a7f6b904d_a79cfd1d8b60aa94d951a16b5b1b5eb4" file="1" linestart="460" lineend="475" previous="4a88e944030a25e573af1d8a7f6b904d_a79cfd1d8b60aa94d951a16b5b1b5eb4" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="464" cb="65" le="475" ce="1">
<dst lb="465" cb="3" le="465" ce="63">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="474" cb="3" le="474" ce="10" pvirg="true">
<n32 lb="474" cb="10">
<drx lb="474" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="createVExt" id="4a88e944030a25e573af1d8a7f6b904d_e568397d11d6601df42aa4b23356e38b" file="1" linestart="479" lineend="493" previous="4a88e944030a25e573af1d8a7f6b904d_e568397d11d6601df42aa4b23356e38b" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Ssub0" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Ssub1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="483" cb="60" le="493" ce="1">
<dst lb="484" cb="3" le="484" ce="63">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="492" cb="3" le="492" ce="10" pvirg="true">
<n32 lb="492" cb="10">
<drx lb="492" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="createInsertSubreg" id="4a88e944030a25e573af1d8a7f6b904d_b938942d9a2d80cfdc62c0e6699036f3" file="1" linestart="495" lineend="510" previous="4a88e944030a25e573af1d8a7f6b904d_b938942d9a2d80cfdc62c0e6699036f3" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Lane" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ToInsert" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="499" cb="55" le="510" ce="1">
<dst lb="500" cb="3" le="500" ce="68">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="509" cb="3" le="509" ce="10" pvirg="true">
<n32 lb="509" cb="10">
<drx lb="509" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="createImplicitDef" id="4a88e944030a25e573af1d8a7f6b904d_e79e14a703525f6b5af395173a828eec" file="1" linestart="512" lineend="522" previous="4a88e944030a25e573af1d8a7f6b904d_e79e14a703525f6b5af395173a828eec" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InsertBefore" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="515" cb="48" le="522" ce="1">
<dst lb="516" cb="3" le="516" ce="63">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="521" cb="3" le="521" ce="10" pvirg="true">
<n32 lb="521" cb="10">
<drx lb="521" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="optimizeAllLanesPattern" id="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" file="1" linestart="527" lineend="581" previous="4a88e944030a25e573af1d8a7f6b904d_40dff92e9ef2a471bcb3b72d8a7bd9dc" access="private" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="528" cb="73" le="581" ce="1">
<dst lb="529" cb="3" le="529" ce="43">
<exp pvirg="true"/>
<Var nm="InsertPt" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="529" cb="31" le="529" ce="42">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="529" cb="40">
<drx lb="529" cb="40" kind="lvalue" nm="MI"/>
</n32>
</n10>
</Var>
</dst>
<dst lb="530" cb="3" le="530" ce="34">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="530" cb="17" le="530" ce="33">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="530" cb="17" le="530" ce="33">
<exp pvirg="true"/>
<mce lb="530" cb="17" le="530" ce="33" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="530" cb="17" le="530" ce="21" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="530" cb="17">
<n32 lb="530" cb="17">
<drx lb="530" cb="17" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="531" cb="3" le="531" ce="44">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="531" cb="28" le="531" ce="43" kind="*">
<mce lb="531" cb="29" le="531" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="531" cb="29" le="531" ce="33" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="531" cb="29">
<drx lb="531" cb="29" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<ocx lb="532" cb="3" le="532" ce="11" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b">
<exp pvirg="true"/>
<n32 lb="532" cb="11">
<drx lb="532" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b" nm="operator++"/>
</n32>
<drx lb="532" cb="3" kind="lvalue" nm="InsertPt"/>
<n45>
<flit/>
</n45>
</ocx>
<dst lb="533" cb="3" le="533" ce="15">
<exp pvirg="true"/>
<Var nm="Out" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="580" cb="3" le="580" ce="10" pvirg="true">
<n32 lb="580" cb="10">
<drx lb="580" cb="10" kind="lvalue" nm="Out"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="runOnInstruction" id="4a88e944030a25e573af1d8a7f6b904d_79a77e077dec35c148cd0c6989708f12" file="1" linestart="583" lineend="676" previous="4a88e944030a25e573af1d8a7f6b904d_79a77e077dec35c148cd0c6989708f12" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="583" cb="57" le="676" ce="1">
<dst lb="614" cb="3" le="614" ce="50">
<exp pvirg="true"/>
<Var nm="Defs" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="614" cb="25">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n37 lb="614" cb="35" le="614" ce="49">
<n10 lb="614" cb="35" le="614" ce="49">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_7f0c9fe4213056450eebbbf59f539b76">
<template_arguments>
<bt name="unsigned int"/>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="614" cb="35" le="614" ce="49">
<exp pvirg="true"/>
<n8 lb="614" cb="35" le="614" ce="49" >
<temp/>
<mce lb="614" cb="35" le="614" ce="49" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_f7c46b5cf04e747ce8d45bfb4964ccf1">
<exp pvirg="true"/>
<mex lb="614" cb="35" id="4a88e944030a25e573af1d8a7f6b904d_f7c46b5cf04e747ce8d45bfb4964ccf1" nm="getReadDPRs" arrow="1">
<n19 lb="614" cb="35"/>
</mex>
<n32 lb="614" cb="47">
<drx lb="614" cb="47" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<dst lb="615" cb="3" le="615" ce="24">
<exp pvirg="true"/>
<Var nm="Modified" value="true">
<bt name="bool"/>
<n9 lb="615" cb="19"/>
</Var>
</dst>
<fx lb="617" cb="3" le="674" ce="3">
<dst lb="617" cb="8" le="617" ce="76">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<ety>
<Tdef>
<pt>
<sttp/>
</pt>
</Tdef>
</ety>
</Tdef>
</ety>
<mce lb="617" cb="48" le="617" ce="59" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65">
<exp pvirg="true"/>
<mex lb="617" cb="48" le="617" ce="53" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65" nm="begin" point="1">
<n32 lb="617" cb="48">
<drx lb="617" cb="48" kind="lvalue" nm="Defs"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<pt>
<sttp/>
</pt>
</Tdef>
</ety>
</Tdef>
</ety>
<mce lb="617" cb="66" le="617" ce="75" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557">
<exp pvirg="true"/>
<mex lb="617" cb="66" le="617" ce="71" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557" nm="end" point="1">
<n32 lb="617" cb="66">
<drx lb="617" cb="66" kind="lvalue" nm="Defs"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="618" cb="6" le="618" ce="11" kind="!=">
<n32 lb="618" cb="6">
<drx lb="618" cb="6" kind="lvalue" nm="I"/>
</n32>
<n32 lb="618" cb="11">
<drx lb="618" cb="11" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="618" cb="14" le="618" ce="16" kind="++">
<drx lb="618" cb="16" kind="lvalue" nm="I"/>
</uo>
<u lb="618" cb="19" le="674" ce="3">
<dst lb="623" cb="5" le="623" ce="43">
<exp pvirg="true"/>
<Var nm="DefSrcs" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="623" cb="33"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="623" cb="36">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<if lb="624" cb="5" le="625" ce="7">
<uo lb="624" cb="9" le="624" ce="35" kind="!">
<ce lb="624" cb="10" le="624" ce="35" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="624" cb="10" le="624" ce="15">
<mex lb="624" cb="10" le="624" ce="15" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="624" cb="10">
<mex lb="624" cb="10" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="624" cb="10"/>
</mex>
</n32>
</mex>
</n32>
<n32 lb="624" cb="33" le="624" ce="34">
<uo lb="624" cb="33" le="624" ce="34" kind="*">
<n32 lb="624" cb="34">
<drx lb="624" cb="34" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</ce>
</uo>
<cns lb="625" cb="7"/>
</if>
<dst lb="626" cb="5" le="626" ce="44">
<exp pvirg="true"/>
<Var nm="Def">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="626" cb="25" le="626" ce="43" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="626" cb="25" le="626" ce="30" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="626" cb="25">
<n32 lb="626" cb="25">
<mex lb="626" cb="25" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="626" cb="25"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="626" cb="41" le="626" ce="42">
<uo lb="626" cb="41" le="626" ce="42" kind="*">
<n32 lb="626" cb="42">
<drx lb="626" cb="42" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</mce>
</Var>
</dst>
<if lb="627" cb="5" le="628" ce="7">
<uo lb="627" cb="9" le="627" ce="10" kind="!">
<n32 lb="627" cb="10">
<n32 lb="627" cb="10">
<drx lb="627" cb="10" kind="lvalue" nm="Def"/>
</n32>
</n32>
</uo>
<cns lb="628" cb="7"/>
</if>
<mce lb="630" cb="5" le="630" ce="36" nbparm="2" id="4a88e944030a25e573af1d8a7f6b904d_76060aa39b337001a09da4939e3db6cc">
<exp pvirg="true"/>
<mex lb="630" cb="5" id="4a88e944030a25e573af1d8a7f6b904d_76060aa39b337001a09da4939e3db6cc" nm="elideCopiesAndPHIs" arrow="1">
<n19 lb="630" cb="5"/>
</mex>
<n32 lb="630" cb="24">
<drx lb="630" cb="24" kind="lvalue" nm="Def"/>
</n32>
<n32 lb="630" cb="29">
<drx lb="630" cb="29" kind="lvalue" nm="DefSrcs"/>
</n32>
</mce>
<fx lb="632" cb="5" le="673" ce="5">
<dst lb="632" cb="10" le="633" ce="25">
<exp pvirg="true"/>
<Var nm="II">
<ety>
<Tdef>
<ety>
<Tdef>
<pt>
<sttp/>
</pt>
</Tdef>
</ety>
</Tdef>
</ety>
<mce lb="632" cb="57" le="632" ce="71" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65">
<exp pvirg="true"/>
<mex lb="632" cb="57" le="632" ce="65" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65" nm="begin" point="1">
<n32 lb="632" cb="57">
<drx lb="632" cb="57" kind="lvalue" nm="DefSrcs"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="EE" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<pt>
<sttp/>
</pt>
</Tdef>
</ety>
</Tdef>
</ety>
<mce lb="633" cb="12" le="633" ce="24" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557">
<exp pvirg="true"/>
<mex lb="633" cb="12" le="633" ce="20" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557" nm="end" point="1">
<n32 lb="633" cb="12">
<drx lb="633" cb="12" kind="lvalue" nm="DefSrcs"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="633" cb="27" le="633" ce="33" kind="!=">
<n32 lb="633" cb="27">
<drx lb="633" cb="27" kind="lvalue" nm="II"/>
</n32>
<n32 lb="633" cb="33">
<drx lb="633" cb="33" kind="lvalue" nm="EE"/>
</n32>
</xop>
<uo lb="633" cb="37" le="633" ce="39" kind="++">
<drx lb="633" cb="39" kind="lvalue" nm="II"/>
</uo>
<u lb="633" cb="43" le="673" ce="5">
<dst lb="634" cb="7" le="634" ce="29">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="634" cb="26" le="634" ce="27">
<uo lb="634" cb="26" le="634" ce="27" kind="*">
<n32 lb="634" cb="27">
<drx lb="634" cb="27" kind="lvalue" nm="II"/>
</n32>
</uo>
</n32>
</Var>
</dst>
<if lb="638" cb="7" le="639" ce="9">
<n37 lb="638" cb="11" le="638" ce="53">
<ocx lb="638" cb="11" le="638" ce="53" nbparm="2" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75">
<exp pvirg="true"/>
<n32 lb="638" cb="33">
<drx lb="638" cb="33" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75" nm="operator!="/>
</n32>
<n32 lb="638" cb="11" le="638" ce="31">
<n8 lb="638" cb="11" le="638" ce="31" >
<temp/>
<mce lb="638" cb="11" le="638" ce="31" nbparm="1" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7">
<exp pvirg="true"/>
<mex lb="638" cb="11" le="638" ce="24" id="8070363a27881d4727dcaa96ac073104_c061bcf0bb7868e7a3047264a5ace5a7" nm="find" point="1">
<n32 lb="638" cb="11">
<mex lb="638" cb="11" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_9ee99c980b11d1552b30fc0cb4390422" nm="Replacements" arrow="1">
<n19 lb="638" cb="11"/>
</mex>
</n32>
</mex>
<n32 lb="638" cb="29">
<drx lb="638" cb="29" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</n32>
<mte lb="638" cb="36" le="638" ce="53">
<exp pvirg="true"/>
<n32 lb="638" cb="36" le="638" ce="53">
<n32 lb="638" cb="36" le="638" ce="53">
<n8 lb="638" cb="36" le="638" ce="53" >
<temp/>
<mce lb="638" cb="36" le="638" ce="53" nbparm="0" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1">
<exp pvirg="true"/>
<mex lb="638" cb="36" le="638" ce="49" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1" nm="end" point="1">
<n32 lb="638" cb="36">
<mex lb="638" cb="36" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_9ee99c980b11d1552b30fc0cb4390422" nm="Replacements" arrow="1">
<n19 lb="638" cb="36"/>
</mex>
</n32>
</mex>
</mce>
</n8>
</n32>
</n32>
</mte>
</ocx>
</n37>
<cns lb="639" cb="9"/>
</if>
<if lb="642" cb="7" le="643" ce="9">
<uo lb="642" cb="11" le="642" ce="30" kind="!">
<mce lb="642" cb="12" le="642" ce="30" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_7afe05d905c302bf9c101ec7fd3c7573">
<exp pvirg="true"/>
<mex lb="642" cb="12" id="4a88e944030a25e573af1d8a7f6b904d_7afe05d905c302bf9c101ec7fd3c7573" nm="hasPartialWrite" arrow="1">
<n19 lb="642" cb="12"/>
</mex>
<n32 lb="642" cb="28">
<drx lb="642" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mce>
</uo>
<cns lb="643" cb="9"/>
</if>
<dst lb="646" cb="7" le="646" ce="43">
<exp pvirg="true"/>
<Var nm="Uses" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Stmt>
<n45 lb="646" cb="36"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="646" cb="39">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<integer value="8"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="647" cb="7" le="647" ce="54">
<exp pvirg="true"/>
<Var nm="DPRDefReg" value="true">
<bt name="unsigned int"/>
<mce lb="647" cb="28" le="647" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="647" cb="28" le="647" ce="46" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="647" cb="28" le="647" ce="44">
<mce lb="647" cb="28" le="647" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="647" cb="28" le="647" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="647" cb="28">
<drx lb="647" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="647" cb="43">
<n45 lb="647" cb="43">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<fx lb="648" cb="7" le="650" ce="27">
<dst lb="648" cb="12" le="649" ce="32">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_c387015c321ecd04d452059aaf71181f"/>
<template_arguments>
<Stmt>
<n9 lb="387" cb="32"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="37"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="60"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="648" cb="50" le="648" ce="74">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_1120e103ca4c12d58c551cd841be7856">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="648" cb="50" le="648" ce="74">
<exp pvirg="true"/>
<n32 lb="648" cb="50" le="648" ce="74">
<mce lb="648" cb="50" le="648" ce="74" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_d19f3f8cd213b3bfe21b71a7ca650c1c">
<exp pvirg="true"/>
<mex lb="648" cb="50" le="648" ce="55" id="ee4673395519b9f405c4d99dd06fa84f_d19f3f8cd213b3bfe21b71a7ca650c1c" nm="use_begin" arrow="1">
<n32 lb="648" cb="50">
<n32 lb="648" cb="50">
<mex lb="648" cb="50" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="648" cb="50"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="648" cb="65">
<drx lb="648" cb="65" kind="lvalue" nm="DPRDefReg"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_c387015c321ecd04d452059aaf71181f"/>
<template_arguments>
<Stmt>
<n9 lb="387" cb="32"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="37"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="60"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="649" cb="18" le="649" ce="31">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_1120e103ca4c12d58c551cd841be7856">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="649" cb="18" le="649" ce="31">
<exp pvirg="true"/>
<n32 lb="649" cb="18" le="649" ce="31">
<ce lb="649" cb="18" le="649" ce="31" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_25813b1f4804909ae5ef49c6ecb09af5">
<exp pvirg="true"/>
<n32 lb="649" cb="18" le="649" ce="23">
<mex lb="649" cb="18" le="649" ce="23" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_25813b1f4804909ae5ef49c6ecb09af5" nm="use_end" arrow="1">
<n32 lb="649" cb="18">
<mex lb="649" cb="18" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="649" cb="18"/>
</mex>
</n32>
</mex>
</n32>
</ce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="649" cb="34" le="649" ce="39" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_bb7b4f031679ce5711fe2a720623d43b">
<exp pvirg="true"/>
<n32 lb="649" cb="36">
<drx lb="649" cb="36" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_bb7b4f031679ce5711fe2a720623d43b" nm="operator!="/>
</n32>
<n32 lb="649" cb="34">
<drx lb="649" cb="34" kind="lvalue" nm="I"/>
</n32>
<n32 lb="649" cb="39">
<drx lb="649" cb="39" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="649" cb="42" le="649" ce="44" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_4a79f368c6ad26253a70bfe7bb83bdeb">
<exp pvirg="true"/>
<n32 lb="649" cb="42">
<drx lb="649" cb="42" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_4a79f368c6ad26253a70bfe7bb83bdeb" nm="operator++"/>
</n32>
<drx lb="649" cb="44" kind="lvalue" nm="I"/>
</ocx>
<mce lb="650" cb="9" le="650" ce="27" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="650" cb="9" le="650" ce="14" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="650" cb="9">
<drx lb="650" cb="9" kind="lvalue" nm="Uses"/>
</n32>
</mex>
<mte lb="650" cb="24" le="650" ce="26">
<exp pvirg="true"/>
<uo lb="650" cb="24" le="650" ce="26" kind="&amp;">
<ocx lb="650" cb="25" le="650" ce="26" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_788b33cc1ebd652f50ad4dd20b203d89">
<exp pvirg="true"/>
<n32 lb="650" cb="25">
<drx lb="650" cb="25" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_788b33cc1ebd652f50ad4dd20b203d89" nm="operator*"/>
</n32>
<n32 lb="650" cb="26">
<drx lb="650" cb="26" kind="lvalue" nm="I"/>
</n32>
</ocx>
</uo>
</mte>
</mce>
</fx>
<dst lb="653" cb="7" le="653" ce="46">
<exp pvirg="true"/>
<Var nm="NewReg" value="true">
<bt name="unsigned int"/>
<mce lb="653" cb="25" le="653" ce="45" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_dd24f226053cd3dcb0afcde8d418eb98">
<exp pvirg="true"/>
<mex lb="653" cb="25" id="4a88e944030a25e573af1d8a7f6b904d_dd24f226053cd3dcb0afcde8d418eb98" nm="optimizeSDPattern" arrow="1">
<n19 lb="653" cb="25"/>
</mex>
<n32 lb="653" cb="43">
<drx lb="653" cb="43" kind="lvalue" nm="MI"/>
</n32>
</mce>
</Var>
</dst>
<if lb="655" cb="7" le="671" ce="7">
<xop lb="655" cb="11" le="655" ce="21" kind="!=">
<n32 lb="655" cb="11">
<drx lb="655" cb="11" kind="lvalue" nm="NewReg"/>
</n32>
<n32 lb="655" cb="21">
<n45 lb="655" cb="21"/>
</n32>
</xop>
<u lb="655" cb="24" le="671" ce="7">
<xop lb="656" cb="9" le="656" ce="20" kind="=">
<drx lb="656" cb="9" kind="lvalue" nm="Modified"/>
<n9 lb="656" cb="20"/>
</xop>
<fx lb="657" cb="9" le="670" ce="9">
<dst lb="657" cb="14" le="658" ce="30">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<sttp/>
</QualType>
</pt>
</Tdef>
</ety>
<n32 lb="657" cb="68" le="657" ce="79">
<mce lb="657" cb="68" le="657" ce="79" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65">
<exp pvirg="true"/>
<mex lb="657" cb="68" le="657" ce="73" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65" nm="begin" point="1">
<n32 lb="657" cb="68">
<drx lb="657" cb="68" kind="lvalue" nm="Uses"/>
</n32>
</mex>
</mce>
</n32>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<sttp/>
</QualType>
</pt>
</Tdef>
</ety>
<n32 lb="658" cb="20" le="658" ce="29">
<mce lb="658" cb="20" le="658" ce="29" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557">
<exp pvirg="true"/>
<mex lb="658" cb="20" le="658" ce="25" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557" nm="end" point="1">
<n32 lb="658" cb="20">
<drx lb="658" cb="20" kind="lvalue" nm="Uses"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<xop lb="658" cb="32" le="658" ce="37" kind="!=">
<n32 lb="658" cb="32">
<drx lb="658" cb="32" kind="lvalue" nm="I"/>
</n32>
<n32 lb="658" cb="37">
<drx lb="658" cb="37" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="658" cb="40" le="658" ce="42" kind="++">
<drx lb="658" cb="42" kind="lvalue" nm="I"/>
</uo>
<u lb="658" cb="45" le="670" ce="9">
<mce lb="664" cb="11" le="664" ce="74" nbparm="3" id="ee4673395519b9f405c4d99dd06fa84f_c7ee92542e90cbadf92441c129a6c239">
<exp pvirg="true"/>
<mex lb="664" cb="11" le="664" ce="16" id="ee4673395519b9f405c4d99dd06fa84f_c7ee92542e90cbadf92441c129a6c239" nm="constrainRegClass" arrow="1">
<n32 lb="664" cb="11">
<mex lb="664" cb="11" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="664" cb="11"/>
</mex>
</n32>
</mex>
<n32 lb="664" cb="34">
<drx lb="664" cb="34" kind="lvalue" nm="NewReg"/>
</n32>
<mce lb="664" cb="42" le="664" ce="73" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="664" cb="42" le="664" ce="47" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" arrow="1">
<n32 lb="664" cb="42">
<n32 lb="664" cb="42">
<mex lb="664" cb="42" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="664" cb="42"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="664" cb="59" le="664" ce="72" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="664" cb="59" le="664" ce="65" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" arrow="1">
<n32 lb="664" cb="59" le="664" ce="62">
<n32 lb="664" cb="59" le="664" ce="62">
<n46 lb="664" cb="59" le="664" ce="62">
<exp pvirg="true"/>
<uo lb="664" cb="60" le="664" ce="61" kind="*">
<n32 lb="664" cb="61">
<drx lb="664" cb="61" kind="lvalue" nm="I"/>
</n32>
</uo>
</n46>
</n32>
</n32>
</mex>
</mce>
</mce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<dos lb="666" cb="11" le="666" ce="11">
<u lb="666" cb="11" le="666" ce="11">
<if lb="666" cb="11" le="666" ce="11">
<xop lb="666" cb="11" le="666" ce="11" kind="&amp;&amp;">
<n32 lb="666" cb="11" le="666" ce="11">
<drx lb="666" cb="11" le="666" ce="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="666" cb="11" le="666" ce="11" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="666" cb="11" le="666" ce="11">
<drx lb="666" cb="11" le="666" ce="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="666" cb="11">
<n52 lb="666" cb="11">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="666" cb="11" le="666" ce="11">
<ocx lb="666" cb="11" le="666" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="666" cb="11" le="666" ce="11" nbparm="2" id="59642fb74cf5b58f433a7bdcb6c661d2_3521b2c86f012f78e4cae0b6cd087180">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_3521b2c86f012f78e4cae0b6cd087180" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="666" cb="11" le="666" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="666" cb="11" le="666" ce="11" nbparm="2" id="84c010a1a9c2223bad1481218c714125_32ee974e6e3be9ca53cc62e863ef22c5">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="84c010a1a9c2223bad1481218c714125_32ee974e6e3be9ca53cc62e863ef22c5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="666" cb="11" le="666" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="666" cb="11" le="666" ce="11" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="666" cb="11">
<n52 lb="666" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="666" cb="11" le="666" ce="11">
<uo lb="666" cb="11" le="666" ce="11" kind="*">
<n32 lb="666" cb="11" le="666" ce="11">
<uo lb="666" cb="11" le="666" ce="11" kind="*">
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</uo>
</n32>
</ocx>
<n32 lb="666" cb="11">
<n52 lb="666" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<mte lb="666" cb="11" le="666" ce="11">
<exp pvirg="true"/>
<n32 lb="666" cb="11" le="666" ce="11">
<n26 lb="666" cb="11" le="666" ce="11">
<n10 lb="666" cb="11" le="666" ce="11">
<typeptr id="59642fb74cf5b58f433a7bdcb6c661d2_80787ab3d919c2f7831331f0b50aaad4"/>
<temp/>
<n32 lb="666" cb="11">
<drx lb="666" cb="11" kind="lvalue" nm="NewReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</n26>
</n32>
</mte>
</ocx>
<n32 lb="666" cb="11">
<n52 lb="666" cb="11">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="666" cb="11">
<n45 lb="666" cb="11"/>
</n32>
</dos>
<mce lb="669" cb="11" le="669" ce="45" nbparm="3" id="84c010a1a9c2223bad1481218c714125_b77ebcd08eab0640a563f439bff6e0fd">
<exp pvirg="true"/>
<mex lb="669" cb="11" le="669" ce="17" id="84c010a1a9c2223bad1481218c714125_b77ebcd08eab0640a563f439bff6e0fd" nm="substVirtReg" arrow="1">
<n32 lb="669" cb="11" le="669" ce="14">
<n46 lb="669" cb="11" le="669" ce="14">
<exp pvirg="true"/>
<uo lb="669" cb="12" le="669" ce="13" kind="*">
<n32 lb="669" cb="13">
<drx lb="669" cb="13" kind="lvalue" nm="I"/>
</n32>
</uo>
</n46>
</n32>
</mex>
<n32 lb="669" cb="30">
<drx lb="669" cb="30" kind="lvalue" nm="NewReg"/>
</n32>
<n32 lb="669" cb="38">
<n45 lb="669" cb="38"/>
</n32>
<uo lb="669" cb="41" le="669" ce="42" kind="*">
<n32 lb="669" cb="42">
<mex lb="669" cb="42" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="669" cb="42"/>
</mex>
</n32>
</uo>
</mce>
</u>
</fx>
</u>
</if>
<xop lb="672" cb="7" le="672" ce="26" kind="=">
<ocx lb="672" cb="7" le="672" ce="22" nbparm="2" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629">
<exp pvirg="true"/>
<n32 lb="672" cb="19" le="672" ce="22">
<drx lb="672" cb="19" le="672" ce="22" kind="lvalue" id="543b91aff9d74024059e00771cc90e52_64d279b0ac8807c816b40e3b332b3629" nm="operator[]"/>
</n32>
<mex lb="672" cb="7" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_9ee99c980b11d1552b30fc0cb4390422" nm="Replacements" arrow="1">
<n19 lb="672" cb="7"/>
</mex>
<n32 lb="672" cb="20">
<drx lb="672" cb="20" kind="lvalue" nm="MI"/>
</n32>
</ocx>
<n32 lb="672" cb="26">
<drx lb="672" cb="26" kind="lvalue" nm="NewReg"/>
</n32>
</xop>
</u>
</fx>
</u>
</fx>
<rx lb="675" cb="3" le="675" ce="10" pvirg="true">
<n32 lb="675" cb="10">
<drx lb="675" cb="10" kind="lvalue" nm="Modified"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="runOnMachineFunction" id="4a88e944030a25e573af1d8a7f6b904d_e758fc755ec15a45a5c58081304baf12" file="1" linestart="678" lineend="706" previous="4a88e944030a25e573af1d8a7f6b904d_e758fc755ec15a45a5c58081304baf12" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fn" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="678" cb="64" le="706" ce="1">
<xop lb="679" cb="3" le="679" ce="75" kind="=">
<mex lb="679" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_306bb5d7a5c5692d4be9c8ff7fe99305" nm="TII" arrow="1">
<n19 lb="679" cb="3"/>
</mex>
<scast lb="679" cb="9" le="679" ce="75">
<cast cast="Dependent">
<pt>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="679" cb="46" le="679" ce="74" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="679" cb="46" le="679" ce="61" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="679" cb="46" le="679" ce="59" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="679" cb="46" le="679" ce="49" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="679" cb="46">
<drx lb="679" cb="46" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</scast>
</xop>
<xop lb="680" cb="3" le="680" ce="40" kind="=">
<mex lb="680" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_383c09b5151648a29e1a2a3813c4bfcf" nm="TRI" arrow="1">
<n19 lb="680" cb="3"/>
</mex>
<mce lb="680" cb="9" le="680" ce="40" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="680" cb="9" le="680" ce="24" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" point="1">
<mce lb="680" cb="9" le="680" ce="22" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="680" cb="9" le="680" ce="12" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="680" cb="9">
<drx lb="680" cb="9" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</xop>
<xop lb="681" cb="3" le="681" ce="24" kind="=">
<mex lb="681" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_7e53f89d07ec7c30b04ef0b77569c394" nm="MRI" arrow="1">
<n19 lb="681" cb="3"/>
</mex>
<uo lb="681" cb="9" le="681" ce="24" kind="&amp;">
<mce lb="681" cb="10" le="681" ce="24" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="681" cb="10" le="681" ce="13" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" point="1">
<drx lb="681" cb="10" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</uo>
</xop>
<dst lb="682" cb="3" le="682" ce="24">
<exp pvirg="true"/>
<Var nm="Modified" value="true">
<bt name="bool"/>
<n9 lb="682" cb="19"/>
</Var>
</dst>
<dos lb="684" cb="3" le="684" ce="3">
<u lb="684" cb="3" le="684" ce="3">
<if lb="684" cb="3" le="684" ce="3">
<xop lb="684" cb="3" le="684" ce="3" kind="&amp;&amp;">
<n32 lb="684" cb="3" le="684" ce="3">
<drx lb="684" cb="3" le="684" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="684" cb="3" le="684" ce="3" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="684" cb="3" le="684" ce="3">
<drx lb="684" cb="3" le="684" ce="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="684" cb="3">
<n52 lb="684" cb="3">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="684" cb="3" le="684" ce="3">
<ocx lb="684" cb="3" le="684" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="684" cb="3">
<drx lb="684" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="684" cb="3" le="684" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2">
<exp pvirg="true"/>
<n32 lb="684" cb="3">
<drx lb="684" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="684" cb="3" le="684" ce="3" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="684" cb="3">
<drx lb="684" cb="3" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="684" cb="3" le="684" ce="3" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="684" cb="3">
<drx lb="684" cb="3" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="684" cb="3">
<n52 lb="684" cb="3">
<slit/>
</n52>
</n32>
</ocx>
<n10 lb="684" cb="3" le="684" ce="3">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="684" cb="3" le="684" ce="3">
<exp pvirg="true"/>
<mce lb="684" cb="3" le="684" ce="3" nbparm="0" id="895a66b41661e915ba6854da2359580f_6967d40b34b6f72ddf7b6672bb44a8f3">
<exp pvirg="true"/>
<mex lb="684" cb="3" le="684" ce="3" id="895a66b41661e915ba6854da2359580f_6967d40b34b6f72ddf7b6672bb44a8f3" nm="getName" point="1">
<n32 lb="684" cb="3">
<drx lb="684" cb="3" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</ocx>
<n32 lb="684" cb="3">
<n52 lb="684" cb="3">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
</u>
<n32 lb="684" cb="3">
<n45 lb="684" cb="3">
<flit/>
</n45>
</n32>
</dos>
<mce lb="686" cb="3" le="686" ce="19" nbparm="0" id="8070363a27881d4727dcaa96ac073104_452523f5e944715c50e5131e6e2266e1">
<exp pvirg="true"/>
<mex lb="686" cb="3" le="686" ce="13" id="8070363a27881d4727dcaa96ac073104_452523f5e944715c50e5131e6e2266e1" nm="clear" point="1">
<n32 lb="686" cb="3">
<mex lb="686" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="686" cb="3"/>
</mex>
</n32>
</mex>
</mce>
<mce lb="687" cb="3" le="687" ce="22" nbparm="0" id="8070363a27881d4727dcaa96ac073104_452523f5e944715c50e5131e6e2266e1">
<exp pvirg="true"/>
<mex lb="687" cb="3" le="687" ce="16" id="8070363a27881d4727dcaa96ac073104_452523f5e944715c50e5131e6e2266e1" nm="clear" point="1">
<n32 lb="687" cb="3">
<mex lb="687" cb="3" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_9ee99c980b11d1552b30fc0cb4390422" nm="Replacements" arrow="1">
<n19 lb="687" cb="3"/>
</mex>
</n32>
</mex>
</mce>
<fx lb="689" cb="3" le="697" ce="3">
<dst lb="689" cb="8" le="689" ce="64">
<exp pvirg="true"/>
<Var nm="MFI" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="689" cb="40" le="689" ce="49">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="689" cb="40" le="689" ce="49">
<exp pvirg="true"/>
<mce lb="689" cb="40" le="689" ce="49" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="689" cb="40" le="689" ce="43" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="689" cb="40" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="689" cb="56" le="689" ce="63">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="689" cb="56" le="689" ce="63">
<exp pvirg="true"/>
<mce lb="689" cb="56" le="689" ce="63" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="689" cb="56" le="689" ce="59" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="689" cb="56" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="689" cb="66" le="689" ce="73" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="689" cb="70">
<drx lb="689" cb="70" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="689" cb="66">
<drx lb="689" cb="66" kind="lvalue" nm="MFI"/>
</n32>
<n32 lb="689" cb="73">
<drx lb="689" cb="73" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="690" cb="8" le="690" ce="10" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="690" cb="8">
<drx lb="690" cb="8" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="690" cb="10" kind="lvalue" nm="MFI"/>
</ocx>
<u lb="690" cb="15" le="697" ce="3">
<fx lb="692" cb="5" le="695" ce="5">
<dst lb="692" cb="10" le="692" ce="72">
<exp pvirg="true"/>
<Var nm="MI" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="692" cb="43" le="692" ce="54">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="692" cb="43" le="692" ce="54">
<exp pvirg="true"/>
<mce lb="692" cb="43" le="692" ce="54" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="692" cb="43" le="692" ce="48" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" arrow="1">
<ocx lb="692" cb="43" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589">
<exp pvirg="true"/>
<n32 lb="692" cb="46">
<drx lb="692" cb="46" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589" nm="operator-&gt;"/>
</n32>
<n32 lb="692" cb="43">
<drx lb="692" cb="43" kind="lvalue" nm="MFI"/>
</n32>
</ocx>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="ME" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="692" cb="62" le="692" ce="71">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="692" cb="62" le="692" ce="71">
<exp pvirg="true"/>
<mce lb="692" cb="62" le="692" ce="71" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="692" cb="62" le="692" ce="67" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" arrow="1">
<ocx lb="692" cb="62" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589">
<exp pvirg="true"/>
<n32 lb="692" cb="65">
<drx lb="692" cb="65" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589" nm="operator-&gt;"/>
</n32>
<n32 lb="692" cb="62">
<drx lb="692" cb="62" kind="lvalue" nm="MFI"/>
</n32>
</ocx>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="693" cb="7" le="693" ce="13" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="693" cb="10">
<drx lb="693" cb="10" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="693" cb="7">
<drx lb="693" cb="7" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="693" cb="13">
<drx lb="693" cb="13" kind="lvalue" nm="ME"/>
</n32>
</ocx>
<u lb="693" cb="18" le="695" ce="5">
<cao lb="694" cb="7" le="694" ce="40" kind="|=">
<drx lb="694" cb="7" kind="lvalue" nm="Modified"/>
<n32 lb="694" cb="19" le="694" ce="40">
<mce lb="694" cb="19" le="694" ce="40" nbparm="1" id="4a88e944030a25e573af1d8a7f6b904d_79a77e077dec35c148cd0c6989708f12">
<exp pvirg="true"/>
<mex lb="694" cb="19" id="4a88e944030a25e573af1d8a7f6b904d_79a77e077dec35c148cd0c6989708f12" nm="runOnInstruction" arrow="1">
<n19 lb="694" cb="19"/>
</mex>
<n32 lb="694" cb="36" le="694" ce="38">
<mce lb="694" cb="36" le="694" ce="38" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="694" cb="36" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="694" cb="36" le="694" ce="38">
<ocx lb="694" cb="36" le="694" ce="38" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b">
<exp pvirg="true"/>
<n32 lb="694" cb="38">
<drx lb="694" cb="38" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b" nm="operator++"/>
</n32>
<drx lb="694" cb="36" kind="lvalue" nm="MI"/>
<n45/>
</ocx>
</n32>
</mex>
</mce>
</n32>
</mce>
</n32>
</cao>
</u>
</fx>
</u>
</fx>
<fx lb="699" cb="3" le="703" ce="3">
<dst lb="699" cb="8" le="700" ce="64">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<sttp/>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="699" cb="47" le="699" ce="63">
<n10 lb="699" cb="47" le="699" ce="63">
<typeptr id="8070363a27881d4727dcaa96ac073104_3490630557eeb0a4207bd2945e8aea67">
<template_arguments>
<rt>
<cts id="8070363a27881d4727dcaa96ac073104_9ff7f1aa56aed7a5e32126b2624e761f">
<template_arguments>
<rt>
<cts id="8070363a27881d4727dcaa96ac073104_a46b96c02d2745d612b31f34763c0ffd">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="699" cb="47" le="699" ce="63">
<exp pvirg="true"/>
<n32 lb="699" cb="47" le="699" ce="63">
<n8 lb="699" cb="47" le="699" ce="63" >
<temp/>
<mce lb="699" cb="47" le="699" ce="63" nbparm="0" id="8070363a27881d4727dcaa96ac073104_737bd03f6bd3937218ff5023103d54df">
<exp pvirg="true"/>
<mex lb="699" cb="47" le="699" ce="57" id="8070363a27881d4727dcaa96ac073104_737bd03f6bd3937218ff5023103d54df" nm="begin" point="1">
<n32 lb="699" cb="47">
<mex lb="699" cb="47" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="699" cb="47"/>
</mex>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<sttp/>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="700" cb="49" le="700" ce="63">
<n10 lb="700" cb="49" le="700" ce="63">
<typeptr id="8070363a27881d4727dcaa96ac073104_3490630557eeb0a4207bd2945e8aea67">
<template_arguments>
<rt>
<cts id="8070363a27881d4727dcaa96ac073104_9ff7f1aa56aed7a5e32126b2624e761f">
<template_arguments>
<rt>
<cts id="8070363a27881d4727dcaa96ac073104_a46b96c02d2745d612b31f34763c0ffd">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="700" cb="49" le="700" ce="63">
<exp pvirg="true"/>
<n32 lb="700" cb="49" le="700" ce="63">
<n8 lb="700" cb="49" le="700" ce="63" >
<temp/>
<mce lb="700" cb="49" le="700" ce="63" nbparm="0" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1">
<exp pvirg="true"/>
<mex lb="700" cb="49" le="700" ce="59" id="8070363a27881d4727dcaa96ac073104_828f837754a9cca5f23baa42fdcc36d1" nm="end" point="1">
<n32 lb="700" cb="49">
<mex lb="700" cb="49" kind="lvalue" id="4a88e944030a25e573af1d8a7f6b904d_d5e3019737fb9735ce59597458843db6" nm="DeadInstr" arrow="1">
<n19 lb="700" cb="49"/>
</mex>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
</dst>
<ocx lb="701" cb="45" le="701" ce="50" nbparm="2" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75">
<exp pvirg="true"/>
<n32 lb="701" cb="47">
<drx lb="701" cb="47" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_290e7e57927122fe1005f04346106f75" nm="operator!="/>
</n32>
<n32 lb="701" cb="45">
<drx lb="701" cb="45" kind="lvalue" nm="I"/>
</n32>
<n32 lb="701" cb="50">
<drx lb="701" cb="50" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="701" cb="53" le="701" ce="55" nbparm="1" id="8070363a27881d4727dcaa96ac073104_88509accf3ba64e3e74b3c23d3d6ab41">
<exp pvirg="true"/>
<n32 lb="701" cb="53">
<drx lb="701" cb="53" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_88509accf3ba64e3e74b3c23d3d6ab41" nm="operator++"/>
</n32>
<drx lb="701" cb="55" kind="lvalue" nm="I"/>
</ocx>
<u lb="701" cb="58" le="703" ce="3">
<mce lb="702" cb="5" le="702" ce="27" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="702" cb="5" le="702" ce="11" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="702" cb="5" le="702" ce="8">
<n46 lb="702" cb="5" le="702" ce="8">
<exp pvirg="true"/>
<ocx lb="702" cb="6" le="702" ce="7" nbparm="1" id="8070363a27881d4727dcaa96ac073104_f203921a2fac7cebfa243f1031184eaf">
<exp pvirg="true"/>
<n32 lb="702" cb="6">
<drx lb="702" cb="6" kind="lvalue" id="8070363a27881d4727dcaa96ac073104_f203921a2fac7cebfa243f1031184eaf" nm="operator*"/>
</n32>
<n32 lb="702" cb="7">
<drx lb="702" cb="7" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n46>
</n32>
</mex>
</mce>
</u>
</fx>
<rx lb="705" cb="3" le="705" ce="10" pvirg="true">
<n32 lb="705" cb="10">
<drx lb="705" cb="10" kind="lvalue" nm="Modified"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<f namespace="llvm" name="createA15SDOptimizerPass" id="4a88e944030a25e573af1d8a7f6b904d_ee0af9f4b116bd8fbba289fea52568aa" file="1" linestart="708" lineend="710" previous="8f6e925cce2726ec185d31974617055b_ee0af9f4b116bd8fbba289fea52568aa" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<Stmt>
<u lb="708" cb="48" le="710" ce="1">
<rx lb="709" cb="3" le="709" ce="29" pvirg="true">
<n32 lb="709" cb="10" le="709" ce="29">
<new lb="709" cb="10" le="709" ce="29">
<typeptr id="4a88e944030a25e573af1d8a7f6b904d_0499a0f2e10d7b29d3a9d139b4d75d3c"/>
<exp pvirg="true"/>
<n10 lb="709" cb="14" le="709" ce="29">
<typeptr id="4a88e944030a25e573af1d8a7f6b904d_0499a0f2e10d7b29d3a9d139b4d75d3c"/>
<temp/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
