--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx-ISE\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_ready  |    3.036(R)|   -1.208(R)|clk0_IBUF         |   0.000|
ram1data<0> |    2.596(R)|   -0.858(R)|clk0_IBUF         |   0.000|
ram1data<1> |    3.547(R)|   -1.616(R)|clk0_IBUF         |   0.000|
ram1data<2> |    2.301(R)|   -0.616(R)|clk0_IBUF         |   0.000|
ram1data<3> |    2.682(R)|   -0.919(R)|clk0_IBUF         |   0.000|
ram1data<4> |    3.518(R)|   -1.592(R)|clk0_IBUF         |   0.000|
ram1data<5> |    3.406(R)|   -1.502(R)|clk0_IBUF         |   0.000|
ram1data<6> |    3.675(R)|   -1.714(R)|clk0_IBUF         |   0.000|
ram1data<7> |    3.681(R)|   -1.723(R)|clk0_IBUF         |   0.000|
ram2data<0> |    4.896(R)|   -1.240(R)|clk0_IBUF         |   0.000|
ram2data<1> |    6.073(R)|   -1.137(R)|clk0_IBUF         |   0.000|
ram2data<2> |    4.427(R)|   -1.069(R)|clk0_IBUF         |   0.000|
ram2data<3> |    4.473(R)|   -0.931(R)|clk0_IBUF         |   0.000|
ram2data<4> |    4.244(R)|   -0.102(R)|clk0_IBUF         |   0.000|
ram2data<5> |    4.187(R)|   -0.770(R)|clk0_IBUF         |   0.000|
ram2data<6> |    4.492(R)|   -0.369(R)|clk0_IBUF         |   0.000|
ram2data<7> |    4.031(R)|   -0.518(R)|clk0_IBUF         |   0.000|
ram2data<8> |    1.855(R)|    0.382(R)|clk0_IBUF         |   0.000|
ram2data<9> |    1.961(R)|   -0.029(R)|clk0_IBUF         |   0.000|
ram2data<10>|    3.022(R)|   -1.103(R)|clk0_IBUF         |   0.000|
ram2data<11>|    3.052(R)|   -0.397(R)|clk0_IBUF         |   0.000|
ram2data<12>|    1.879(R)|   -0.034(R)|clk0_IBUF         |   0.000|
ram2data<13>|    1.822(R)|   -0.200(R)|clk0_IBUF         |   0.000|
ram2data<14>|    2.144(R)|   -0.366(R)|clk0_IBUF         |   0.000|
ram2data<15>|    1.880(R)|   -0.210(R)|clk0_IBUF         |   0.000|
rst         |    6.606(R)|   -1.751(R)|clk0_IBUF         |   0.000|
tbre        |    4.434(R)|   -2.328(R)|clk0_IBUF         |   0.000|
tsre        |    4.305(R)|   -2.224(R)|clk0_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outL<0>     |   10.442(R)|clk0_IBUF         |   0.000|
outL<1>     |   12.475(R)|clk0_IBUF         |   0.000|
outL<2>     |   11.766(R)|clk0_IBUF         |   0.000|
outL<3>     |   10.559(R)|clk0_IBUF         |   0.000|
outL<4>     |    9.883(R)|clk0_IBUF         |   0.000|
outL<5>     |   10.073(R)|clk0_IBUF         |   0.000|
outL<6>     |   11.038(R)|clk0_IBUF         |   0.000|
outL<7>     |    9.930(R)|clk0_IBUF         |   0.000|
outL<8>     |   11.036(R)|clk0_IBUF         |   0.000|
outL<9>     |   10.393(R)|clk0_IBUF         |   0.000|
outL<10>    |    9.930(R)|clk0_IBUF         |   0.000|
outL<11>    |    9.575(R)|clk0_IBUF         |   0.000|
outL<12>    |   10.931(R)|clk0_IBUF         |   0.000|
outL<13>    |   13.808(R)|clk0_IBUF         |   0.000|
outL<14>    |   11.630(R)|clk0_IBUF         |   0.000|
outL<15>    |   12.427(R)|clk0_IBUF         |   0.000|
ram1data<0> |    7.884(R)|clk0_IBUF         |   0.000|
ram1data<1> |    7.600(R)|clk0_IBUF         |   0.000|
ram1data<2> |    7.606(R)|clk0_IBUF         |   0.000|
ram1data<3> |    7.868(R)|clk0_IBUF         |   0.000|
ram1data<4> |    7.625(R)|clk0_IBUF         |   0.000|
ram1data<5> |    7.620(R)|clk0_IBUF         |   0.000|
ram1data<6> |    7.867(R)|clk0_IBUF         |   0.000|
ram1data<7> |    7.860(R)|clk0_IBUF         |   0.000|
ram2addr<0> |    8.417(R)|clk0_IBUF         |   0.000|
ram2addr<1> |    8.937(R)|clk0_IBUF         |   0.000|
ram2addr<2> |    8.551(R)|clk0_IBUF         |   0.000|
ram2addr<3> |    9.040(R)|clk0_IBUF         |   0.000|
ram2addr<4> |    8.590(R)|clk0_IBUF         |   0.000|
ram2addr<5> |    8.838(R)|clk0_IBUF         |   0.000|
ram2addr<6> |    9.471(R)|clk0_IBUF         |   0.000|
ram2addr<7> |    9.298(R)|clk0_IBUF         |   0.000|
ram2addr<8> |    9.402(R)|clk0_IBUF         |   0.000|
ram2addr<9> |    9.820(R)|clk0_IBUF         |   0.000|
ram2addr<10>|    8.939(R)|clk0_IBUF         |   0.000|
ram2addr<11>|    9.806(R)|clk0_IBUF         |   0.000|
ram2addr<12>|    9.404(R)|clk0_IBUF         |   0.000|
ram2addr<13>|    8.870(R)|clk0_IBUF         |   0.000|
ram2addr<14>|    8.878(R)|clk0_IBUF         |   0.000|
ram2addr<15>|    9.725(R)|clk0_IBUF         |   0.000|
ram2data<0> |    8.705(R)|clk0_IBUF         |   0.000|
ram2data<1> |   10.404(R)|clk0_IBUF         |   0.000|
ram2data<2> |    9.851(R)|clk0_IBUF         |   0.000|
ram2data<3> |    9.848(R)|clk0_IBUF         |   0.000|
ram2data<4> |    8.997(R)|clk0_IBUF         |   0.000|
ram2data<5> |    9.810(R)|clk0_IBUF         |   0.000|
ram2data<6> |   10.063(R)|clk0_IBUF         |   0.000|
ram2data<7> |    9.508(R)|clk0_IBUF         |   0.000|
ram2data<8> |    9.553(R)|clk0_IBUF         |   0.000|
ram2data<9> |   10.503(R)|clk0_IBUF         |   0.000|
ram2data<10>|    9.219(R)|clk0_IBUF         |   0.000|
ram2data<11>|   10.043(R)|clk0_IBUF         |   0.000|
ram2data<12>|    9.868(R)|clk0_IBUF         |   0.000|
ram2data<13>|   10.652(R)|clk0_IBUF         |   0.000|
ram2data<14>|    8.916(R)|clk0_IBUF         |   0.000|
ram2data<15>|    9.788(R)|clk0_IBUF         |   0.000|
ram2oe      |    8.547(R)|clk0_IBUF         |   0.000|
ram2we      |    9.005(R)|clk0_IBUF         |   0.000|
rdn         |    9.650(R)|clk0_IBUF         |   0.000|
wrn         |   10.956(R)|clk0_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    9.044|    0.051|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 02 18:31:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



