// Seed: 1020511523
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri1 id_6
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1
    , id_4,
    input  uwire id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_6 = 1;
endmodule
