{
    "nl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/51-openroad-fillinsertion/ALU.nl.v",
    "pnl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/51-openroad-fillinsertion/ALU.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/52-odb-cellfrequencytables/ALU.def",
    "lef": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/58-magic-writelef/ALU.lef",
    "openroad-lef": null,
    "odb": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/52-odb-cellfrequencytables/ALU.odb",
    "sdc": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/51-openroad-fillinsertion/ALU.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/53-openroad-rcx/nom/ALU.nom.spef",
        "min_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/53-openroad-rcx/min/ALU.min.spef",
        "max_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/53-openroad-rcx/max/ALU.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/54-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.lib"
    },
    "spice": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/66-magic-spiceextraction/ALU.spice",
    "mag": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/56-magic-streamout/ALU.mag",
    "gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/56-magic-streamout/ALU.gds",
    "mag_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/56-magic-streamout/ALU.magic.gds",
    "klayout_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/57-klayout-streamout/ALU.klayout.gds",
    "json_h": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/05-yosys-jsonheader/ALU.h.json",
    "vh": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/28-odb-writeverilogheader/ALU.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 11224,
        "design__instance__area": 61387.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 12,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 336,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.007167094387114048,
        "power__switching__total": 0.008950282819569111,
        "power__leakage__total": 6.279118025531716e-08,
        "power__total": 0.016117440536618233,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.47001781574938,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.46740890259002826,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.35006465383966756,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.49267213925217,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.350065,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.492672,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 106,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 336,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6327759606510304,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6293583610176704,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9099008470890895,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -5.142480364872587,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -173.70645857829942,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -5.142480364872587,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.909901,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 57,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -5.14248,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 57,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 336,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4019621693714106,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.39989213072787666,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13390422483171516,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.257270656504868,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.133904,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.257271,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 130,
        "design__max_fanout_violation__count": 336,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.3968875618269342,
        "clock__skew__worst_setup": 0.3949843897087208,
        "timing__hold__ws": 0.13168994045762727,
        "timing__setup__ws": -5.436032222669889,
        "timing__hold__tns": 0,
        "timing__setup__tns": -188.02062661211326,
        "timing__hold__wns": 0,
        "timing__setup__wns": -5.436032222669889,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.13169,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 171,
        "timing__setup_r2r__ws": -5.436032,
        "timing__setup_r2r_vio__count": 171,
        "design__die__bbox": "0.0 0.0 392.81 403.53",
        "design__core__bbox": "5.52 10.88 386.86 391.68",
        "design__io": 104,
        "design__die__area": 158511,
        "design__core__area": 145214,
        "design__instance__count__stdcell": 11224,
        "design__instance__area__stdcell": 61387.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.422738,
        "design__instance__utilization__stdcell": 0.422738,
        "design__instance__count__class:inverter": 415,
        "design__instance__count__class:sequential_cell": 314,
        "design__instance__count__class:multi_input_combinational_cell": 4221,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 10500,
        "design__instance__count__class:tap_cell": 2059,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 102,
        "design__io__hpwl": 6188076,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 6369.96,
        "design__instance__displacement__mean": 0.553,
        "design__instance__displacement__max": 11.96,
        "route__wirelength__estimated": 162632,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 829,
        "design__instance__count__class:clock_buffer": 37,
        "design__instance__count__class:clock_inverter": 27,
        "design__instance__count__setup_buffer": 101,
        "design__instance__count__hold_buffer": 168,
        "design__instance__count__class:timing_repair_inverter": 1,
        "antenna__violating__nets": 1,
        "antenna__violating__pins": 1,
        "route__antenna_violation__count": 1,
        "design__instance__count__class:antenna_cell": 3321,
        "route__net": 5883,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 2893,
        "route__wirelength__iter:1": 185704,
        "route__drc_errors__iter:2": 1555,
        "route__wirelength__iter:2": 184138,
        "route__drc_errors__iter:3": 1241,
        "route__wirelength__iter:3": 184166,
        "route__drc_errors__iter:4": 88,
        "route__wirelength__iter:4": 183848,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 183835,
        "route__drc_errors": 0,
        "route__wirelength": 183835,
        "route__vias": 46537,
        "route__vias__singlecut": 46537,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 697.205,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 12,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 336,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4637941550974948,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4612742263160834,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.34358628026315396,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.640973070540575,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.343586,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 4.640973,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 80,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 336,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6226670466590113,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6192345700367007,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9000404010170088,
        "timing__setup__ws__corner:min_ss_100C_1v60": -4.860847861804763,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -159.99257127548753,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -4.860847861804763,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.90004,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 57,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -4.860848,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 57,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 336,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3968875618269342,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3949843897087208,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13168994045762727,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 8.360909534695525,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.13169,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.360909,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 12,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 336,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4764543339166815,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.47476246500160596,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3534395098853706,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.336749748728767,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.35344,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.33675,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 130,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 336,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6430770542540473,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6409232215253599,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9217679103126288,
        "timing__setup__ws__corner:max_ss_100C_1v60": -5.436032222669889,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -188.02062661211326,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -5.436032222669889,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.921768,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 57,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -5.436032,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 57,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 336,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.40773349739469505,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.40620974400587795,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13526768976681874,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 8.150368610707947,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.135268,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.150369,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 29,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79764,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79979,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00235659,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00248169,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000220478,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00248169,
        "design_powergrid__voltage__worst": 0.00248169,
        "design_powergrid__voltage__worst__net:VPWR": 1.79764,
        "design_powergrid__drop__worst": 0.00248169,
        "design_powergrid__drop__worst__net:VPWR": 0.00235659,
        "design_powergrid__voltage__worst__net:VGND": 0.00248169,
        "design_powergrid__drop__worst__net:VGND": 0.00248169,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000213,
        "ir__drop__worst": 0.00236,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0
    }
}