 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: G-2012.06-SP2
Date   : Thu Aug  2 08:02:35 2018
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[0]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U40/ZN (NOR3_X1)         0.10       0.94 r
  byte_controller/bit_controller/U111/ZN (NAND4_X1)       0.06       1.00 f
  byte_controller/bit_controller/U110/ZN (OAI21_X1)       0.03       1.03 r
  byte_controller/bit_controller/c_state_reg[0]/D (DFFR_X1)
                                                          0.01       1.04 r
  data arrival time                                                  1.04

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[0]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[13]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U40/ZN (NOR3_X1)         0.10       0.94 r
  byte_controller/bit_controller/U116/ZN (NAND4_X1)       0.06       1.00 f
  byte_controller/bit_controller/U115/ZN (OAI21_X1)       0.03       1.03 r
  byte_controller/bit_controller/c_state_reg[13]/D (DFFR_X1)
                                                          0.01       1.04 r
  data arrival time                                                  1.04

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[13]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[15]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFR_X1)
                                                          0.09       0.09 f
  byte_controller/bit_controller/sub_245/A[0] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.09 f
  byte_controller/bit_controller/sub_245/U49/ZN (NOR2_X1)
                                                          0.05       0.13 r
  byte_controller/bit_controller/sub_245/U6/ZN (INV_X1)
                                                          0.03       0.16 f
  byte_controller/bit_controller/sub_245/U48/ZN (NOR2_X1)
                                                          0.04       0.20 r
  byte_controller/bit_controller/sub_245/U5/ZN (INV_X1)
                                                          0.03       0.23 f
  byte_controller/bit_controller/sub_245/U47/ZN (NOR2_X1)
                                                          0.04       0.27 r
  byte_controller/bit_controller/sub_245/U2/ZN (INV_X1)
                                                          0.03       0.31 f
  byte_controller/bit_controller/sub_245/U46/ZN (NOR2_X1)
                                                          0.04       0.35 r
  byte_controller/bit_controller/sub_245/U3/ZN (INV_X1)
                                                          0.03       0.38 f
  byte_controller/bit_controller/sub_245/U45/ZN (NOR2_X1)
                                                          0.04       0.42 r
  byte_controller/bit_controller/sub_245/U4/ZN (INV_X1)
                                                          0.03       0.44 f
  byte_controller/bit_controller/sub_245/U15/ZN (OR2_X1)
                                                          0.06       0.50 f
  byte_controller/bit_controller/sub_245/U44/ZN (NOR2_X1)
                                                          0.05       0.55 r
  byte_controller/bit_controller/sub_245/U43/ZN (NAND2_X1)
                                                          0.04       0.60 f
  byte_controller/bit_controller/sub_245/U42/ZN (NOR2_X1)
                                                          0.05       0.65 r
  byte_controller/bit_controller/sub_245/U41/ZN (NAND2_X1)
                                                          0.04       0.69 f
  byte_controller/bit_controller/sub_245/U39/ZN (NOR2_X1)
                                                          0.05       0.75 r
  byte_controller/bit_controller/sub_245/U37/ZN (NAND2_X1)
                                                          0.04       0.79 f
  byte_controller/bit_controller/sub_245/U1/ZN (INV_X1)
                                                          0.03       0.82 r
  byte_controller/bit_controller/sub_245/U35/ZN (NAND2_X1)
                                                          0.04       0.86 f
  byte_controller/bit_controller/sub_245/U32/ZN (NOR2_X1)
                                                          0.05       0.90 r
  byte_controller/bit_controller/sub_245/U31/Z (XOR2_X1)
                                                          0.06       0.96 r
  byte_controller/bit_controller/sub_245/SUM[15] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.96 r
  byte_controller/bit_controller/U65/ZN (NAND2_X1)        0.03       0.99 f
  byte_controller/bit_controller/U64/ZN (OAI221_X1)       0.03       1.02 r
  byte_controller/bit_controller/cnt_reg[15]/D (DFFR_X1)
                                                          0.01       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/cnt_reg[15]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[5]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U40/ZN (NOR3_X1)         0.10       0.94 r
  byte_controller/bit_controller/U114/ZN (NAND3_X1)       0.05       0.99 f
  byte_controller/bit_controller/U113/ZN (OAI21_X1)       0.03       1.02 r
  byte_controller/bit_controller/c_state_reg[5]/D (DFFR_X1)
                                                          0.01       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[5]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[14]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFR_X1)
                                                          0.09       0.09 f
  byte_controller/bit_controller/sub_245/A[0] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.09 f
  byte_controller/bit_controller/sub_245/U49/ZN (NOR2_X1)
                                                          0.05       0.13 r
  byte_controller/bit_controller/sub_245/U6/ZN (INV_X1)
                                                          0.03       0.16 f
  byte_controller/bit_controller/sub_245/U48/ZN (NOR2_X1)
                                                          0.04       0.20 r
  byte_controller/bit_controller/sub_245/U5/ZN (INV_X1)
                                                          0.03       0.23 f
  byte_controller/bit_controller/sub_245/U47/ZN (NOR2_X1)
                                                          0.04       0.27 r
  byte_controller/bit_controller/sub_245/U2/ZN (INV_X1)
                                                          0.03       0.31 f
  byte_controller/bit_controller/sub_245/U46/ZN (NOR2_X1)
                                                          0.04       0.35 r
  byte_controller/bit_controller/sub_245/U3/ZN (INV_X1)
                                                          0.03       0.38 f
  byte_controller/bit_controller/sub_245/U45/ZN (NOR2_X1)
                                                          0.04       0.42 r
  byte_controller/bit_controller/sub_245/U4/ZN (INV_X1)
                                                          0.03       0.44 f
  byte_controller/bit_controller/sub_245/U15/ZN (OR2_X1)
                                                          0.06       0.50 f
  byte_controller/bit_controller/sub_245/U44/ZN (NOR2_X1)
                                                          0.05       0.55 r
  byte_controller/bit_controller/sub_245/U43/ZN (NAND2_X1)
                                                          0.04       0.60 f
  byte_controller/bit_controller/sub_245/U42/ZN (NOR2_X1)
                                                          0.05       0.65 r
  byte_controller/bit_controller/sub_245/U41/ZN (NAND2_X1)
                                                          0.04       0.69 f
  byte_controller/bit_controller/sub_245/U39/ZN (NOR2_X1)
                                                          0.05       0.75 r
  byte_controller/bit_controller/sub_245/U37/ZN (NAND2_X1)
                                                          0.04       0.79 f
  byte_controller/bit_controller/sub_245/U1/ZN (INV_X1)
                                                          0.03       0.82 r
  byte_controller/bit_controller/sub_245/U35/ZN (NAND2_X1)
                                                          0.04       0.86 f
  byte_controller/bit_controller/sub_245/U33/ZN (XNOR2_X1)
                                                          0.06       0.92 f
  byte_controller/bit_controller/sub_245/SUM[14] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.92 f
  byte_controller/bit_controller/U67/ZN (NAND2_X1)        0.03       0.94 r
  byte_controller/bit_controller/U66/ZN (OAI221_X1)       0.04       0.98 f
  byte_controller/bit_controller/cnt_reg[14]/D (DFFR_X1)
                                                          0.01       0.99 f
  data arrival time                                                  0.99

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/cnt_reg[14]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[13]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFR_X1)
                                                          0.09       0.09 f
  byte_controller/bit_controller/sub_245/A[0] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.09 f
  byte_controller/bit_controller/sub_245/U49/ZN (NOR2_X1)
                                                          0.05       0.13 r
  byte_controller/bit_controller/sub_245/U6/ZN (INV_X1)
                                                          0.03       0.16 f
  byte_controller/bit_controller/sub_245/U48/ZN (NOR2_X1)
                                                          0.04       0.20 r
  byte_controller/bit_controller/sub_245/U5/ZN (INV_X1)
                                                          0.03       0.23 f
  byte_controller/bit_controller/sub_245/U47/ZN (NOR2_X1)
                                                          0.04       0.27 r
  byte_controller/bit_controller/sub_245/U2/ZN (INV_X1)
                                                          0.03       0.31 f
  byte_controller/bit_controller/sub_245/U46/ZN (NOR2_X1)
                                                          0.04       0.35 r
  byte_controller/bit_controller/sub_245/U3/ZN (INV_X1)
                                                          0.03       0.38 f
  byte_controller/bit_controller/sub_245/U45/ZN (NOR2_X1)
                                                          0.04       0.42 r
  byte_controller/bit_controller/sub_245/U4/ZN (INV_X1)
                                                          0.03       0.44 f
  byte_controller/bit_controller/sub_245/U15/ZN (OR2_X1)
                                                          0.06       0.50 f
  byte_controller/bit_controller/sub_245/U44/ZN (NOR2_X1)
                                                          0.05       0.55 r
  byte_controller/bit_controller/sub_245/U43/ZN (NAND2_X1)
                                                          0.04       0.60 f
  byte_controller/bit_controller/sub_245/U42/ZN (NOR2_X1)
                                                          0.05       0.65 r
  byte_controller/bit_controller/sub_245/U41/ZN (NAND2_X1)
                                                          0.04       0.69 f
  byte_controller/bit_controller/sub_245/U39/ZN (NOR2_X1)
                                                          0.05       0.75 r
  byte_controller/bit_controller/sub_245/U37/ZN (NAND2_X1)
                                                          0.04       0.79 f
  byte_controller/bit_controller/sub_245/U1/ZN (INV_X1)
                                                          0.03       0.82 r
  byte_controller/bit_controller/sub_245/U35/ZN (NAND2_X1)
                                                          0.04       0.86 f
  byte_controller/bit_controller/sub_245/U34/ZN (OAI21_X1)
                                                          0.04       0.89 r
  byte_controller/bit_controller/sub_245/SUM[13] (i2c_master_bit_ctrl_DW01_dec_1)
                                                          0.00       0.89 r
  byte_controller/bit_controller/U69/ZN (NAND2_X1)        0.03       0.92 f
  byte_controller/bit_controller/U68/ZN (OAI221_X1)       0.03       0.95 r
  byte_controller/bit_controller/cnt_reg[13]/D (DFFR_X1)
                                                          0.01       0.96 r
  data arrival time                                                  0.96

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/cnt_reg[13]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: byte_controller/bit_controller/filter_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg[13]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/filter_cnt_reg[0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/filter_cnt_reg[0]/Q (DFFR_X1)
                                                          0.09       0.09 f
  byte_controller/bit_controller/sub_277/A[0] (i2c_master_bit_ctrl_DW01_dec_0)
                                                          0.00       0.09 f
  byte_controller/bit_controller/sub_277/U43/ZN (NOR2_X1)
                                                          0.05       0.13 r
  byte_controller/bit_controller/sub_277/U6/ZN (INV_X1)
                                                          0.03       0.16 f
  byte_controller/bit_controller/sub_277/U42/ZN (NOR2_X1)
                                                          0.04       0.20 r
  byte_controller/bit_controller/sub_277/U2/ZN (INV_X1)
                                                          0.03       0.23 f
  byte_controller/bit_controller/sub_277/U41/ZN (NOR2_X1)
                                                          0.04       0.27 r
  byte_controller/bit_controller/sub_277/U3/ZN (INV_X1)
                                                          0.03       0.31 f
  byte_controller/bit_controller/sub_277/U40/ZN (NOR2_X1)
                                                          0.04       0.35 r
  byte_controller/bit_controller/sub_277/U4/ZN (INV_X1)
                                                          0.03       0.38 f
  byte_controller/bit_controller/sub_277/U39/ZN (NOR2_X1)
                                                          0.04       0.42 r
  byte_controller/bit_controller/sub_277/U5/ZN (INV_X1)
                                                          0.03       0.44 f
  byte_controller/bit_controller/sub_277/U17/ZN (OR2_X1)
                                                          0.06       0.50 f
  byte_controller/bit_controller/sub_277/U38/ZN (NOR2_X1)
                                                          0.05       0.55 r
  byte_controller/bit_controller/sub_277/U37/ZN (NAND2_X1)
                                                          0.04       0.60 f
  byte_controller/bit_controller/sub_277/U36/ZN (NOR2_X1)
                                                          0.05       0.65 r
  byte_controller/bit_controller/sub_277/U35/ZN (NAND2_X1)
                                                          0.04       0.69 f
  byte_controller/bit_controller/sub_277/U33/ZN (NOR2_X1)
                                                          0.05       0.74 r
  byte_controller/bit_controller/sub_277/U1/ZN (INV_X1)
                                                          0.03       0.77 f
  byte_controller/bit_controller/sub_277/U30/ZN (NOR2_X1)
                                                          0.04       0.81 r
  byte_controller/bit_controller/sub_277/U29/Z (XOR2_X1)
                                                          0.06       0.87 r
  byte_controller/bit_controller/sub_277/SUM[13] (i2c_master_bit_ctrl_DW01_dec_0)
                                                          0.00       0.87 r
  byte_controller/bit_controller/U121/ZN (NAND2_X1)       0.03       0.90 f
  byte_controller/bit_controller/U120/ZN (OAI21_X1)       0.03       0.93 r
  byte_controller/bit_controller/filter_cnt_reg[13]/D (DFFR_X1)
                                                          0.01       0.94 r
  data arrival time                                                  0.94

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/filter_cnt_reg[13]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[7]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U101/ZN (OAI22_X1)       0.07       0.91 r
  byte_controller/bit_controller/c_state_reg[7]/D (DFFR_X1)
                                                          0.01       0.92 r
  data arrival time                                                  0.92

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[7]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[1]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U109/ZN (OAI22_X1)       0.07       0.91 r
  byte_controller/bit_controller/c_state_reg[1]/D (DFFR_X1)
                                                          0.01       0.92 r
  data arrival time                                                  0.92

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[1]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: byte_controller/bit_controller/c_state_reg[8]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg[2]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/c_state_reg[8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  byte_controller/bit_controller/c_state_reg[8]/Q (DFFR_X1)
                                                          0.08       0.08 f
  byte_controller/bit_controller/U12/ZN (NOR2_X1)         0.06       0.14 r
  byte_controller/bit_controller/U154/ZN (AND3_X1)        0.07       0.21 r
  byte_controller/bit_controller/U191/ZN (NAND4_X1)       0.05       0.26 f
  byte_controller/bit_controller/U211/ZN (INV_X1)         0.04       0.30 r
  byte_controller/bit_controller/U189/ZN (AND4_X1)        0.07       0.37 r
  byte_controller/bit_controller/U223/ZN (NAND4_X1)       0.06       0.43 f
  byte_controller/bit_controller/U220/ZN (AND3_X1)        0.06       0.49 f
  byte_controller/bit_controller/U207/ZN (NAND4_X1)       0.03       0.52 r
  byte_controller/bit_controller/U214/ZN (NOR4_X1)        0.04       0.56 f
  byte_controller/bit_controller/U212/ZN (OAI21_X4)       0.10       0.66 r
  byte_controller/bit_controller/U11/ZN (INV_X1)          0.06       0.72 f
  byte_controller/bit_controller/U13/ZN (NOR2_X1)         0.05       0.77 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.07       0.84 f
  byte_controller/bit_controller/U108/ZN (OAI22_X1)       0.07       0.91 r
  byte_controller/bit_controller/c_state_reg[2]/D (DFFR_X1)
                                                          0.01       0.92 r
  data arrival time                                                  0.92

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.06       1.19
  byte_controller/bit_controller/c_state_reg[2]/CK (DFFR_X1)
                                                          0.00       1.19 r
  library setup time                                     -0.04       1.15
  data required time                                                 1.15
  --------------------------------------------------------------------------
  data required time                                                 1.15
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


1
