// Seed: 3650474271
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2
);
  wire id_4;
  assign module_2.type_48 = 0;
  assign module_1.type_1  = 0;
endmodule
module module_1 (
    output tri1 id_0
    , id_6,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wire id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2
    , id_37,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wire id_11,
    output wor id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wand id_18,
    input tri id_19,
    input tri1 id_20,
    input supply0 id_21,
    input tri1 id_22,
    input wor id_23,
    input wire id_24,
    output uwire id_25,
    output wand id_26,
    input wand id_27
    , id_38,
    input uwire id_28,
    input wand id_29,
    input supply1 id_30,
    output uwire id_31,
    input uwire id_32,
    input tri0 id_33,
    input wand id_34,
    input wire id_35
);
  wire id_39;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_35
  );
endmodule
