-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_rows_empty_n : IN STD_LOGIC;
    in_rows_read : OUT STD_LOGIC;
    in_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_cols_empty_n : IN STD_LOGIC;
    in_cols_read : OUT STD_LOGIC;
    pyr1_out_mat_432_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pyr1_out_mat_432_full_n : IN STD_LOGIC;
    pyr1_out_mat_432_write : OUT STD_LOGIC;
    p_filter_out_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_filter_out_empty_n : IN STD_LOGIC;
    p_filter_out_read : OUT STD_LOGIC );
end;


architecture behav of pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_rows_blk_n : STD_LOGIC;
    signal in_cols_blk_n : STD_LOGIC;
    signal pyr1_out_mat_432_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln66_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_filter_out_blk_n : STD_LOGIC;
    signal icmp_ln56_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_91 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_reg_102 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_cols_read_reg_185 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln56_fu_121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln56_fu_126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln56_1_fu_151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln56_1_reg_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln66_fu_167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_173_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_95_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln60_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln56_1_fu_145_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln56_fu_137_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln60_fu_163_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln56_fu_159_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_179_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_179_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_179_ce : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_179_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_179_p10 : STD_LOGIC_VECTOR (31 downto 0);

    component pyr_down_accel_mul_mul_16ns_16ns_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_mul_16ns_16ns_32_4_1_U114 : component pyr_down_accel_mul_mul_16ns_16ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_179_p0,
        din1 => grp_fu_179_p1,
        ce => grp_fu_179_ce,
        dout => grp_fu_179_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_91_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_reg_205 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_91 <= select_ln56_1_reg_214;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_reg_91 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_121_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_80 <= add_ln56_fu_126_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                indvar_flatten_reg_80 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    j_reg_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_121_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                j_reg_102 <= j_1_fu_173_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_reg_102 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound_reg_200 <= grp_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln56_reg_205 <= icmp_ln56_fu_121_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                in_cols_read_reg_185 <= in_cols_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_121_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln66_reg_219 <= or_ln66_fu_167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_121_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln56_1_reg_214 <= select_ln56_1_fu_151_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_rows_empty_n, in_cols_empty_n, icmp_ln56_fu_121_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln56_fu_121_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln56_fu_121_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln56_1_fu_145_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ap_phi_mux_i_phi_fu_95_p4));
    add_ln56_fu_126_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_80) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(pyr1_out_mat_432_full_n, p_filter_out_empty_n, ap_enable_reg_pp0_iter1, or_ln66_reg_219, icmp_ln56_reg_205)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln56_reg_205 = ap_const_lv1_0) and (p_filter_out_empty_n = ap_const_logic_0)) or ((or_ln66_reg_219 = ap_const_lv1_0) and (pyr1_out_mat_432_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(pyr1_out_mat_432_full_n, p_filter_out_empty_n, ap_enable_reg_pp0_iter1, or_ln66_reg_219, icmp_ln56_reg_205)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln56_reg_205 = ap_const_lv1_0) and (p_filter_out_empty_n = ap_const_logic_0)) or ((or_ln66_reg_219 = ap_const_lv1_0) and (pyr1_out_mat_432_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(pyr1_out_mat_432_full_n, p_filter_out_empty_n, ap_enable_reg_pp0_iter1, or_ln66_reg_219, icmp_ln56_reg_205)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln56_reg_205 = ap_const_lv1_0) and (p_filter_out_empty_n = ap_const_logic_0)) or ((or_ln66_reg_219 = ap_const_lv1_0) and (pyr1_out_mat_432_full_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, in_rows_empty_n, in_cols_empty_n)
    begin
                ap_block_state1 <= ((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter1_assign_proc : process(pyr1_out_mat_432_full_n, p_filter_out_empty_n, or_ln66_reg_219, icmp_ln56_reg_205)
    begin
                ap_block_state6_pp0_stage0_iter1 <= (((icmp_ln56_reg_205 = ap_const_lv1_0) and (p_filter_out_empty_n = ap_const_logic_0)) or ((or_ln66_reg_219 = ap_const_lv1_0) and (pyr1_out_mat_432_full_n = ap_const_logic_0)));
    end process;


    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln56_fu_121_p2)
    begin
        if ((icmp_ln56_fu_121_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_95_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln56_reg_205, i_reg_91, select_ln56_1_reg_214)
    begin
        if (((icmp_ln56_reg_205 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_95_p4 <= select_ln56_1_reg_214;
        else 
            ap_phi_mux_i_phi_fu_95_p4 <= i_reg_91;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_179_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, in_rows_empty_n, in_cols_empty_n, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state1) and ((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))))) then 
            grp_fu_179_ce <= ap_const_logic_0;
        else 
            grp_fu_179_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_179_p0 <= grp_fu_179_p00(16 - 1 downto 0);
    grp_fu_179_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_cols_dout),32));
    grp_fu_179_p1 <= grp_fu_179_p10(16 - 1 downto 0);
    grp_fu_179_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_rows_dout),32));
    icmp_ln56_fu_121_p2 <= "1" when (indvar_flatten_reg_80 = bound_reg_200) else "0";
    icmp_ln60_fu_132_p2 <= "1" when (j_reg_102 = in_cols_read_reg_185) else "0";

    in_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, in_cols_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_cols_blk_n <= in_cols_empty_n;
        else 
            in_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, in_rows_empty_n, in_cols_empty_n)
    begin
        if ((not(((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_cols_read <= ap_const_logic_1;
        else 
            in_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    in_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, in_rows_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_rows_blk_n <= in_rows_empty_n;
        else 
            in_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, in_rows_empty_n, in_cols_empty_n)
    begin
        if ((not(((in_cols_empty_n = ap_const_logic_0) or (in_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_rows_read <= ap_const_logic_1;
        else 
            in_rows_read <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_173_p2 <= std_logic_vector(unsigned(select_ln56_fu_137_p3) + unsigned(ap_const_lv16_1));
    or_ln66_fu_167_p2 <= (trunc_ln60_fu_163_p1 or trunc_ln56_fu_159_p1);

    p_filter_out_blk_n_assign_proc : process(p_filter_out_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln56_reg_205)
    begin
        if (((icmp_ln56_reg_205 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_filter_out_blk_n <= p_filter_out_empty_n;
        else 
            p_filter_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_filter_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln56_reg_205, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln56_reg_205 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_filter_out_read <= ap_const_logic_1;
        else 
            p_filter_out_read <= ap_const_logic_0;
        end if; 
    end process;


    pyr1_out_mat_432_blk_n_assign_proc : process(pyr1_out_mat_432_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_ln66_reg_219)
    begin
        if (((or_ln66_reg_219 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyr1_out_mat_432_blk_n <= pyr1_out_mat_432_full_n;
        else 
            pyr1_out_mat_432_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pyr1_out_mat_432_din <= p_filter_out_dout;

    pyr1_out_mat_432_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln66_reg_219, ap_block_pp0_stage0_11001)
    begin
        if (((or_ln66_reg_219 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyr1_out_mat_432_write <= ap_const_logic_1;
        else 
            pyr1_out_mat_432_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln56_1_fu_151_p3 <= 
        add_ln56_1_fu_145_p2 when (icmp_ln60_fu_132_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_95_p4;
    select_ln56_fu_137_p3 <= 
        ap_const_lv16_0 when (icmp_ln60_fu_132_p2(0) = '1') else 
        j_reg_102;
    trunc_ln56_fu_159_p1 <= select_ln56_1_fu_151_p3(1 - 1 downto 0);
    trunc_ln60_fu_163_p1 <= select_ln56_fu_137_p3(1 - 1 downto 0);
end behav;
