Command: vcs -sverilog -full64 -debug_acc+all -debug_access+dmptf -timescale=1ns/1ns \
-f filelist -l com.log
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Sun Sep 15 18:36:37 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './rtl/branch_judge.v'
Parsing design file './rtl/Shifter.v'
Parsing design file './rtl/instr_decode.v'
Parsing included file './rtl/define.v'.
Back to file './rtl/instr_decode.v'.
Parsing design file './rtl/registers.v'
Parsing included file './rtl/define.v'.
Back to file './rtl/registers.v'.
Parsing design file './rtl/instr_memory.v'
Parsing design file './rtl/adder.v'
Parsing design file './rtl/mux3.v'
Parsing design file './rtl/Adder.v'
Parsing design file './rtl/mux2.v'
Parsing design file './rtl/mux_wr_reg.v'
Parsing design file './rtl/mux_pc.v'
Parsing design file './rtl/dff_r.v'
Parsing design file './rtl/ID_EX.v'
Parsing design file './rtl/IF_ID.v'
Parsing design file './rtl/control.v'
Parsing design file './rtl/alu_control.v'
Parsing included file './rtl/define.v'.
Back to file './rtl/alu_control.v'.
Parsing design file './rtl/pc_reg.v'
Parsing included file './rtl/define.v'.
Back to file './rtl/pc_reg.v'.
Parsing design file './rtl/dff_enrc.v'
Parsing design file './rtl/data_memory.v'
Parsing design file './rtl/define.v'
Parsing design file './rtl/mux_fw_resM.v'
Parsing design file './rtl/EX_MEM.v'
Parsing design file './rtl/hazard.v'
Parsing design file './rtl/dff_rc.v'
Parsing design file './rtl/MEM_WB.v'
Parsing design file './rtl/riscv_top.v'
Parsing design file './rtl/main_control.v'
Parsing design file './rtl/alu.v'
Parsing design file './rtl/riscv.v'
Parsing design file './rtl/datapath.v'
Parsing design file './test/tb.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
make[3]: Entering directory '/home/host/digital_ic/risc_v_5pipeline/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
-L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib     _10285_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[3]: Leaving directory '/home/host/digital_ic/risc_v_5pipeline/csrc'
CPU time: .224 seconds to compile + .151 seconds to elab + .119 seconds to link
