-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity imTemplateMatching is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imINPUT_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    imINPUT_empty_n : IN STD_LOGIC;
    imINPUT_read : OUT STD_LOGIC;
    imOUTPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    imOUTPUT_ce0 : OUT STD_LOGIC;
    imOUTPUT_we0 : OUT STD_LOGIC;
    imOUTPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    imOUTPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    imHeight : IN STD_LOGIC_VECTOR (31 downto 0);
    imWidth : IN STD_LOGIC_VECTOR (31 downto 0);
    tplINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    tplINPUT_ce0 : OUT STD_LOGIC;
    tplINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tplOUTPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    tplOUTPUT_ce0 : OUT STD_LOGIC;
    tplOUTPUT_we0 : OUT STD_LOGIC;
    tplOUTPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tplOUTPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tplHeight : IN STD_LOGIC_VECTOR (31 downto 0);
    tplWidth : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of imTemplateMatching is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "imTemplateMatching,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.722000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=66,HLS_SYN_FF=16714,HLS_SYN_LUT=25499}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal template_match_posit_3_reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imGreyNormalization_fu_82_ap_start : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_ap_done : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_ap_idle : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_ap_ready : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_imINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imGreyNormalization_fu_82_imINPUT_ce0 : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_imINPUT_we0 : STD_LOGIC;
    signal grp_imGreyNormalization_fu_82_imINPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imGreyNormalization_fu_90_ap_start : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_ap_done : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_ap_idle : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_ap_ready : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_imINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imGreyNormalization_fu_90_imINPUT_ce0 : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_imINPUT_we0 : STD_LOGIC;
    signal grp_imGreyNormalization_fu_90_imINPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imGrayScale_fu_98_ap_start : STD_LOGIC;
    signal grp_imGrayScale_fu_98_ap_done : STD_LOGIC;
    signal grp_imGrayScale_fu_98_ap_idle : STD_LOGIC;
    signal grp_imGrayScale_fu_98_ap_ready : STD_LOGIC;
    signal grp_imGrayScale_fu_98_imINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imGrayScale_fu_98_imINPUT_ce0 : STD_LOGIC;
    signal grp_imGrayScale_fu_98_imOUTPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imGrayScale_fu_98_imOUTPUT_ce0 : STD_LOGIC;
    signal grp_imGrayScale_fu_98_imOUTPUT_we0 : STD_LOGIC;
    signal grp_imGrayScale_fu_98_imOUTPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imGrayScale26_fu_110_ap_start : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_ap_done : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_ap_idle : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_ap_ready : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_imINPUT_read : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_imOUTPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imGrayScale26_fu_110_imOUTPUT_ce0 : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_imOUTPUT_we0 : STD_LOGIC;
    signal grp_imGrayScale26_fu_110_imOUTPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imDiff_fu_122_imINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imDiff_fu_122_imINPUT_ce0 : STD_LOGIC;
    signal grp_imDiff_fu_122_imINPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imDiff_fu_122_imINPUT_we0 : STD_LOGIC;
    signal grp_imDiff_fu_122_imINPUT_address1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imDiff_fu_122_imINPUT_ce1 : STD_LOGIC;
    signal grp_imDiff_fu_122_imINPUT_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imDiff_fu_122_imINPUT_we1 : STD_LOGIC;
    signal grp_imDiff_fu_122_tplINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imDiff_fu_122_tplINPUT_ce0 : STD_LOGIC;
    signal grp_imDiff_fu_122_tplINPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imDiff_fu_122_tplINPUT_we0 : STD_LOGIC;
    signal grp_imDiff_fu_122_tplINPUT_address1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imDiff_fu_122_tplINPUT_ce1 : STD_LOGIC;
    signal grp_imDiff_fu_122_tplINPUT_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imDiff_fu_122_tplINPUT_we1 : STD_LOGIC;
    signal grp_imDiff_fu_122_output_struct : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_imDiff_fu_122_output_struct_ap_vld : STD_LOGIC;
    signal grp_imDiff_fu_122_ap_done : STD_LOGIC;
    signal grp_imDiff_fu_122_ap_start : STD_LOGIC;
    signal grp_imDiff_fu_122_ap_ready : STD_LOGIC;
    signal grp_imDiff_fu_122_ap_idle : STD_LOGIC;
    signal grp_imDiff_fu_122_ap_continue : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_ap_start : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_ap_done : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_ap_idle : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_ap_ready : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_imOUTPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imConstructOutputIma_fu_135_imOUTPUT_ce0 : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_imOUTPUT_we0 : STD_LOGIC;
    signal grp_imConstructOutputIma_fu_135_imOUTPUT_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_imConstructOutputIma_fu_135_tplINPUT_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_imConstructOutputIma_fu_135_tplINPUT_ce0 : STD_LOGIC;
    signal ap_reg_grp_imGreyNormalization_fu_82_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_reg_grp_imGreyNormalization_fu_90_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_imGrayScale_fu_98_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_reg_grp_imGrayScale26_fu_110_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_imDiff_fu_122_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_sync_reg_grp_imDiff_fu_122_ap_ready : STD_LOGIC := '0';
    signal ap_sync_grp_imDiff_fu_122_ap_ready : STD_LOGIC;
    signal template_match_posit_fu_54 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_reg_grp_imConstructOutputIma_fu_135_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component imGreyNormalization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imINPUT_ce0 : OUT STD_LOGIC;
        imINPUT_we0 : OUT STD_LOGIC;
        imINPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        imHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        imWidth : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component imGrayScale IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imINPUT_ce0 : OUT STD_LOGIC;
        imINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        imOUTPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imOUTPUT_ce0 : OUT STD_LOGIC;
        imOUTPUT_we0 : OUT STD_LOGIC;
        imOUTPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        imHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        imWidth : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component imGrayScale26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imINPUT_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_empty_n : IN STD_LOGIC;
        imINPUT_read : OUT STD_LOGIC;
        imOUTPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imOUTPUT_ce0 : OUT STD_LOGIC;
        imOUTPUT_we0 : OUT STD_LOGIC;
        imOUTPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        imHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        imWidth : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component imDiff IS
    port (
        imINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imINPUT_ce0 : OUT STD_LOGIC;
        imINPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_we0 : OUT STD_LOGIC;
        imINPUT_address1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imINPUT_ce1 : OUT STD_LOGIC;
        imINPUT_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        imINPUT_we1 : OUT STD_LOGIC;
        imHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        imWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        tplINPUT_ce0 : OUT STD_LOGIC;
        tplINPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_we0 : OUT STD_LOGIC;
        tplINPUT_address1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        tplINPUT_ce1 : OUT STD_LOGIC;
        tplINPUT_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_we1 : OUT STD_LOGIC;
        tplHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        tplWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        output_struct : OUT STD_LOGIC_VECTOR (95 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imHeight_ap_vld : IN STD_LOGIC;
        tplHeight_ap_vld : IN STD_LOGIC;
        imWidth_ap_vld : IN STD_LOGIC;
        tplWidth_ap_vld : IN STD_LOGIC;
        output_struct_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component imConstructOutputIma IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imOUTPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        imOUTPUT_ce0 : OUT STD_LOGIC;
        imOUTPUT_we0 : OUT STD_LOGIC;
        imOUTPUT_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tplINPUT_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        tplINPUT_ce0 : OUT STD_LOGIC;
        tplINPUT_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tplHeight : IN STD_LOGIC_VECTOR (31 downto 0);
        tplWidth : IN STD_LOGIC_VECTOR (31 downto 0);
        output_struct_x_read : IN STD_LOGIC_VECTOR (31 downto 0);
        output_struct_y_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_imGreyNormalization_fu_82 : component imGreyNormalization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_imGreyNormalization_fu_82_ap_start,
        ap_done => grp_imGreyNormalization_fu_82_ap_done,
        ap_idle => grp_imGreyNormalization_fu_82_ap_idle,
        ap_ready => grp_imGreyNormalization_fu_82_ap_ready,
        imINPUT_address0 => grp_imGreyNormalization_fu_82_imINPUT_address0,
        imINPUT_ce0 => grp_imGreyNormalization_fu_82_imINPUT_ce0,
        imINPUT_we0 => grp_imGreyNormalization_fu_82_imINPUT_we0,
        imINPUT_d0 => grp_imGreyNormalization_fu_82_imINPUT_d0,
        imINPUT_q0 => imOUTPUT_q0,
        imHeight => imHeight,
        imWidth => imWidth);

    grp_imGreyNormalization_fu_90 : component imGreyNormalization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_imGreyNormalization_fu_90_ap_start,
        ap_done => grp_imGreyNormalization_fu_90_ap_done,
        ap_idle => grp_imGreyNormalization_fu_90_ap_idle,
        ap_ready => grp_imGreyNormalization_fu_90_ap_ready,
        imINPUT_address0 => grp_imGreyNormalization_fu_90_imINPUT_address0,
        imINPUT_ce0 => grp_imGreyNormalization_fu_90_imINPUT_ce0,
        imINPUT_we0 => grp_imGreyNormalization_fu_90_imINPUT_we0,
        imINPUT_d0 => grp_imGreyNormalization_fu_90_imINPUT_d0,
        imINPUT_q0 => tplOUTPUT_q0,
        imHeight => tplWidth,
        imWidth => imWidth);

    grp_imGrayScale_fu_98 : component imGrayScale
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_imGrayScale_fu_98_ap_start,
        ap_done => grp_imGrayScale_fu_98_ap_done,
        ap_idle => grp_imGrayScale_fu_98_ap_idle,
        ap_ready => grp_imGrayScale_fu_98_ap_ready,
        imINPUT_address0 => grp_imGrayScale_fu_98_imINPUT_address0,
        imINPUT_ce0 => grp_imGrayScale_fu_98_imINPUT_ce0,
        imINPUT_q0 => tplINPUT_q0,
        imOUTPUT_address0 => grp_imGrayScale_fu_98_imOUTPUT_address0,
        imOUTPUT_ce0 => grp_imGrayScale_fu_98_imOUTPUT_ce0,
        imOUTPUT_we0 => grp_imGrayScale_fu_98_imOUTPUT_we0,
        imOUTPUT_d0 => grp_imGrayScale_fu_98_imOUTPUT_d0,
        imHeight => tplHeight,
        imWidth => tplWidth);

    grp_imGrayScale26_fu_110 : component imGrayScale26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_imGrayScale26_fu_110_ap_start,
        ap_done => grp_imGrayScale26_fu_110_ap_done,
        ap_idle => grp_imGrayScale26_fu_110_ap_idle,
        ap_ready => grp_imGrayScale26_fu_110_ap_ready,
        imINPUT_dout => imINPUT_dout,
        imINPUT_empty_n => imINPUT_empty_n,
        imINPUT_read => grp_imGrayScale26_fu_110_imINPUT_read,
        imOUTPUT_address0 => grp_imGrayScale26_fu_110_imOUTPUT_address0,
        imOUTPUT_ce0 => grp_imGrayScale26_fu_110_imOUTPUT_ce0,
        imOUTPUT_we0 => grp_imGrayScale26_fu_110_imOUTPUT_we0,
        imOUTPUT_d0 => grp_imGrayScale26_fu_110_imOUTPUT_d0,
        imHeight => imHeight,
        imWidth => imWidth);

    grp_imDiff_fu_122 : component imDiff
    port map (
        imINPUT_address0 => grp_imDiff_fu_122_imINPUT_address0,
        imINPUT_ce0 => grp_imDiff_fu_122_imINPUT_ce0,
        imINPUT_d0 => grp_imDiff_fu_122_imINPUT_d0,
        imINPUT_q0 => imOUTPUT_q0,
        imINPUT_we0 => grp_imDiff_fu_122_imINPUT_we0,
        imINPUT_address1 => grp_imDiff_fu_122_imINPUT_address1,
        imINPUT_ce1 => grp_imDiff_fu_122_imINPUT_ce1,
        imINPUT_d1 => grp_imDiff_fu_122_imINPUT_d1,
        imINPUT_q1 => ap_const_lv32_0,
        imINPUT_we1 => grp_imDiff_fu_122_imINPUT_we1,
        imHeight => imHeight,
        imWidth => imWidth,
        tplINPUT_address0 => grp_imDiff_fu_122_tplINPUT_address0,
        tplINPUT_ce0 => grp_imDiff_fu_122_tplINPUT_ce0,
        tplINPUT_d0 => grp_imDiff_fu_122_tplINPUT_d0,
        tplINPUT_q0 => tplOUTPUT_q0,
        tplINPUT_we0 => grp_imDiff_fu_122_tplINPUT_we0,
        tplINPUT_address1 => grp_imDiff_fu_122_tplINPUT_address1,
        tplINPUT_ce1 => grp_imDiff_fu_122_tplINPUT_ce1,
        tplINPUT_d1 => grp_imDiff_fu_122_tplINPUT_d1,
        tplINPUT_q1 => ap_const_lv32_0,
        tplINPUT_we1 => grp_imDiff_fu_122_tplINPUT_we1,
        tplHeight => tplHeight,
        tplWidth => tplWidth,
        output_struct => grp_imDiff_fu_122_output_struct,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imHeight_ap_vld => ap_const_logic_1,
        tplHeight_ap_vld => ap_const_logic_1,
        imWidth_ap_vld => ap_const_logic_1,
        tplWidth_ap_vld => ap_const_logic_1,
        output_struct_ap_vld => grp_imDiff_fu_122_output_struct_ap_vld,
        ap_done => grp_imDiff_fu_122_ap_done,
        ap_start => grp_imDiff_fu_122_ap_start,
        ap_ready => grp_imDiff_fu_122_ap_ready,
        ap_idle => grp_imDiff_fu_122_ap_idle,
        ap_continue => grp_imDiff_fu_122_ap_continue);

    grp_imConstructOutputIma_fu_135 : component imConstructOutputIma
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_imConstructOutputIma_fu_135_ap_start,
        ap_done => grp_imConstructOutputIma_fu_135_ap_done,
        ap_idle => grp_imConstructOutputIma_fu_135_ap_idle,
        ap_ready => grp_imConstructOutputIma_fu_135_ap_ready,
        imOUTPUT_address0 => grp_imConstructOutputIma_fu_135_imOUTPUT_address0,
        imOUTPUT_ce0 => grp_imConstructOutputIma_fu_135_imOUTPUT_ce0,
        imOUTPUT_we0 => grp_imConstructOutputIma_fu_135_imOUTPUT_we0,
        imOUTPUT_d0 => grp_imConstructOutputIma_fu_135_imOUTPUT_d0,
        tplINPUT_address0 => grp_imConstructOutputIma_fu_135_tplINPUT_address0,
        tplINPUT_ce0 => grp_imConstructOutputIma_fu_135_tplINPUT_ce0,
        tplINPUT_q0 => tplINPUT_q0,
        tplHeight => tplHeight,
        tplWidth => tplWidth,
        output_struct_x_read => tmp_reg_202,
        output_struct_y_read => template_match_posit_3_reg_207);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_imConstructOutputIma_fu_135_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imConstructOutputIma_fu_135_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                    ap_reg_grp_imConstructOutputIma_fu_135_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imConstructOutputIma_fu_135_ap_ready)) then 
                    ap_reg_grp_imConstructOutputIma_fu_135_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_imDiff_fu_122_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imDiff_fu_122_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_lv1_1 = ap_CS_fsm_state5)) or ((ap_const_lv1_1 = ap_CS_fsm_state6) and (ap_const_logic_0 = ap_sync_grp_imDiff_fu_122_ap_ready)))) then 
                    ap_reg_grp_imDiff_fu_122_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imDiff_fu_122_ap_ready)) then 
                    ap_reg_grp_imDiff_fu_122_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_imGrayScale26_fu_110_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imGrayScale26_fu_110_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_imGrayScale26_fu_110_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imGrayScale26_fu_110_ap_ready)) then 
                    ap_reg_grp_imGrayScale26_fu_110_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_imGrayScale_fu_98_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imGrayScale_fu_98_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_imGrayScale_fu_98_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imGrayScale_fu_98_ap_ready)) then 
                    ap_reg_grp_imGrayScale_fu_98_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_imGreyNormalization_fu_82_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imGreyNormalization_fu_82_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                    ap_reg_grp_imGreyNormalization_fu_82_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imGreyNormalization_fu_82_ap_ready)) then 
                    ap_reg_grp_imGreyNormalization_fu_82_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_imGreyNormalization_fu_90_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_imGreyNormalization_fu_90_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                    ap_reg_grp_imGreyNormalization_fu_90_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_imGreyNormalization_fu_90_ap_ready)) then 
                    ap_reg_grp_imGreyNormalization_fu_90_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_imDiff_fu_122_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_imDiff_fu_122_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_state6)) then
                    if (not((ap_const_logic_0 = grp_imDiff_fu_122_ap_done))) then 
                        ap_sync_reg_grp_imDiff_fu_122_ap_ready <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = grp_imDiff_fu_122_ap_ready)) then 
                        ap_sync_reg_grp_imDiff_fu_122_ap_ready <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then
                template_match_posit_3_reg_207 <= template_match_posit_fu_54(63 downto 32);
                tmp_reg_202 <= tmp_fu_150_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state6) and (ap_const_logic_1 = grp_imDiff_fu_122_output_struct_ap_vld))) then
                template_match_posit_fu_54 <= grp_imDiff_fu_122_output_struct;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, grp_imGreyNormalization_fu_82_ap_done, grp_imGreyNormalization_fu_90_ap_done, grp_imGrayScale_fu_98_ap_done, grp_imGrayScale26_fu_110_ap_done, grp_imDiff_fu_122_ap_done, grp_imConstructOutputIma_fu_135_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not(((ap_const_logic_0 = grp_imGrayScale26_fu_110_ap_done) or (ap_const_logic_0 = grp_imGrayScale_fu_98_ap_done)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (not(((ap_const_logic_0 = grp_imGreyNormalization_fu_82_ap_done) or (ap_const_logic_0 = grp_imGreyNormalization_fu_90_ap_done)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (not((ap_const_logic_0 = grp_imDiff_fu_122_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (not((ap_const_logic_0 = grp_imConstructOutputIma_fu_135_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7 downto 7);

    ap_done_assign_proc : process(grp_imConstructOutputIma_fu_135_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8) and not((ap_const_logic_0 = grp_imConstructOutputIma_fu_135_ap_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_imConstructOutputIma_fu_135_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8) and not((ap_const_logic_0 = grp_imConstructOutputIma_fu_135_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sync_grp_imDiff_fu_122_ap_ready_assign_proc : process(grp_imDiff_fu_122_ap_ready, ap_sync_reg_grp_imDiff_fu_122_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_sync_reg_grp_imDiff_fu_122_ap_ready)) then 
            ap_sync_grp_imDiff_fu_122_ap_ready <= grp_imDiff_fu_122_ap_ready;
        else 
            ap_sync_grp_imDiff_fu_122_ap_ready <= ap_const_logic_1;
        end if; 
    end process;

    grp_imConstructOutputIma_fu_135_ap_start <= ap_reg_grp_imConstructOutputIma_fu_135_ap_start;

    grp_imDiff_fu_122_ap_continue_assign_proc : process(grp_imDiff_fu_122_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6) and not((ap_const_logic_0 = grp_imDiff_fu_122_ap_done)))) then 
            grp_imDiff_fu_122_ap_continue <= ap_const_logic_1;
        else 
            grp_imDiff_fu_122_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_imDiff_fu_122_ap_start <= ap_reg_grp_imDiff_fu_122_ap_start;
    grp_imGrayScale26_fu_110_ap_start <= ap_reg_grp_imGrayScale26_fu_110_ap_start;
    grp_imGrayScale_fu_98_ap_start <= ap_reg_grp_imGrayScale_fu_98_ap_start;
    grp_imGreyNormalization_fu_82_ap_start <= ap_reg_grp_imGreyNormalization_fu_82_ap_start;
    grp_imGreyNormalization_fu_90_ap_start <= ap_reg_grp_imGreyNormalization_fu_90_ap_start;

    imINPUT_read_assign_proc : process(grp_imGrayScale26_fu_110_imINPUT_read, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            imINPUT_read <= grp_imGrayScale26_fu_110_imINPUT_read;
        else 
            imINPUT_read <= ap_const_logic_0;
        end if; 
    end process;


    imOUTPUT_address0_assign_proc : process(grp_imGreyNormalization_fu_82_imINPUT_address0, grp_imGrayScale26_fu_110_imOUTPUT_address0, grp_imDiff_fu_122_imINPUT_address0, grp_imConstructOutputIma_fu_135_imOUTPUT_address0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            imOUTPUT_address0 <= grp_imConstructOutputIma_fu_135_imOUTPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            imOUTPUT_address0 <= grp_imDiff_fu_122_imINPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            imOUTPUT_address0 <= grp_imGrayScale26_fu_110_imOUTPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            imOUTPUT_address0 <= grp_imGreyNormalization_fu_82_imINPUT_address0;
        else 
            imOUTPUT_address0 <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    imOUTPUT_ce0_assign_proc : process(grp_imGreyNormalization_fu_82_imINPUT_ce0, grp_imGrayScale26_fu_110_imOUTPUT_ce0, grp_imDiff_fu_122_imINPUT_ce0, grp_imConstructOutputIma_fu_135_imOUTPUT_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            imOUTPUT_ce0 <= grp_imConstructOutputIma_fu_135_imOUTPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            imOUTPUT_ce0 <= grp_imDiff_fu_122_imINPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            imOUTPUT_ce0 <= grp_imGrayScale26_fu_110_imOUTPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            imOUTPUT_ce0 <= grp_imGreyNormalization_fu_82_imINPUT_ce0;
        else 
            imOUTPUT_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imOUTPUT_d0_assign_proc : process(grp_imGreyNormalization_fu_82_imINPUT_d0, grp_imGrayScale26_fu_110_imOUTPUT_d0, grp_imConstructOutputIma_fu_135_imOUTPUT_d0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            imOUTPUT_d0 <= grp_imConstructOutputIma_fu_135_imOUTPUT_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            imOUTPUT_d0 <= grp_imGrayScale26_fu_110_imOUTPUT_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            imOUTPUT_d0 <= grp_imGreyNormalization_fu_82_imINPUT_d0;
        else 
            imOUTPUT_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    imOUTPUT_we0_assign_proc : process(grp_imGreyNormalization_fu_82_imINPUT_we0, grp_imGrayScale26_fu_110_imOUTPUT_we0, grp_imConstructOutputIma_fu_135_imOUTPUT_we0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            imOUTPUT_we0 <= grp_imConstructOutputIma_fu_135_imOUTPUT_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            imOUTPUT_we0 <= grp_imGrayScale26_fu_110_imOUTPUT_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            imOUTPUT_we0 <= grp_imGreyNormalization_fu_82_imINPUT_we0;
        else 
            imOUTPUT_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_150_p1 <= template_match_posit_fu_54(32 - 1 downto 0);

    tplINPUT_address0_assign_proc : process(grp_imGrayScale_fu_98_imINPUT_address0, grp_imConstructOutputIma_fu_135_tplINPUT_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            tplINPUT_address0 <= grp_imConstructOutputIma_fu_135_tplINPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplINPUT_address0 <= grp_imGrayScale_fu_98_imINPUT_address0;
        else 
            tplINPUT_address0 <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tplINPUT_ce0_assign_proc : process(grp_imGrayScale_fu_98_imINPUT_ce0, grp_imConstructOutputIma_fu_135_tplINPUT_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
            tplINPUT_ce0 <= grp_imConstructOutputIma_fu_135_tplINPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplINPUT_ce0 <= grp_imGrayScale_fu_98_imINPUT_ce0;
        else 
            tplINPUT_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tplOUTPUT_address0_assign_proc : process(grp_imGreyNormalization_fu_90_imINPUT_address0, grp_imGrayScale_fu_98_imOUTPUT_address0, grp_imDiff_fu_122_tplINPUT_address0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            tplOUTPUT_address0 <= grp_imDiff_fu_122_tplINPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplOUTPUT_address0 <= grp_imGrayScale_fu_98_imOUTPUT_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            tplOUTPUT_address0 <= grp_imGreyNormalization_fu_90_imINPUT_address0;
        else 
            tplOUTPUT_address0 <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tplOUTPUT_ce0_assign_proc : process(grp_imGreyNormalization_fu_90_imINPUT_ce0, grp_imGrayScale_fu_98_imOUTPUT_ce0, grp_imDiff_fu_122_tplINPUT_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            tplOUTPUT_ce0 <= grp_imDiff_fu_122_tplINPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplOUTPUT_ce0 <= grp_imGrayScale_fu_98_imOUTPUT_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            tplOUTPUT_ce0 <= grp_imGreyNormalization_fu_90_imINPUT_ce0;
        else 
            tplOUTPUT_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tplOUTPUT_d0_assign_proc : process(grp_imGreyNormalization_fu_90_imINPUT_d0, grp_imGrayScale_fu_98_imOUTPUT_d0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplOUTPUT_d0 <= grp_imGrayScale_fu_98_imOUTPUT_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            tplOUTPUT_d0 <= grp_imGreyNormalization_fu_90_imINPUT_d0;
        else 
            tplOUTPUT_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tplOUTPUT_we0_assign_proc : process(grp_imGreyNormalization_fu_90_imINPUT_we0, grp_imGrayScale_fu_98_imOUTPUT_we0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            tplOUTPUT_we0 <= grp_imGrayScale_fu_98_imOUTPUT_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            tplOUTPUT_we0 <= grp_imGreyNormalization_fu_90_imINPUT_we0;
        else 
            tplOUTPUT_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
