VIVADO_TOOL_VERSION = v2018.3
mkdir -p /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado
mkdir -p /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64
cd /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64 && xsc /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../software/verif_rtl/src/test_null.c --additional_option "-I/home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../software/verif_rtl/include" --additional_option "-DVIVADO_SIM"
Multi-threading is on. Using 38 slave threads.
Running compilation flow
Done compilation
Running command : /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/sim/vivado/test_prim64/dpi.so" "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/sim/vivado/test_prim64/xsim.dir/work/xsc/test_null.lnx64.o"   -I/home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../software/verif_rtl/include -DVIVADO_SIM   -L/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/lib/lnx64.o -lrdi_simulator_kernel  -lrdi_xsim_systemc  -B/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/../../binutils-2.26/bin/  > /dev/null 2>&1
Done linking: "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/sim/vivado/test_prim64/dpi.so"
cd /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64 && xvlog --sv -m64 --initfile /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax -f /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/top_verilog.vivado.f
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sync_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_lite_async
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/ip/axi_interconnect_top/sim/axi_interconnect_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow_defines.vh" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'DISABLE_VJTAG_DEBUG' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow_defines.vh:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_arrow
INFO: [VRFC 10-2458] undeclared symbol rst_main_n_sync, assumed default net type wire [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_ddr_a_b_d_template.inc:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/copyread_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copyread_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/copytoken_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module copytoken_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/decompressor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/decompressor_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompressor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_result_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/fifo_parser_copy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_parser_copy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/fifo_parser_lit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_parser_lit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/io_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/lit_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lit_selector
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module LZA16
INFO: [VRFC 10-311] analyzing module PENC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/parser_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_lit
INFO: [VRFC 10-311] analyzing module parser_copy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/preparser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preparser
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module decoder_start
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/queue_token.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_token
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/ram_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/ram_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/blockram/sim/blockram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/debugram/sim/debugram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debugram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/page_fifo/sim/page_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module page_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/result_ram/sim/result_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/ip/action_ip_prj/action_ip_prj.srcs/sources_1/ip/unsolved_fifo/sim/unsolved_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsolved_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:938]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:939]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:940]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:342]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1537]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1584]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1079]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1118]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1119]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2458] undeclared symbol ocl_sh_bvalid, assumed default net type wire [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:619]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/tests/test_prim64.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_prim64
cd /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64 && xvhdl --2008 -m64 --initfile /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax -f /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/top_vhdl.vivado.f	
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UtilRam1R1W'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/Buffer_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/Interconnect_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/Stream_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFOCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamGearbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamNormalizer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearboxParallelizer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineBarrel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearboxSerializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamSlice.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSlice'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/vhlib/stream/StreamReshaper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrow/Arrow_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderCmdGenBusReq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReaderCmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderCmd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReaderPost.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderPost'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderRespCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReaderResp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderResp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterCmdGenBusReq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPreCmdGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferWriterPrePadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPrePadder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferWriterPre.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPre'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/buffers/BufferWriter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusReadArbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadArbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusReadArbiterVec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadArbiterVec'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusReadBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusWriteArbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteArbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteArbiterVec'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/interconnect/BusWriteBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayConfig_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/Array_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderLevel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderListPrim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListPrim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListSyncDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderListSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderList.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderList'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderNull.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderNull'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderStruct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderStruct'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderUnlockCombine'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayWriterArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayWriterLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterLevel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayWriterListPrim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterListPrim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayWriterListSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterListSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/arrays/ArrayWriter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/wrapper/Wrapper_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/wrapper/UserCoreController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UserCoreController'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/axi/Axi_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/axi/AxiMmio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiMmio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/axi/AxiReadConverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiReadConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ltjvanleeuwen/github/fletcher/hardware/axi/AxiWriteConverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiWriteConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/ptoa/Ptoa.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/Encoding.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/AdvanceableFiFo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AdvanceableFiFo'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/BitUnpackerShifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BitUnpackerShifter'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/BitUnpacker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BitUnpacker'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/BlockValuesAligner.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BlockValuesAligner'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/BlockHeaderReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BlockHeaderReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/BlockShiftControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BlockShiftControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/DeltaAccumulatorFV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DeltaAccumulatorFV'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/DeltaAccumulatorMD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DeltaAccumulatorMD'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/DeltaAccumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DeltaAccumulator'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/DeltaHeaderReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DeltaHeaderReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/delta/DeltaDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DeltaDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/VarIntDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VarIntDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/DecoderWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecoderWrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/DecompressorWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecompressorWrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/PreDecBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PreDecBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/ValBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ValBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/PlainDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PlainDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/encoding/ValuesDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ValuesDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/thrift/Thrift.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/thrift/V2MetadataInterpreter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'V2MetadataInterpreter'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/Alignment.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/DataAligner.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataAligner'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/HistoryBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HistoryBuffer'
WARNING: [VRFC 10-2115] shared variables must be of a protected type [/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/HistoryBuffer.vhd:91]
WARNING: [VRFC 10-2115] shared variables must be of a protected type [/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/HistoryBuffer.vhd:92]
WARNING: [VRFC 10-2115] shared variables must be of a protected type [/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/HistoryBuffer.vhd:93]
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/alignment/ShifterRecombiner.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShifterRecombiner'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/ingestion/Ingestion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/ingestion/Ingester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ingester'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/ptoa/ParquetReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ParquetReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/Snappy.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/SnappyDecompressor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SnappyDecompressor'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/examples/prim64/hardware/ptoa_wrapper_plain_snappy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ptoa_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/axi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_top'
cd /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64 && xelab -m64 --initfile /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_interconnect_v1_7_15 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_3 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -L blk_mem_gen_v8_4_2 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_prim64 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab --initfile /opt/applics/xilinx-vivado-2018.3/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_interconnect_v1_7_15 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_3 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -L blk_mem_gen_v8_4_2 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_prim64 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 's_axi_awaddr' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:534]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axi_awaddr' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:220]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 32 for port 's_axi_wdata' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:224]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 's_axi_wstrb' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:225]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axi_araddr' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:233]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 32 for port 's_axi_rdata' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:237]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'm_axi_awaddr' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:241]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 32 for port 'm_axi_wdata' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:245]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'm_axi_wstrb' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:246]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'm_axi_araddr' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:254]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 32 for port 'm_axi_rdata' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:258]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S00_AXI_AWID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:405]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S00_AXI_BID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:416]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S00_AXI_ARID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:425]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S00_AXI_RID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:431]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S01_AXI_AWID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:445]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S01_AXI_BID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:456]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S01_AXI_ARID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:465]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'S01_AXI_RID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:471]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'M00_AXI_AWID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:485]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'M00_AXI_BID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:496]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'M00_AXI_ARID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:505]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'M00_AXI_RID' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/design/cl_arrow.sv:511]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/shares/bulk/ltjvanleeuwen/github/fast-p2a/hardware/vhdl/compression/snappy/FPGA-Snappy-Decompressor/hw/source/copyread_selector.v:83]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:649]
WARNING: [VRFC 10-3363] function 'is_ddr_ready' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:648]
WARNING: [VRFC 10-3363] function 'write_cfg_info_to_file' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:259]
WARNING: [VRFC 10-3363] function 'write_bdr_ld_data_to_file' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:264]
WARNING: [VRFC 10-3363] function 'write_bdr_ld_raw_data_to_file' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:350]
WARNING: [VRFC 10-3597] non-void function 'write_cfg_info_to_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-3597] non-void function 'write_bdr_ld_data_to_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-3597] non-void function 'device_bdr_ld' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-3363] function 'ddr_bdr_ld' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:354]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-3363] function 'device_bdr_ld' has no return value assignment [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:396]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2527]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2685]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2527, File /home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2685, File /home/ltjvanleeuwen/github/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
WARNING: [XSIM 43-4398] File "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/ltjvanleeuwen/github/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.utilint_pkg
Compiling package xil_defaultlib.interconnect_pkg
Compiling package xil_defaultlib.wrapper_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.utilmisc_pkg
Compiling package xil_defaultlib.arrayconfigparse_pkg
Compiling package xil_defaultlib.arrayconfig_pkg
Compiling package xil_defaultlib.ptoa
Compiling package xil_defaultlib.arrow_pkg
Compiling package xil_defaultlib.array_pkg
Compiling package xil_defaultlib.utilconv_pkg
Compiling package xil_defaultlib.encoding
Compiling package xil_defaultlib.thrift
Compiling package xil_defaultlib.ingestion
Compiling package xil_defaultlib.alignment
Compiling package xil_defaultlib.stream_pkg
Compiling package xil_defaultlib.utilstr_pkg
Compiling package xil_defaultlib.utilram_pkg
Compiling package xil_defaultlib.snappy
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package fifo_generator_v13_2_3.fifo_generator_v13_2_3_pkg
Compiling package xpm.vcomponents
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.delta
Compiling package xil_defaultlib.buffer_pkg
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.StateTable
Compiling module xil_defaultlib.ddr4_model(CONFIGURED_DQ_BITS=4,...
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.axi_bus_t
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(WIDTH=2)
Compiling module xil_defaultlib.ccf_ctl(ADDR_WIDTH=1)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=42)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=8)
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.sync(WIDTH=5)
Compiling module xil_defaultlib.sync(WIDTH=34)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=27)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=9)
Compiling module xil_defaultlib.sh_ddr(DDR_A_PRESENT=0,DDR_B_PRE...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_reg...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_registe...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_reg...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_registe...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protoco...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clo...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_convert...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clo...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_convert...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_dat...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fi...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_dat...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fi...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_arbiter...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_tran...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_tran...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_s...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_r...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_tran...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_tran...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_a...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_compara...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_compara...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_de...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_m...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_reg...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_s...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_m...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_re...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_reg...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_ar...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossba...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_cro...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_int...
Compiling module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_top
Compiling architecture behavioral of entity xil_defaultlib.UserCoreController [usercorecontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=72)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=513)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=9)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=513,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=9,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=512,data...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadBuffer [\BusReadBuffer(bus_addr_width=64...]
Compiling architecture behv of entity xil_defaultlib.Ingester [\Ingester(bus_burst_max_len=64,b...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=512,depth_log...]
Compiling architecture behv of entity xil_defaultlib.HistoryBuffer [historybuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=512)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=4)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=512,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=4,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=16,data_...]
Compiling architecture behavioral of entity xil_defaultlib.StreamPipelineControl [\StreamPipelineControl(in_data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamPipelineBarrel [\StreamPipelineBarrel(element_wi...]
Compiling architecture behv of entity xil_defaultlib.ShifterRecombiner [shifterrecombiner_default]
Compiling architecture behv of entity xil_defaultlib.DataAligner [\DataAligner(num_consumers=2)\]
Compiling architecture behv of entity xil_defaultlib.VarIntDecoder [\VarIntDecoder(int_bit_width=32,...]
Compiling architecture behv of entity xil_defaultlib.V2MetadataInterpreter [v2metadatainterpreter_default]
Compiling architecture behv of entity xil_defaultlib.PreDecBuffer [\PreDecBuffer(bus_data_width=512...]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decoder_start
Compiling module xil_defaultlib.preparser_default
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_prim [\builtin_prim(c_din_width=181,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.input_blk [\input_blk(c_din_width=181,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.output_blk [\output_blk(c_dout_width=181,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_v13_2_3_builtin [\fifo_generator_v13_2_3_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_v13_2_3_synth [\fifo_generator_v13_2_3_synth(c_...]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.page_fifo
Compiling module xil_defaultlib.queue_token
Compiling module xil_defaultlib.arbiter
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.PENC
Compiling module xil_defaultlib.LZA16
Compiling module xil_defaultlib.parser_lit
Compiling module xil_defaultlib.fifo_parser_lit
Compiling module xil_defaultlib.parser_copy
Compiling module xil_defaultlib.fifo_parser_copy
Compiling module xil_defaultlib.parser_default
Compiling module xil_defaultlib.parser_lit(PARSER_NUM=1)
Compiling module xil_defaultlib.parser_copy(PARSER_NUM=1)
Compiling module xil_defaultlib.parser(PARSER_NUM=1)
Compiling module xil_defaultlib.parser_lit(PARSER_NUM=2)
Compiling module xil_defaultlib.parser_copy(PARSER_NUM=2)
Compiling module xil_defaultlib.parser(PARSER_NUM=2)
Compiling module xil_defaultlib.parser_lit(PARSER_NUM=3)
Compiling module xil_defaultlib.parser_copy(PARSER_NUM=3)
Compiling module xil_defaultlib.parser(PARSER_NUM=3)
Compiling module xil_defaultlib.parser_lit(PARSER_NUM=4)
Compiling module xil_defaultlib.parser_copy(PARSER_NUM=4)
Compiling module xil_defaultlib.parser(PARSER_NUM=4)
Compiling module xil_defaultlib.parser_lit(PARSER_NUM=5)
Compiling module xil_defaultlib.parser_copy(PARSER_NUM=5)
Compiling module xil_defaultlib.parser(PARSER_NUM=5)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="vir...
Compiling module xil_defaultlib.blockram
Compiling module xil_defaultlib.data_out_default
Compiling module xil_defaultlib.select(NUM_SEL=6,NUM_LOG=3)
Compiling module xil_defaultlib.select(NUM_SEL=6,NUM_LOG=3,NUM_W...
Compiling module xil_defaultlib.select(NUM_SEL=6,NUM_LOG=3,NUM_W...
Compiling module xil_defaultlib.lit_selector
Compiling module xil_defaultlib.select(NUM_SEL=6,NUM_LOG=3,NUM_W...
Compiling module xil_defaultlib.copytoken_selector
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="vir...
Compiling module xil_defaultlib.debugram
Compiling module xil_defaultlib.ram_block
Compiling module xil_defaultlib.read_result_fifo
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.unsolved_fifo
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.arbiter(WIDTH=16)
Compiling module xil_defaultlib.select(NUM_WIDTH=81)
Compiling module xil_defaultlib.copyread_selector
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b01)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b01)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b010)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b010)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b011)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b011)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b0100)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b0100)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b0101)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b0101)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b0110)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b0110)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b0111)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b0111)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1000)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1000)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1001)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1001)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1010)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1010)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1011)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1011)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1100)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1100)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1101)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1101)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1110)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1110)
Compiling module xil_defaultlib.ram_block(BLOCKNUM=4'b1111)
Compiling module xil_defaultlib.ram_module(BLOCKNUM=4'b1111)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decompressor_default
Compiling module xil_defaultlib.decompressor_wrapper
Compiling architecture behv of entity xil_defaultlib.SnappyDecompressor [\SnappyDecompressor(bus_data_wid...]
Compiling architecture behv of entity xil_defaultlib.DecompressorWrapper [\DecompressorWrapper(bus_data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behv of entity xil_defaultlib.PlainDecoder [\PlainDecoder(bus_data_width=512...]
Compiling architecture behv of entity xil_defaultlib.DecoderWrapper [\DecoderWrapper(bus_data_width=5...]
Compiling architecture behv of entity xil_defaultlib.ValuesDecoder [\ValuesDecoder(bus_data_width=51...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=129)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=1)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=518)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamElementCounter [\StreamElementCounter(out_count_...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=3)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=530)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferWriterPrePadder [\BufferWriterPrePadder(index_wid...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=525)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=6)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=1059)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=526)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=2)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=526,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=2,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=8,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamPipelineControl [\StreamPipelineControl(in_data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamPipelineBarrel [\StreamPipelineBarrel(element_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamPipelineBarrel [\StreamPipelineBarrel(element_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamReshaper [\StreamReshaper(element_width=65...]
Compiling architecture behavioral of entity xil_defaultlib.BufferWriterPre [\BufferWriterPre(index_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=2)\]
Compiling architecture rtl of entity xil_defaultlib.BufferWriterCmdGenBusReq [\BufferWriterCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=578)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=7)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=578,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=7,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=128,data...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusWriteBuffer [\BusWriteBuffer(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.BufferWriter [\BufferWriter(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayWriterLevel [\ArrayWriterLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayWriterArb [\ArrayWriterArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayWriter [\ArrayWriter(bus_burst_step_len=...]
Compiling architecture implementation of entity xil_defaultlib.ParquetReader [\ParquetReader(bus_addr_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=577)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=1,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=1,depth_log2=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=4,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=16,data_...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.BusWriteArbiterVec [\BusWriteArbiterVec(bus_addr_wid...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture behv of entity xil_defaultlib.ptoa_wrapper [\ptoa_wrapper(bus_addr_width=64,...]
Compiling architecture rtl of entity xil_defaultlib.AxiReadConverter [\AxiReadConverter(addr_width=64,...]
Compiling architecture rtl of entity xil_defaultlib.AxiWriteConverter [\AxiWriteConverter(addr_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=34)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=36)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.AxiMmio [\AxiMmio(num_regs=11)(1,0)(1,0)\]
Compiling architecture behavorial of entity xil_defaultlib.axi_top [axi_top_default]
Compiling module xil_defaultlib.cl_arrow
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_prim64
Built simulation snapshot tb
cd /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/../../verif/sim/vivado/test_prim64 && xsim -R -log test.log -tclbatch /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/waves.tcl tb

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/waves.tcl} -runall
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /shares/bulk/ltjvanleeuwen/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/sim/vivado/test_prim64/tb.wcfg
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_last was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_data was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_valid was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_ready was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_strobe was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/ARROW_TOP_INST/ptoa_wrapper_inst/prim32_reader_inst/ValuesDecoder_inst/dcmp_inst/snappy_gen/snappy_inst/dec_sr_count was not found in the design.
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source /home/ltjvanleeuwen/bulk/github/fast-p2a/platforms/aws-f1/prim64_plain_snappy/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 200 us 
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[0].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[1].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[2].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[3].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[4].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[5].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[6].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[7].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[8].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[9].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[10].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[11].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[12].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[13].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[14].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.data_out0.generate_ram[15].result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[0].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[0].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[1].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[1].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[2].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[2].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[3].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[3].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[4].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[4].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[5].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[5].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[6].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[6].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[7].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[7].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[8].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[8].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[9].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[9].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[10].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[10].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[11].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[11].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[12].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[12].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[13].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[13].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[14].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[14].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[15].ram0.ram_block0.debug_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.card.fpga.CL.ARROW_TOP_INST.ptoa_wrapper_inst.prim32_reader_inst.ValuesDecoder_inst.dcmp_inst.snappy_gen.snappy_inst.snappy_inst.dec0.generate_ram[15].ram0.ram_block0.result_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Value is 
[                   0] : Initializing memory
ArrayWriter
--------------------------------------------------------------
Config            : prim(64;epc=8)
User streams      : 1
User total width  : 516
Note: Actual FIFO Depth = 512
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 512
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 512
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 3
Time: 0 ps  Iteration: 0
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
