{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 11:53:09 2016 " "Info: Processing started: Mon Dec 05 11:53:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmult -c transmult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off transmult -c transmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Info: Found entity 1: mac" {  } { { "mac.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmult.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmult " "Info: Found entity 1: transmult" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Info: Found entity 1: mult1" {  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Info: Found entity 1: dff1" {  } { { "dff1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dff1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Info: Found entity 1: adder1" {  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Info: Found entity 1: REG_MUX" {  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_input_selector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac_input_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_input_selector " "Info: Found entity 1: mac_input_selector" {  } { { "mac_input_selector.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac_input_selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(25) " "Warning (10268): Verilog HDL information at controller.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Info: Found entity 1: reg8bit" {  } { { "reg1bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg1bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrix_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_register " "Info: Found entity 1: matrix_register" {  } { { "matrix_register.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/matrix_register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feedback_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file feedback_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 feedback_gate " "Info: Found entity 1: feedback_gate" {  } { { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT1 " "Info: Found entity 1: LPM_MULT1" {  } { { "LPM_MULT1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/LPM_MULT1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfilter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dcfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfilter " "Info: Found entity 1: dcfilter" {  } { { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Info: Found entity 1: output_register" {  } { { "output_register.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/output_register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_pos_half_cycle_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file from_pos_half_cycle_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_pos_half_cycle_buffer " "Info: Found entity 1: from_pos_half_cycle_buffer" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dout packed from_pos_half_cycle_buffer.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at from_pos_half_cycle_buffer.v(5): data type declaration for \"dout\" declares packed dimensions but the port declaration declaration does not" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dout from_pos_half_cycle_buffer.v(7) " "Info (10499): HDL info at from_pos_half_cycle_buffer.v(7): see declaration for object \"dout\"" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmult " "Info: Elaborating entity \"transmult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "transmult.bdf" "inst2" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 304 248 448 560 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register output_register:inst1 " "Info: Elaborating entity \"output_register\" for hierarchy \"output_register:inst1\"" {  } { { "transmult.bdf" "inst1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 1640 1832 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:mac1 " "Info: Elaborating entity \"mac\" for hierarchy \"mac:mac1\"" {  } { { "transmult.bdf" "mac1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 1104 1304 32 "mac1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback_gate mac:mac1\|feedback_gate:inst1 " "Info: Elaborating entity \"feedback_gate\" for hierarchy \"mac:mac1\|feedback_gate:inst1\"" {  } { { "mac.bdf" "inst1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 72 792 968 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 mac:mac1\|adder1:inst2 " "Info: Elaborating entity \"adder1\" for hierarchy \"mac:mac1\|adder1:inst2\"" {  } { { "mac.bdf" "inst2" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 48 552 712 144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder1.v" "lpm_add_sub_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfilter mac:mac1\|dcfilter:inst3 " "Info: Elaborating entity \"dcfilter\" for hierarchy \"mac:mac1\|dcfilter:inst3\"" {  } { { "mac.bdf" "inst3" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 56 352 528 152 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1 mac:mac1\|mult1:inst " "Info: Elaborating entity \"mult1\" for hierarchy \"mac:mac1\|mult1:inst\"" {  } { { "mac.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 32 160 328 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult1.v" "lpm_mult_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Info: Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Info: Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Info: Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o0n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o0n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o0n " "Info: Found entity 1: mult_o0n" {  } { { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_o0n mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated " "Info: Elaborating entity \"mult_o0n\" for hierarchy \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_input_selector mac_input_selector:inst11 " "Info: Elaborating entity \"mac_input_selector\" for hierarchy \"mac_input_selector:inst11\"" {  } { { "transmult.bdf" "inst11" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 648 840 224 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX mac_input_selector:inst11\|REG_MUX:mac1_input_a " "Info: Elaborating entity \"REG_MUX\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\"" {  } { { "mac_input_selector.bdf" "mac1_input_a" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac_input_selector.bdf" { { -376 360 504 -136 "mac1_input_a" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\"" {  } { { "REG_MUX.v" "lpm_mux_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\"" {  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 12 " "Info: Parameter \"lpm_size\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ugc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ugc " "Info: Found entity 1: mux_ugc" {  } { { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ugc mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated " "Info: Elaborating entity \"mux_ugc\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_register matrix_register:inst " "Info: Elaborating entity \"matrix_register\" for hierarchy \"matrix_register:inst\"" {  } { { "transmult.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 336 504 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit matrix_register:inst\|reg8bit:a11 " "Info: Elaborating entity \"reg8bit\" for hierarchy \"matrix_register:inst\|reg8bit:a11\"" {  } { { "matrix_register.v" "a11" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/matrix_register.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_pos_half_cycle_buffer from_pos_half_cycle_buffer:inst3 " "Info: Elaborating entity \"from_pos_half_cycle_buffer\" for hierarchy \"from_pos_half_cycle_buffer:inst3\"" {  } { { "transmult.bdf" "inst3" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 192 1248 1392 288 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "292 " "Info: Ignored 292 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "292 " "Info: Ignored 292 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "220 " "Info: Ignored 220 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "220 " "Info: Ignored 220 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.map.smsg " "Info: Generated suppressed messages file C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1113 " "Info: Implemented 1113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1055 " "Info: Implemented 1055 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 11:53:14 2016 " "Info: Processing ended: Mon Dec 05 11:53:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
