Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr  1 12:03:11 2022
| Host         : sohun-XPS-13 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
| Design       : top_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 334
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| LUTLP-1   | Critical Warning | Combinatorial Loop Alert                                          | 64         |
| DPIP-1    | Warning          | Input pipelining                                                  | 71         |
| DPOP-1    | Warning          | PREG Output pipelining                                            | 58         |
| DPOP-2    | Warning          | MREG Output pipelining                                            | 36         |
| DPREG-4   | Warning          | DSP48E1_PregDynOpmodeZmuxP:                                       | 5          |
| REQP-1839 | Warning          | RAMB36 async control check                                        | 8          |
| AVAL-4    | Advisory         | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 67         |
| AVAL-5    | Advisory         | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 21         |
| REQP-181  | Advisory         | writefirst                                                        | 2          |
| REQP-1725 | Advisory         | DSP_Abus_sign_bit_alert                                           | 2          |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[0]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[0]_INST_0.
Related violations: <none>

LUTLP-1#2 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[10]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[10]_INST_0.
Related violations: <none>

LUTLP-1#3 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[11]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[11]_INST_0.
Related violations: <none>

LUTLP-1#4 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[12]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[12]_INST_0.
Related violations: <none>

LUTLP-1#5 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[13]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[13]_INST_0.
Related violations: <none>

LUTLP-1#6 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[14]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[14]_INST_0.
Related violations: <none>

LUTLP-1#7 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[15]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[15]_INST_0.
Related violations: <none>

LUTLP-1#8 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[16]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[16]_INST_0.
Related violations: <none>

LUTLP-1#9 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[17]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[17]_INST_0.
Related violations: <none>

LUTLP-1#10 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[18]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[18]_INST_0.
Related violations: <none>

LUTLP-1#11 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[19]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[19]_INST_0.
Related violations: <none>

LUTLP-1#12 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[1]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[1]_INST_0.
Related violations: <none>

LUTLP-1#13 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[20]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[20]_INST_0.
Related violations: <none>

LUTLP-1#14 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[21]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[21]_INST_0.
Related violations: <none>

LUTLP-1#15 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[22]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[22]_INST_0.
Related violations: <none>

LUTLP-1#16 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[23]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[23]_INST_0.
Related violations: <none>

LUTLP-1#17 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[24]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[24]_INST_0.
Related violations: <none>

LUTLP-1#18 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[25]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[25]_INST_0.
Related violations: <none>

LUTLP-1#19 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[26]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[26]_INST_0.
Related violations: <none>

LUTLP-1#20 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[27]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[27]_INST_0.
Related violations: <none>

LUTLP-1#21 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[28]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[28]_INST_0.
Related violations: <none>

LUTLP-1#22 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[29]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[29]_INST_0.
Related violations: <none>

LUTLP-1#23 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[2]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[2]_INST_0.
Related violations: <none>

LUTLP-1#24 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[30]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[30]_INST_0.
Related violations: <none>

LUTLP-1#25 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[31]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[31]_INST_0.
Related violations: <none>

LUTLP-1#26 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[3]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[3]_INST_0.
Related violations: <none>

LUTLP-1#27 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[4]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[4]_INST_0.
Related violations: <none>

LUTLP-1#28 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[5]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[5]_INST_0.
Related violations: <none>

LUTLP-1#29 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[6]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[6]_INST_0.
Related violations: <none>

LUTLP-1#30 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[7]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[7]_INST_0.
Related violations: <none>

LUTLP-1#31 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[8]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[8]_INST_0.
Related violations: <none>

LUTLP-1#32 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[9]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/V_o[9]_INST_0.
Related violations: <none>

LUTLP-1#33 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[0]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[0]_INST_0.
Related violations: <none>

LUTLP-1#34 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[10]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[10]_INST_0.
Related violations: <none>

LUTLP-1#35 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[11]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[11]_INST_0.
Related violations: <none>

LUTLP-1#36 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[12]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[12]_INST_0.
Related violations: <none>

LUTLP-1#37 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[13]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[13]_INST_0.
Related violations: <none>

LUTLP-1#38 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[14]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[14]_INST_0.
Related violations: <none>

LUTLP-1#39 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[15]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[15]_INST_0.
Related violations: <none>

LUTLP-1#40 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[16]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[16]_INST_0.
Related violations: <none>

LUTLP-1#41 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[17]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[17]_INST_0.
Related violations: <none>

LUTLP-1#42 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[18]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[18]_INST_0.
Related violations: <none>

LUTLP-1#43 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[19]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[19]_INST_0.
Related violations: <none>

LUTLP-1#44 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[1]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[1]_INST_0.
Related violations: <none>

LUTLP-1#45 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[20]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[20]_INST_0.
Related violations: <none>

LUTLP-1#46 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[21]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[21]_INST_0.
Related violations: <none>

LUTLP-1#47 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[22]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[22]_INST_0.
Related violations: <none>

LUTLP-1#48 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[23]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[23]_INST_0.
Related violations: <none>

LUTLP-1#49 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[24]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[24]_INST_0.
Related violations: <none>

LUTLP-1#50 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[25]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[25]_INST_0.
Related violations: <none>

LUTLP-1#51 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[26]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[26]_INST_0.
Related violations: <none>

LUTLP-1#52 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[27]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[27]_INST_0.
Related violations: <none>

LUTLP-1#53 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[28]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[28]_INST_0.
Related violations: <none>

LUTLP-1#54 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[29]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[29]_INST_0.
Related violations: <none>

LUTLP-1#55 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[2]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[2]_INST_0.
Related violations: <none>

LUTLP-1#56 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[30]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[30]_INST_0.
Related violations: <none>

LUTLP-1#57 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[31]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[31]_INST_0.
Related violations: <none>

LUTLP-1#58 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[3]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[3]_INST_0.
Related violations: <none>

LUTLP-1#59 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[4]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[4]_INST_0.
Related violations: <none>

LUTLP-1#60 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[5]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[5]_INST_0.
Related violations: <none>

LUTLP-1#61 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[6]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[6]_INST_0.
Related violations: <none>

LUTLP-1#62 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[7]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[7]_INST_0.
Related violations: <none>

LUTLP-1#63 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[8]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[8]_INST_0.
Related violations: <none>

LUTLP-1#64 Critical Warning
Combinatorial Loop Alert  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[9]. Please evaluate your design. The cells in the loop are: top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/MorrisLecar_ap_fptrunc_0_no_dsp_64_u/W_o[9]_INST_0.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mac_muladd_16ns_16s_19s_31_4_1_U5/MorrisLecar_mac_muladd_16ns_16s_19s_31_4_1_DSP48_0_U/p_reg_reg input top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mac_muladd_16ns_16s_19s_31_4_1_U5/MorrisLecar_mac_muladd_16ns_16s_19s_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mac_muladd_16ns_16s_19s_31_4_1_U5/MorrisLecar_mac_muladd_16ns_16s_19s_31_4_1_DSP48_0_U/p_reg_reg input top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mac_muladd_16ns_16s_19s_31_4_1_U5/MorrisLecar_mac_muladd_16ns_16s_19s_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0 output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1 output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0 output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1 output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/tmp_product output top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0 output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0 output top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__0 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__1 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/buff0_reg multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__0 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__1 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1 multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_36ns_43ns_79_3_1_U2/MorrisLecar_mul_36ns_43ns_79_3_1_Multiplier_1_U/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/buff0_reg multiplier stage top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_71s_13s_71_5_1_U1/MorrisLecar_mul_71s_13s_71_5_1_Multiplier_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/p_reg multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0 multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/mul_34s_34s_34_2_1_U44/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/p_reg multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0 multiplier stage top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/mul_34s_34s_34_2_1_U39/MorrisLecar_mul_34s_34s_34_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#2 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#3 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#4 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#5 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7] (net: top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#65 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#66 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#67 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#19 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#20 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#21 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/faddfsub_32ns_32ns_32_5_full_dsp_1_U24/MorrisLecar_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


