rpl|fcntl DUM,push|r12|	|push|rbp|	|mov|ebp|edi|	|push|rbx|	|sub|rsp|const_4|	|mov|rax|qword|ptr|fs:const_13|	|mov|qword|ptr|rsp|+|const_10|rax|	|xor|eax|eax|	|lea|rax|rsp|+|const_12|	|test|esi|esi|	|mov|qword|ptr|rsp|+|const_11|rdx|	|mov|qword|ptr|rsp|+|const_5|rcx|	|mov|qword|ptr|rsp|+|const_14|r8|	|mov|qword|ptr|rsp|+|8|rax|	|lea|rax|rsp|+|const_0|	|mov|qword|ptr|rsp|+|const_1|r9|	|mov|dword|ptr|rsp|const_9|	|mov|qword|ptr|rsp|+|const_9|rax|	|je|const_8|	|mov|rax|qword|ptr|rsp|+|const_9|	|xor|esi|esi|	|mov|edx|dword|ptr|rax|+|const_9|	|xor|eax|eax|	|call|const_7|	|mov|ebx|eax|	|jmp|const_2|	|mov|rcx|qword|ptr|rsp|+|const_10|	|xor|rcx|qword|ptr|fs:const_13|	|mov|eax|ebx|	|jne|const_6|	|CONS|<Bool|__eq__|Extract|31|0|reg_rsi|const_3|>	,DUM
rpl|fcntl DUM,push|r12|	|push|rbp|	|mov|ebp|edi|	|push|rbx|	|sub|rsp|const_4|	|mov|rax|qword|ptr|fs:const_13|	|mov|qword|ptr|rsp|+|const_10|rax|	|xor|eax|eax|	|lea|rax|rsp|+|const_12|	|test|esi|esi|	|mov|qword|ptr|rsp|+|const_11|rdx|	|mov|qword|ptr|rsp|+|const_5|rcx|	|mov|qword|ptr|rsp|+|const_14|r8|	|mov|qword|ptr|rsp|+|8|rax|	|lea|rax|rsp|+|const_0|	|mov|qword|ptr|rsp|+|const_1|r9|	|mov|dword|ptr|rsp|const_9|	|mov|qword|ptr|rsp|+|const_9|rax|	|je|const_8|	|cmp|esi|const_18|	|jne|const_15|	|mov|rax|qword|ptr|rsp|+|const_9|	|cmp|dword|ptr|rip|+|const_17|0|	|mov|dword|ptr|rsp|const_10|	|mov|r12d|dword|ptr|rax|+|const_9|	|mov|edx|r12d|	|js|const_16|	|xor|eax|eax|	|mov|esi|const_18|	|call|const_7|	|CONS|<Bool|__ne__|Extract|31|0|reg_rsi|const_3|>	|<Bool|__eq__|Extract|31|0|reg_rsi|const_18|>	,DUM
rpl|fcntl DUM,push|r12|	|push|rbp|	|mov|ebp|edi|	|push|rbx|	|sub|rsp|const_4|	|mov|rax|qword|ptr|fs:const_13|	|mov|qword|ptr|rsp|+|const_10|rax|	|xor|eax|eax|	|lea|rax|rsp|+|const_12|	|test|esi|esi|	|mov|qword|ptr|rsp|+|const_11|rdx|	|mov|qword|ptr|rsp|+|const_5|rcx|	|mov|qword|ptr|rsp|+|const_14|r8|	|mov|qword|ptr|rsp|+|8|rax|	|lea|rax|rsp|+|const_0|	|mov|qword|ptr|rsp|+|const_1|r9|	|mov|dword|ptr|rsp|const_9|	|mov|qword|ptr|rsp|+|const_9|rax|	|je|const_8|	|cmp|esi|const_18|	|jne|const_15|	|cmp|esi|const_20|	|je|const_19|	|mov|edi|ebp|	|xor|eax|eax|	|call|const_7|	|CONS|<Bool|__ne__|Extract|31|0|reg_rsi|const_3|>	|<Bool|__ne__|Extract|31|0|reg_rsi|const_18|>	|<Bool|__eq__|Extract|31|0|reg_rsi|const_20|>	,DUM
rpl|fcntl DUM,push|r12|	|push|rbp|	|mov|ebp|edi|	|push|rbx|	|sub|rsp|const_4|	|mov|rax|qword|ptr|fs:const_13|	|mov|qword|ptr|rsp|+|const_10|rax|	|xor|eax|eax|	|lea|rax|rsp|+|const_12|	|test|esi|esi|	|mov|qword|ptr|rsp|+|const_11|rdx|	|mov|qword|ptr|rsp|+|const_5|rcx|	|mov|qword|ptr|rsp|+|const_14|r8|	|mov|qword|ptr|rsp|+|8|rax|	|lea|rax|rsp|+|const_0|	|mov|qword|ptr|rsp|+|const_1|r9|	|mov|dword|ptr|rsp|const_9|	|mov|qword|ptr|rsp|+|const_9|rax|	|je|const_8|	|cmp|esi|const_18|	|jne|const_15|	|cmp|esi|const_20|	|je|const_19|	|jg|const_21|	|CONS|<Bool|__ne__|Extract|31|0|reg_rsi|const_3|>	|<Bool|__ne__|Extract|31|0|reg_rsi|const_18|>	|<Bool|__ne__|Extract|31|0|reg_rsi|const_20|>	|<Bool|__ne__|__or__|__xor__|Extract|31|31|__sub__|Extract|31|0|reg_rsi|const_20|__and__|Extract|31|31|reg_rsi|__xor__|Extract|31|31|reg_rsi|Extract|31|31|__sub__|Extract|31|0|<...>|const_20|If|__eq__|__sub__|Extract|31|0|reg_rsi|const_20|const_3|1|0|0|>	,DUM
rpl|fcntl DUM,push|r12|	|push|rbp|	|mov|ebp|edi|	|push|rbx|	|sub|rsp|const_4|	|mov|rax|qword|ptr|fs:const_13|	|mov|qword|ptr|rsp|+|const_10|rax|	|xor|eax|eax|	|lea|rax|rsp|+|const_12|	|test|esi|esi|	|mov|qword|ptr|rsp|+|const_11|rdx|	|mov|qword|ptr|rsp|+|const_5|rcx|	|mov|qword|ptr|rsp|+|const_14|r8|	|mov|qword|ptr|rsp|+|8|rax|	|lea|rax|rsp|+|const_0|	|mov|qword|ptr|rsp|+|const_1|r9|	|mov|dword|ptr|rsp|const_9|	|mov|qword|ptr|rsp|+|const_9|rax|	|je|const_8|	|cmp|esi|const_18|	|jne|const_15|	|cmp|esi|const_20|	|je|const_19|	|jg|const_21|	|CONS|<Bool|__ne__|Extract|31|0|reg_rsi|const_3|>	|<Bool|__ne__|Extract|31|0|reg_rsi|const_18|>	|<Bool|__ne__|Extract|31|0|reg_rsi|const_20|>	|<Bool|__eq__|__or__|__xor__|Extract|31|31|__sub__|Extract|31|0|reg_rsi|const_20|__and__|Extract|31|31|reg_rsi|__xor__|Extract|31|31|reg_rsi|Extract|31|31|__sub__|Extract|31|0|<...>|const_20|If|__eq__|__sub__|Extract|31|0|reg_rsi|const_20|const_3|1|0|0|>	,DUM
