Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 15 19:55:10 2018
| Host         : ece07 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.989        0.000                      0                  384        0.150        0.000                      0                  384        3.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.989        0.000                      0                  384        0.150        0.000                      0                  384        3.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/paddle1_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/r_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.386ns (47.903%)  route 2.595ns (52.097%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.755     5.423    design_1_i/controller_0/U0/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  design_1_i/controller_0/U0/paddle1_y_reg[3]/Q
                         net (fo=5, routed)           0.705     6.584    design_1_i/controller_0/U0/paddle1_y[3]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.221 r  design_1_i/controller_0/U0/r_sig2_carry_i_9/CO[3]
                         net (fo=2, routed)           0.939     8.160    design_1_i/controller_0/U0/r_sig2_carry_i_9_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.284 r  design_1_i/controller_0/U0/r_sig2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/controller_0/U0/r_sig2_carry_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.685 r  design_1_i/controller_0/U0/r_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/controller_0/U0/r_sig2_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.956 r  design_1_i/controller_0/U0/r_sig2_carry__0/CO[0]
                         net (fo=1, routed)           0.656     9.612    design_1_i/controller_0/U0/r_sig2__4
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.373     9.985 r  design_1_i/controller_0/U0/r_sig[4]_i_3/O
                         net (fo=1, routed)           0.295    10.280    design_1_i/controller_0/U0/r_sig[4]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.404 r  design_1_i/controller_0/U0/r_sig[4]_i_1/O
                         net (fo=1, routed)           0.000    10.404    design_1_i/controller_0/U0/r_sig[4]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  design_1_i/controller_0/U0/r_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.579    12.971    design_1_i/controller_0/U0/clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/controller_0/U0/r_sig_reg[4]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    13.393    design_1_i/controller_0/U0/r_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.966ns (24.343%)  route 3.002ns (75.657%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.756     5.424    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/Q
                         net (fo=12, routed)          1.137     6.980    design_1_i/vga_ctrl_0/U0/hcount[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.279 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.567     7.847    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.971 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.470     8.441    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.565 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.828     9.393    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X41Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.580    12.972    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    12.899    design_1_i/vga_ctrl_0/U0/hCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.024%)  route 2.997ns (80.976%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.757     5.425    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/Q
                         net (fo=17, routed)          1.178     7.059    design_1_i/pixel_pusher_0/U0/vcount[0]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.183 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.263     7.446    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.570 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.556     9.126    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.557    12.948    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.277    13.225    
                         clock uncertainty           -0.035    13.190    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    12.666    design_1_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.024%)  route 2.997ns (80.976%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.757     5.425    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/Q
                         net (fo=17, routed)          1.178     7.059    design_1_i/pixel_pusher_0/U0/vcount[0]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.183 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.263     7.446    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.570 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.556     9.126    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.557    12.948    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[0]/C
                         clock pessimism              0.277    13.225    
                         clock uncertainty           -0.035    13.190    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    12.666    design_1_i/pixel_pusher_0/U0/R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.024%)  route 2.997ns (80.976%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.757     5.425    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/Q
                         net (fo=17, routed)          1.178     7.059    design_1_i/pixel_pusher_0/U0/vcount[0]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.183 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.263     7.446    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.570 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.556     9.126    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.557    12.948    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[1]/C
                         clock pessimism              0.277    13.225    
                         clock uncertainty           -0.035    13.190    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    12.666    design_1_i/pixel_pusher_0/U0/R_reg[1]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.704ns (19.024%)  route 2.997ns (80.976%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.757     5.425    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/Q
                         net (fo=17, routed)          1.178     7.059    design_1_i/pixel_pusher_0/U0/vcount[0]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.183 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.263     7.446    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.570 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.556     9.126    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.557    12.948    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[2]/C
                         clock pessimism              0.277    13.225    
                         clock uncertainty           -0.035    13.190    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    12.666    design_1_i/pixel_pusher_0/U0/R_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.966ns (25.043%)  route 2.891ns (74.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.756     5.424    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/Q
                         net (fo=12, routed)          1.137     6.980    design_1_i/vga_ctrl_0/U0/hcount[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.279 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.567     7.847    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.971 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.470     8.441    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.565 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.717     9.282    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.580    12.972    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[0]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.899    design_1_i/vga_ctrl_0/U0/hCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.966ns (25.043%)  route 2.891ns (74.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.756     5.424    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/Q
                         net (fo=12, routed)          1.137     6.980    design_1_i/vga_ctrl_0/U0/hcount[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.279 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.567     7.847    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.971 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.470     8.441    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.565 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.717     9.282    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.580    12.972    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[5]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.899    design_1_i/vga_ctrl_0/U0/hCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.966ns (25.043%)  route 2.891ns (74.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.756     5.424    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/Q
                         net (fo=12, routed)          1.137     6.980    design_1_i/vga_ctrl_0/U0/hcount[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.279 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.567     7.847    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.971 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.470     8.441    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.565 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.717     9.282    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.580    12.972    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.899    design_1_i/vga_ctrl_0/U0/hCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.966ns (25.043%)  route 2.891ns (74.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.756     5.424    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[2]/Q
                         net (fo=12, routed)          1.137     6.980    design_1_i/vga_ctrl_0/U0/hcount[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.279 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.567     7.847    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     7.971 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.470     8.441    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.565 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.717     9.282    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.580    12.972    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.899    design_1_i/vga_ctrl_0/U0/hCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[8]__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.592     1.504    design_1_i/controller_0/U0/clk
    SLICE_X39Y45         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/Q
                         net (fo=5, routed)           0.079     1.724    design_1_i/controller_0/U0/paddle2_y[8]
    SLICE_X39Y45         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.861     2.020    design_1_i/controller_0/U0/clk
    SLICE_X39Y45         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
                         clock pessimism             -0.516     1.504    
    SLICE_X39Y45         FDSE (Hold_fdse_C_D)         0.070     1.574    design_1_i/controller_0/U0/paddle2_y_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle1_y_reg[8]__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.565     1.477    design_1_i/controller_0/U0/clk
    SLICE_X35Y46         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/Q
                         net (fo=5, routed)           0.079     1.697    design_1_i/controller_0/U0/paddle1_y[8]
    SLICE_X35Y46         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.834     1.993    design_1_i/controller_0/U0/clk
    SLICE_X35Y46         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y46         FDSE (Hold_fdse_C_D)         0.070     1.547    design_1_i/controller_0/U0/paddle1_y_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/buttreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_3/U0/buttreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.502    design_1_i/debounce_3/U0/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/debounce_3/U0/buttreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.755    design_1_i/debounce_3/U0/p_0_in[1]
    SLICE_X43Y36         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.858     2.017    design_1_i/debounce_3/U0/clk
    SLICE_X43Y36         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.070     1.587    design_1_i/debounce_3/U0/buttreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/g_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.247ns (42.576%)  route 0.333ns (57.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.501    design_1_i/clock_div_25_0/U0/clock
    SLICE_X42Y51         FDRE                                         r  design_1_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  design_1_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=33, routed)          0.333     1.982    design_1_i/controller_0/U0/en
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.099     2.081 r  design_1_i/controller_0/U0/g_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     2.081    design_1_i/controller_0/U0/g_sig[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  design_1_i/controller_0/U0/g_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.023    design_1_i/controller_0/U0/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/controller_0/U0/g_sig_reg[0]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120     1.896    design_1_i/controller_0/U0/g_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/clock_div_25_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clock_div_25_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.501    design_1_i/clock_div_25_0/U0/clock
    SLICE_X42Y51         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     1.649 f  design_1_i/clock_div_25_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           0.071     1.720    design_1_i/clock_div_25_0/U0/count[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.818 r  design_1_i/clock_div_25_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    design_1_i/clock_div_25_0/U0/count[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     2.018    design_1_i/clock_div_25_0/U0/clock
    SLICE_X42Y51         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[0]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.622    design_1_i/clock_div_25_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/g_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.933%)  route 0.366ns (69.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.507    design_1_i/controller_0/U0/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/controller_0/U0/g_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  design_1_i/controller_0/U0/g_sig_reg[0]/Q
                         net (fo=7, routed)           0.366     2.037    design_1_i/pixel_pusher_0/U0/g_in[0]
    SLICE_X43Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.011    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X43Y65         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[0]/C
                         clock pessimism             -0.247     1.764    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070     1.834    design_1_i/pixel_pusher_0/U0/G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/r_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.914%)  route 0.383ns (73.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/controller_0/U0/clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/controller_0/U0/r_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/controller_0/U0/r_sig_reg[4]/Q
                         net (fo=6, routed)           0.383     2.029    design_1_i/pixel_pusher_0/U0/r_in[3]
    SLICE_X42Y63         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     2.012    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/pixel_pusher_0/U0/R_reg[3]/C
                         clock pessimism             -0.247     1.765    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.059     1.824    design_1_i/pixel_pusher_0/U0/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.244%)  route 0.145ns (43.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.594     1.506    design_1_i/debounce_3/U0/clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/debounce_3/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/debounce_3/U0/dbnc_out_reg/Q
                         net (fo=5, routed)           0.145     1.791    design_1_i/controller_0/U0/btn_up2
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.836 r  design_1_i/controller_0/U0/paddle2_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    design_1_i/controller_0/U0/paddle2_y[3]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.022    design_1_i/controller_0/U0/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091     1.613    design_1_i/controller_0/U0/paddle2_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/g_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.028%)  route 0.140ns (45.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.507    design_1_i/controller_0/U0/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/controller_0/U0/g_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  design_1_i/controller_0/U0/g_sig_reg[0]/Q
                         net (fo=7, routed)           0.140     1.810    design_1_i/pixel_pusher_0/U0/g_in[1]
    SLICE_X42Y47         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.023    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y47         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.059     1.582    design_1_i/pixel_pusher_0/U0/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.913%)  route 0.153ns (45.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.507    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/Q
                         net (fo=11, routed)          0.153     1.800    design_1_i/vga_ctrl_0/U0/hcount[6]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  design_1_i/vga_ctrl_0/U0/hCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/vga_ctrl_0/U0/plusOp[7]
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.023    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092     1.615    design_1_i/vga_ctrl_0/U0/hCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y48    design_1_i/controller_0/U0/r_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y35    design_1_i/debounce_0/U0/buttreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y36    design_1_i/debounce_0/U0/buttreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y40    design_1_i/debounce_0/U0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y40    design_1_i/debounce_0/U0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    design_1_i/debounce_1/U0/buttreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y40    design_1_i/debounce_1/U0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y40    design_1_i/debounce_1/U0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y40    design_1_i/debounce_1/U0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y41    design_1_i/debounce_1/U0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y41    design_1_i/debounce_1/U0/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    design_1_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y48    design_1_i/controller_0/U0/r_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    design_1_i/debounce_0/U0/buttreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    design_1_i/debounce_0/U0/buttreg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    design_1_i/debounce_0/U0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    design_1_i/debounce_0/U0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    design_1_i/debounce_0/U0/count_reg[18]/C



