<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>
time_elapsed: 0.092s
ram usage: 11600 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:10</a>: Unsupported: Ignoring delay on this delayed statement.
#(20 * p1) $finish;
^
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:12</a>: Unsupported: Ignoring delay on this delayed statement.
always #p1 clock = ~clock;
       ^
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:13</a>: Unsupported: Ignoring delay on this delayed statement.
always #p2 data = ~data;
       ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:6</a>: Cannot find file containing module: &#39;d_edge_ff&#39;
d_edge_ff #p3 d_inst (q, clock, data);
^~~~~~~~~
        ... Looked in:
             /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/d_edge_ff
             /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/d_edge_ff.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/d_edge_ff.sv
             d_edge_ff
             d_edge_ff.v
             d_edge_ff.sv
             obj_dir/d_edge_ff
             obj_dir/d_edge_ff.v
             obj_dir/d_edge_ff.sv
%Error: Exiting due to 1 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>