VGA_source_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_clk_wiz_0_0/VGA_source_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_clk_wiz_0_0/VGA_source_clk_wiz_0_0.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_c_counter_binary_0_0/sim/VGA_source_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_proc_sys_reset_0_0/sim/VGA_source_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_v_tc_0_0/sim/VGA_source_v_tc_0_0.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_mux_video_0_0.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_mux_video_0_0/sim/VGA_source_mux_video_0_0.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_v_axi4s_vid_out_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_v_axi4s_vid_out_0_0/sim/VGA_source_v_axi4s_vid_out_0_0.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_v_tc_0_1.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_v_tc_0_1/sim/VGA_source_v_tc_0_1.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_proc_sys_reset_0_1/sim/VGA_source_proc_sys_reset_0_1.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_v_vid_in_axi4s_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_v_vid_in_axi4s_0_0/sim/VGA_source_v_vid_in_axi4s_0_0.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_xlconstant_0_0/sim/VGA_source_xlconstant_0_0.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_VDD_0.v,verilog,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_VDD_0/sim/VGA_source_VDD_0.v,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
interface_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ipshared/bab2/hdl/interface_v1_0.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source_interface_0_3.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/ip/VGA_source_interface_0_3/sim/VGA_source_interface_0_3.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
VGA_source.vhd,vhdl,xil_defaultlib,../../../bd/VGA_source/sim/VGA_source.vhd,incdir="$ref_dir/../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"incdir="../../../../TP_Videochain.srcs/sources_1/bd/VGA_source/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
