// Copyright 2015 Sven van der Meer <vdmeer.sven@mykolab.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// 
//     http://www.apache.org/licenses/LICENSE-2.0
// 
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//

//
// Collection of acronyms.
//
// @author     Sven van der Meer &lt;vdmeer.sven@mykolab.com&gt;
// @version    v0.0.1 build 151209 (09-Dec-15)
//
//

[
  {"short":"ALU", "long":"Arithmetic and Logic Unit"},
  {"short":"ATC", "long":"Address Translation Cache"},
  {"short":"BHT", "long":"Branch History Table"},
  {"short":"BPU", "long":"Branch Prediction Unit", "key":"BPU1"},
  {"short":"BPU", "long":"Branch Processing Unit", "key":"BPU2"},
  {"short":"BTB", "long":"Branch Target Buffer"},
  {"short":"BTLB", "long":"Block Translation Look-aside Buffer"},
  {"short":"CBGA", "long":"Ceramic Ball and Grid Array"},
  {"short":"CLIW", "long":"Configurable Long Instruction Word"},
  {"short":"COS", "long":"Clip On Socket"},
  {"short":"CPGA", "long":"Ceramic Pin Grid Array"},
  {"short":"CPU", "long":"Central Processing Unit"},
  {"short":"CPUID", "long":"Central Processing Unit IDentifier"},
  {"short":"DSDC", "long":"Data Segment Descriptor Cache"},
  {"short":"D-VID", "long":"Dynamic - Voltage IDentification"},
  {"short":"EA", "long":"Effective Address"},
  {"short":"EBGA", "long":"Enhanced Ball Grid Array"},
  {"short":"ECC", "long":"Error Correction Circuit"},
  {"short":"EIEIO", "long":"Enforce In-order Execution of Input/Output"},
  {"short":"EPIC", "long":"Explicit Parallelism Instruction Computing"},
  {"short":"ESDC", "long":"Extra Segment Descriptor Cache"},
  {"short":"FC-PGA", "long":"Flip Chip Pin Grid Array"},
  {"short":"FLOPS", "long":"FLoating-point Operations Per Second"},
  {"short":"FPBGA", "long":"Fine Pitch Ball Grid Array"},
  {"short":"FPU", "long":"Floating Point Unit"},
  {"short":"FRF", "long":"Floatingpoint Register File"},
  {"short":"FXU", "long":"FiXed point Unit"},
  {"short":"GFLOPS", "long":"Giga FLoating-point Operations Per Second"},
  {"short":"GIPS", "long":"Giga Instructions Per Second"},
  {"short":"GPR", "long":"General Purpose Register"},
  {"short":"HT", "long":"Hyper-Threading"},
  {"short":"HTC", "long":"Hardware Thermal Controller"},
  {"short":"ICU", "long":"Instruction Cache Unit"},
  {"short":"IDTRC", "long":"Interrupt Descriptor Table Register Cache"},
  {"short":"IFP", "long":"Instruction Fetch Pipeline"},
  {"short":"IHS", "long":"Integrated Heat Spreader"},
  {"short":"ILP", "long":"Instruction Level Parallelism"},
  {"short":"IPI", "long":"Inter-Processor Interrupt"},
  {"short":"ISA", "long":"Instruction Set Architecture"},
  {"short":"IU", "long":"Integer Unit"},
  {"short":"JTB", "long":"Jump Trace Buffer"},
  {"short":"LDT", "long":"Local Descriptor Table"},
  {"short":"LDTRC", "long":"Local Descriptor Table Register Cache"},
  {"short":"LIW", "long":"Long Instruction Word"},
  {"short":"MCM", "long":"MultiChip Module"},
  {"short":"MFLOPS", "long":"Million FLoating-point Operations Per Second"},
  {"short":"MIMD", "long":"Multiple Instruction [stream], Multiple Data [stream]"},
  {"short":"MIPS", "long":"Million Instructions Per Second"},
  {"short":"MISD", "long":"Multiple Instruction [stream], Single Data [stream]"},
  {"short":"MMX", "long":"MultiMedia eXtensions"},
  {"short":"MTRR", "long":"Memory Type Range Register"},
  {"short":"MVI", "long":"Motion Video Instructions"},
  {"short":"NCL", "long":"Null Convention Logic"},
  {"short":"NSP", "long":"Native Signal Processing"},
  {"short":"OBGA", "long":"Organic Ball Grid Array"},
  {"short":"OEP", "long":"Operand Execution Pipelines"},
  {"short":"OOO", "long":"Out Of Order"},
  {"short":"OPS", "long":"Operations Per Second"},
  {"short":"PCR", "long":"Processor Configuration Register"},
  {"short":"PGA", "long":"Pin Grid Array"},
  {"short":"PM", "long":"Protected Mode"},
  {"short":"POEP", "long":"Primary Operand Execution Pipeline"},
  {"short":"PPGA", "long":"Plastic Pin Grid Array"},
  {"short":"PQFP", "long":"Plastic Quad Flat Package"},
  {"short":"RA", "long":" Real Address"},
  {"short":"RIP", "long":"Return Instruction Pointer"},
  {"short":"RISC", "long":"Reduced Instruction Set Code"},
  {"short":"RPP", "long":"Relative Processor Performance"},
  {"short":"SCU", "long":"System Control Unit"},
  {"short":"SDQ", "long":"Store Data Queue"},
  {"short":"SECC", "long":"Single Edge Connector Case"},
  {"short":"SFP", "long":"Saved Frame Pointer"},
  {"short":"SIMD", "long":"Single Instruction [stream], Multiple Data [stream]"},
  {"short":"SISD", "long":"Single Instruction [stream], Single Data [stream]"},
  {"short":"SMM", "long":"System Management Mode"},
  {"short":"SMT", "long":"Simultaneous MultiThreading"},
  {"short":"SQFP", "long":"Shrink Quad Flat Package"},
  {"short":"SSDC", "long":"Stack Segment Descriptor Cache"},
  {"short":"TCP", "long":"Tape Carrier Package"},
  {"short":"TDP", "long":"Thermal Design Power"},
  {"short":"TFLOPS", "long":"Tera FLoating-point Operations Per Second"},
  {"short":"TIM", "long":"Thermal Interface Material"},
  {"short":"TLB", "long":"Translation Lookaside Buffer"},
  {"short":"TLP", "long":"Thread Level Parallelism"},
  {"short":"TSSDC", "long":"Task State Segment Descriptor Cache"},
  {"short":"VID", "long":"Voltage IDentification"},
  {"short":"VLIW", "long":"Very Long Instruction Word"},
  {"short":"ZISC", "long":"Zero Instruction Set Computer"},

  {"short":"#dummy", "long":"#dummy"}
]
