--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programs\Xilinx_ISE_Design_Suite_v14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Traffic_lights.twx
Traffic_lights.ncd -o Traffic_lights.twr Traffic_lights.pcf -ucf
Traffic_lights.ucf

Design file:              Traffic_lights.ncd
Physical constraint file: Traffic_lights.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5462 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.756ns.
--------------------------------------------------------------------------------

Paths for end point d1/count_15 (SLICE_X19Y29.A4), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_8 (FF)
  Destination:          d1/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_8 to d1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.430   d1/count<13>
                                                       d1/count_8
    SLICE_X18Y26.A4      net (fanout=1)        0.678   d1/count<8>
    SLICE_X18Y26.COUT    Topcya                0.472   d1/count<11>
                                                       d1/count<8>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.A4      net (fanout=7)        0.755   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT81
                                                       d1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (2.084ns logic, 2.626ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_0 (FF)
  Destination:          d1/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.195 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_0 to d1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.476   d1/count<3>
                                                       d1/count_0
    SLICE_X18Y24.A5      net (fanout=1)        0.405   d1/count<0>
    SLICE_X18Y24.COUT    Topcya                0.472   d1/count<3>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_lut<0>_INV_0
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.COUT    Tbyp                  0.091   d1/count<7>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.A4      net (fanout=7)        0.755   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT81
                                                       d1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (2.312ns logic, 2.359ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_4 (FF)
  Destination:          d1/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_4 to d1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   d1/count<7>
                                                       d1/count_4
    SLICE_X18Y25.A5      net (fanout=1)        0.405   d1/count<4>
    SLICE_X18Y25.COUT    Topcya                0.472   d1/count<7>
                                                       d1/count<4>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.A4      net (fanout=7)        0.755   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT81
                                                       d1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (2.221ns logic, 2.356ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point d1/count_16 (SLICE_X19Y29.B5), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_8 (FF)
  Destination:          d1/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_8 to d1/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.430   d1/count<13>
                                                       d1/count_8
    SLICE_X18Y26.A4      net (fanout=1)        0.678   d1/count<8>
    SLICE_X18Y26.COUT    Topcya                0.472   d1/count<11>
                                                       d1/count<8>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.B5      net (fanout=7)        0.692   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT91
                                                       d1/count_16
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (2.084ns logic, 2.563ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_0 (FF)
  Destination:          d1/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.195 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_0 to d1/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.476   d1/count<3>
                                                       d1/count_0
    SLICE_X18Y24.A5      net (fanout=1)        0.405   d1/count<0>
    SLICE_X18Y24.COUT    Topcya                0.472   d1/count<3>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_lut<0>_INV_0
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.COUT    Tbyp                  0.091   d1/count<7>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.B5      net (fanout=7)        0.692   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT91
                                                       d1/count_16
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (2.312ns logic, 2.296ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_4 (FF)
  Destination:          d1/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_4 to d1/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   d1/count<7>
                                                       d1/count_4
    SLICE_X18Y25.A5      net (fanout=1)        0.405   d1/count<4>
    SLICE_X18Y25.COUT    Topcya                0.472   d1/count<7>
                                                       d1/count<4>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.B5      net (fanout=7)        0.692   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT91
                                                       d1/count_16
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (2.221ns logic, 2.293ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point d1/count_22 (SLICE_X19Y29.D5), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_8 (FF)
  Destination:          d1/count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_8 to d1/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.430   d1/count<13>
                                                       d1/count_8
    SLICE_X18Y26.A4      net (fanout=1)        0.678   d1/count<8>
    SLICE_X18Y26.COUT    Topcya                0.472   d1/count<11>
                                                       d1/count<8>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.D5      net (fanout=7)        0.691   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT161
                                                       d1/count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.084ns logic, 2.562ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_0 (FF)
  Destination:          d1/count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.195 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_0 to d1/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.476   d1/count<3>
                                                       d1/count_0
    SLICE_X18Y24.A5      net (fanout=1)        0.405   d1/count<0>
    SLICE_X18Y24.COUT    Topcya                0.472   d1/count<3>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_lut<0>_INV_0
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
    SLICE_X18Y25.COUT    Tbyp                  0.091   d1/count<7>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.D5      net (fanout=7)        0.691   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT161
                                                       d1/count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (2.312ns logic, 2.295ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/count_4 (FF)
  Destination:          d1/count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/count_4 to d1/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   d1/count<7>
                                                       d1/count_4
    SLICE_X18Y25.A5      net (fanout=1)        0.405   d1/count<4>
    SLICE_X18Y25.COUT    Topcya                0.472   d1/count<7>
                                                       d1/count<4>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
    SLICE_X18Y26.COUT    Tbyp                  0.091   d1/count<11>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<11>
    SLICE_X18Y27.COUT    Tbyp                  0.091   d1/count<14>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<15>
    SLICE_X18Y28.COUT    Tbyp                  0.091   d1/count<19>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<19>
    SLICE_X18Y29.COUT    Tbyp                  0.091   d1/count<20>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<23>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   d1/count<27>
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<27>
    SLICE_X17Y27.D1      net (fanout=4)        1.181   d1/count[100]_GND_2_o_add_2_OUT<25>
    SLICE_X17Y27.D       Tilo                  0.259   d1/count<13>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT61_SW0
    SLICE_X19Y29.D5      net (fanout=7)        0.691   N30
    SLICE_X19Y29.CLK     Tas                   0.373   d1/count<22>
                                                       d1/Mmux_count[100]_GND_2_o_mux_4_OUT161
                                                       d1/count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (2.221ns logic, 2.292ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d1/out_clk (SLICE_X19Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/out_clk (FF)
  Destination:          d1/out_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/out_clk to d1/out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.AQ      Tcko                  0.198   d1/out_clk
                                                       d1/out_clk
    SLICE_X19Y27.A6      net (fanout=2)        0.028   d1/out_clk
    SLICE_X19Y27.CLK     Tah         (-Th)    -0.215   d1/out_clk
                                                       d1/out_clk_rstpot
                                                       d1/out_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point d1/count_1 (SLICE_X18Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/count_1 (FF)
  Destination:          d1/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/count_1 to d1/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.200   d1/count<3>
                                                       d1/count_1
    SLICE_X18Y24.B5      net (fanout=1)        0.071   d1/count<1>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.234   d1/count<3>
                                                       d1/count<1>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<3>
                                                       d1/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point d1/count_5 (SLICE_X18Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/count_5 (FF)
  Destination:          d1/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/count_5 to d1/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.200   d1/count<7>
                                                       d1/count_5
    SLICE_X18Y25.B5      net (fanout=1)        0.071   d1/count<5>
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.234   d1/count<7>
                                                       d1/count<5>_rt
                                                       d1/Madd_count[100]_GND_2_o_add_2_OUT_cy<7>
                                                       d1/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: d1/count<28>/CLK
  Logical resource: d1/count_28/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: d1/count<3>/CLK
  Logical resource: d1/count_0/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5462 paths, 0 nets, and 173 connections

Design statistics:
   Minimum period:   4.756ns{1}   (Maximum frequency: 210.261MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 24 12:11:16 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



