-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_Cascade_HLS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC );
end;


architecture behav of FIR_Cascade_HLS is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FIR_Cascade_HLS_FIR_Cascade_HLS,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.890000,HLS_SYN_LAT=18,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5970,HLS_SYN_LUT=3103,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv13_199B : STD_LOGIC_VECTOR (12 downto 0) := "1100110011011";
    constant ap_const_lv13_B00 : STD_LOGIC_VECTOR (12 downto 0) := "0101100000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal mod_value1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_ZL21H_filter_FIR_dec_1_20_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_1_20_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mod_value2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_ZL21H_filter_FIR_dec_2_20_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_20_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_20_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_20_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_20_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y2_phase1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_20_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_20_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_20_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_20_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_20_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_21_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_21_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_21_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_2_21_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_21_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_21_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_21_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_2_21_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_1_20_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_1_20_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_1_21_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_dec_1_21_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_1_21_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL21H_filter_FIR_int_1_21_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal mod_value1_load_reg_1161 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal mod_value1_load_load_fu_752_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln28_fu_811_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mod_value2_load_load_fu_819_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mod_value2_load_reg_1199 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FIR_filter_fu_449_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp_reg_1230 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal shl_ln34_fu_979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal shl_ln42_fu_1093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln47_fu_1154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_read_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_0_0_val : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_coe_0_2_val : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_405_FIR_delays_write : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_405_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_FIR_filter_1_fu_419_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_419_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_419_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_1_fu_419_ap_ce : STD_LOGIC;
    signal grp_FIR_filter_3_fu_430_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_FIR_delays_read_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_FIR_delays_read_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_FIR_delays_read_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_FIR_delays_read_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_FIR_delays_write : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_3_fu_430_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_FIR_filter_2_fu_440_FIR_delays_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_FIR_delays_read_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_FIR_delays_read_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_FIR_delays_read_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_FIR_delays_write : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_FIR_filter_2_fu_440_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_FIR_filter_fu_449_ap_start : STD_LOGIC;
    signal grp_FIR_filter_fu_449_ap_done : STD_LOGIC;
    signal grp_FIR_filter_fu_449_ap_idle : STD_LOGIC;
    signal grp_FIR_filter_fu_449_ap_ready : STD_LOGIC;
    signal grp_FIR_filter_fu_449_x_n : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge2_in_in_in_reg_371 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge1_reg_380 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_397_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_reg_393 : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state47 : BOOLEAN;
    signal grp_FIR_filter_fu_449_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_NS_fsm_state12 : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal regslice_both_input_r_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FIR_Cascade_HLS_FIR_filter_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_28 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_coe_0_0_val : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_coe_0_2_val : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component FIR_Cascade_HLS_FIR_filter_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component FIR_Cascade_HLS_FIR_filter_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_read_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component FIR_Cascade_HLS_FIR_filter IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_n : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FIR_Cascade_HLS_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_FIR_filter_1_fu_405 : component FIR_Cascade_HLS_FIR_filter_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_1_fu_405_FIR_delays_read,
        FIR_delays_read_28 => grp_FIR_filter_1_fu_405_FIR_delays_read_28,
        FIR_coe_0_0_val => grp_FIR_filter_1_fu_405_FIR_coe_0_0_val,
        FIR_coe_0_2_val => grp_FIR_filter_1_fu_405_FIR_coe_0_2_val,
        FIR_delays_write => grp_FIR_filter_1_fu_405_FIR_delays_write,
        ap_return_0 => grp_FIR_filter_1_fu_405_ap_return_0,
        ap_return_1 => grp_FIR_filter_1_fu_405_ap_return_1,
        ap_return_2 => grp_FIR_filter_1_fu_405_ap_return_2,
        ap_ce => grp_FIR_filter_1_fu_405_ap_ce);

    grp_FIR_filter_1_fu_419 : component FIR_Cascade_HLS_FIR_filter_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => p_ZL21H_filter_FIR_int_1_21_0,
        FIR_delays_read_28 => p_ZL21H_filter_FIR_int_1_21_1,
        FIR_coe_0_0_val => ap_const_lv13_B00,
        FIR_coe_0_2_val => ap_const_lv13_199B,
        FIR_delays_write => y4,
        ap_return_0 => grp_FIR_filter_1_fu_419_ap_return_0,
        ap_return_1 => grp_FIR_filter_1_fu_419_ap_return_1,
        ap_return_2 => grp_FIR_filter_1_fu_419_ap_return_2,
        ap_ce => grp_FIR_filter_1_fu_419_ap_ce);

    grp_FIR_filter_3_fu_430 : component FIR_Cascade_HLS_FIR_filter_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_3_fu_430_FIR_delays_read,
        FIR_delays_read_9 => grp_FIR_filter_3_fu_430_FIR_delays_read_9,
        FIR_delays_read_10 => grp_FIR_filter_3_fu_430_FIR_delays_read_10,
        FIR_delays_read_11 => grp_FIR_filter_3_fu_430_FIR_delays_read_11,
        FIR_delays_read_12 => grp_FIR_filter_3_fu_430_FIR_delays_read_12,
        FIR_delays_write => grp_FIR_filter_3_fu_430_FIR_delays_write,
        ap_return_0 => grp_FIR_filter_3_fu_430_ap_return_0,
        ap_return_1 => grp_FIR_filter_3_fu_430_ap_return_1,
        ap_return_2 => grp_FIR_filter_3_fu_430_ap_return_2,
        ap_return_3 => grp_FIR_filter_3_fu_430_ap_return_3,
        ap_return_4 => grp_FIR_filter_3_fu_430_ap_return_4,
        ap_return_5 => grp_FIR_filter_3_fu_430_ap_return_5,
        ap_ce => grp_FIR_filter_3_fu_430_ap_ce);

    grp_FIR_filter_2_fu_440 : component FIR_Cascade_HLS_FIR_filter_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        FIR_delays_read => grp_FIR_filter_2_fu_440_FIR_delays_read,
        FIR_delays_read_22 => grp_FIR_filter_2_fu_440_FIR_delays_read_22,
        FIR_delays_read_23 => grp_FIR_filter_2_fu_440_FIR_delays_read_23,
        FIR_delays_read_24 => grp_FIR_filter_2_fu_440_FIR_delays_read_24,
        FIR_delays_write => grp_FIR_filter_2_fu_440_FIR_delays_write,
        ap_return_0 => grp_FIR_filter_2_fu_440_ap_return_0,
        ap_return_1 => grp_FIR_filter_2_fu_440_ap_return_1,
        ap_return_2 => grp_FIR_filter_2_fu_440_ap_return_2,
        ap_return_3 => grp_FIR_filter_2_fu_440_ap_return_3,
        ap_return_4 => grp_FIR_filter_2_fu_440_ap_return_4,
        ap_ce => grp_FIR_filter_2_fu_440_ap_ce);

    grp_FIR_filter_fu_449 : component FIR_Cascade_HLS_FIR_filter
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FIR_filter_fu_449_ap_start,
        ap_done => grp_FIR_filter_fu_449_ap_done,
        ap_idle => grp_FIR_filter_fu_449_ap_idle,
        ap_ready => grp_FIR_filter_fu_449_ap_ready,
        x_n => grp_FIR_filter_fu_449_x_n,
        ap_return => grp_FIR_filter_fu_449_ap_return);

    regslice_both_input_r_U : component FIR_Cascade_HLS_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_U_apdone_blk);

    regslice_both_output_r_U : component FIR_Cascade_HLS_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_FIR_filter_fu_449_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FIR_filter_fu_449_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state12) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_FIR_filter_fu_449_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FIR_filter_fu_449_ap_ready = ap_const_logic_1)) then 
                    grp_FIR_filter_fu_449_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    storemerge1_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (mod_value2_load_reg_1199 = ap_const_lv1_0))) then 
                storemerge1_reg_380 <= ap_const_lv1_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                storemerge1_reg_380 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    storemerge2_in_in_in_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (mod_value2_load_reg_1199 = ap_const_lv1_0))) then 
                storemerge2_in_in_in_reg_371 <= grp_FIR_filter_3_fu_430_ap_return_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                storemerge2_in_in_in_reg_371 <= grp_FIR_filter_2_fu_440_ap_return_0;
            end if; 
        end if;
    end process;

    storemerge_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state47) and (ap_const_logic_1 = ap_CS_fsm_state47) and (mod_value1_load_reg_1161 = ap_const_lv1_0))) then 
                storemerge_reg_393 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
                storemerge_reg_393 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state47) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                mod_value1 <= ap_phi_mux_storemerge_phi_fu_397_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mod_value1_load_reg_1161 <= mod_value1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state47) and (ap_const_logic_1 = ap_CS_fsm_state47) and (mod_value1_load_reg_1161 = ap_const_lv1_0))) then
                mod_value2 <= storemerge1_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mod_value2_load_reg_1199 <= mod_value2;
                p_ZL21H_filter_FIR_dec_1_20_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL21H_filter_FIR_dec_1_20_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                p_ZL21H_filter_FIR_dec_1_21_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL21H_filter_FIR_dec_1_21_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
                p_ZL21H_filter_FIR_int_1_21_0 <= grp_FIR_filter_1_fu_419_ap_return_1;
                p_ZL21H_filter_FIR_int_1_21_1 <= grp_FIR_filter_1_fu_419_ap_return_2;
                y1_phase1 <= grp_FIR_filter_1_fu_405_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                p_ZL21H_filter_FIR_dec_2_20_0 <= grp_FIR_filter_3_fu_430_ap_return_1;
                p_ZL21H_filter_FIR_dec_2_20_1 <= grp_FIR_filter_3_fu_430_ap_return_2;
                p_ZL21H_filter_FIR_dec_2_20_2 <= grp_FIR_filter_3_fu_430_ap_return_3;
                p_ZL21H_filter_FIR_dec_2_20_3 <= grp_FIR_filter_3_fu_430_ap_return_4;
                p_ZL21H_filter_FIR_dec_2_20_4 <= grp_FIR_filter_3_fu_430_ap_return_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                p_ZL21H_filter_FIR_dec_2_21_0 <= grp_FIR_filter_2_fu_440_ap_return_1;
                p_ZL21H_filter_FIR_dec_2_21_1 <= grp_FIR_filter_2_fu_440_ap_return_2;
                p_ZL21H_filter_FIR_dec_2_21_2 <= grp_FIR_filter_2_fu_440_ap_return_3;
                p_ZL21H_filter_FIR_dec_2_21_3 <= grp_FIR_filter_2_fu_440_ap_return_4;
                y2_phase1 <= grp_FIR_filter_2_fu_440_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                p_ZL21H_filter_FIR_int_1_20_0 <= grp_FIR_filter_1_fu_405_ap_return_1;
                p_ZL21H_filter_FIR_int_1_20_1 <= grp_FIR_filter_1_fu_405_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (mod_value2_load_reg_1199 = ap_const_lv1_0))) then
                p_ZL21H_filter_FIR_int_2_20_0 <= grp_FIR_filter_3_fu_430_ap_return_1;
                p_ZL21H_filter_FIR_int_2_20_1 <= grp_FIR_filter_3_fu_430_ap_return_2;
                p_ZL21H_filter_FIR_int_2_20_2 <= grp_FIR_filter_3_fu_430_ap_return_3;
                p_ZL21H_filter_FIR_int_2_20_3 <= grp_FIR_filter_3_fu_430_ap_return_4;
                p_ZL21H_filter_FIR_int_2_20_4 <= grp_FIR_filter_3_fu_430_ap_return_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                p_ZL21H_filter_FIR_int_2_21_0 <= grp_FIR_filter_2_fu_440_ap_return_1;
                p_ZL21H_filter_FIR_int_2_21_1 <= grp_FIR_filter_2_fu_440_ap_return_2;
                p_ZL21H_filter_FIR_int_2_21_2 <= grp_FIR_filter_2_fu_440_ap_return_3;
                p_ZL21H_filter_FIR_int_2_21_3 <= grp_FIR_filter_2_fu_440_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ref_tmp_reg_1230 <= grp_FIR_filter_fu_449_ap_return;
                y3 <= grp_FIR_filter_fu_449_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                y4 <= shl_ln34_fu_979_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state53, mod_value1_load_load_fu_752_p1, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_block_state47, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if (((ap_const_boolean_0 = ap_block_state47) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln28_fu_811_p2 <= std_logic_vector(unsigned(y1_phase1) + unsigned(grp_FIR_filter_1_fu_405_ap_return_0));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state12 <= ap_NS_fsm(11);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47)
    begin
        if ((ap_const_boolean_1 = ap_block_state47)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state53_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state47_assign_proc : process(mod_value1_load_reg_1161, regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state47 <= ((regslice_both_output_r_U_apdone_blk = ap_const_logic_1) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (mod_value1_load_reg_1161 = ap_const_lv1_0)));
    end process;


    ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4_assign_proc : process(mod_value2_load_reg_1199, ap_CS_fsm_state24, grp_FIR_filter_3_fu_430_ap_return_0, storemerge2_in_in_in_reg_371)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) and (mod_value2_load_reg_1199 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 <= grp_FIR_filter_3_fu_430_ap_return_0;
        else 
            ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 <= storemerge2_in_in_in_reg_371;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_397_p4_assign_proc : process(ap_CS_fsm_state47, mod_value1_load_reg_1161, storemerge_reg_393)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (mod_value1_load_reg_1161 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_397_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_storemerge_phi_fu_397_p4 <= storemerge_reg_393;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_0_0_val_assign_proc : process(ap_CS_fsm_state1, mod_value1_load_load_fu_752_p1, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_0_0_val <= ap_const_lv13_B00;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0)))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_0_0_val <= ap_const_lv13_199B;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_0_0_val <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_coe_0_2_val_assign_proc : process(ap_CS_fsm_state1, mod_value1_load_load_fu_752_p1, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_0_2_val <= ap_const_lv13_199B;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0)))) then 
            grp_FIR_filter_1_fu_405_FIR_coe_0_2_val <= ap_const_lv13_B00;
        else 
            grp_FIR_filter_1_fu_405_FIR_coe_0_2_val <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_assign_proc : process(p_ZL21H_filter_FIR_dec_1_20_0, p_ZL21H_filter_FIR_int_1_20_0, p_ZL21H_filter_FIR_dec_1_21_0, ap_CS_fsm_state1, mod_value1_load_load_fu_752_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL21H_filter_FIR_int_1_20_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL21H_filter_FIR_dec_1_21_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read <= p_ZL21H_filter_FIR_dec_1_20_0;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_read_28_assign_proc : process(p_ZL21H_filter_FIR_dec_1_20_1, p_ZL21H_filter_FIR_int_1_20_1, p_ZL21H_filter_FIR_dec_1_21_1, ap_CS_fsm_state1, mod_value1_load_load_fu_752_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read_28 <= p_ZL21H_filter_FIR_int_1_20_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read_28 <= p_ZL21H_filter_FIR_dec_1_21_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_1_fu_405_FIR_delays_read_28 <= p_ZL21H_filter_FIR_dec_1_20_1;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_read_28 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_FIR_delays_write_assign_proc : process(ap_CS_fsm_state1, mod_value1_load_load_fu_752_p1, shl_ln34_fu_979_p2, ap_CS_fsm_state24, input_r_TDATA_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_FIR_filter_1_fu_405_FIR_delays_write <= shl_ln34_fu_979_p2;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (mod_value1_load_load_fu_752_p1 = ap_const_lv1_0)))) then 
            grp_FIR_filter_1_fu_405_FIR_delays_write <= input_r_TDATA_int_regslice;
        else 
            grp_FIR_filter_1_fu_405_FIR_delays_write <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_405_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state46, ap_CS_fsm_state52, ap_CS_fsm_state6, ap_CS_fsm_state24, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state46) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1)))) then 
            grp_FIR_filter_1_fu_405_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_1_fu_405_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_1_fu_419_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state52, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1)))) then 
            grp_FIR_filter_1_fu_419_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_1_fu_419_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_FIR_delays_read_assign_proc : process(p_ZL21H_filter_FIR_dec_2_21_0, p_ZL21H_filter_FIR_int_2_21_0, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read <= p_ZL21H_filter_FIR_int_2_21_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read <= p_ZL21H_filter_FIR_dec_2_21_0;
        else 
            grp_FIR_filter_2_fu_440_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_FIR_delays_read_22_assign_proc : process(p_ZL21H_filter_FIR_dec_2_21_1, p_ZL21H_filter_FIR_int_2_21_1, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_22 <= p_ZL21H_filter_FIR_int_2_21_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_22 <= p_ZL21H_filter_FIR_dec_2_21_1;
        else 
            grp_FIR_filter_2_fu_440_FIR_delays_read_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_FIR_delays_read_23_assign_proc : process(p_ZL21H_filter_FIR_dec_2_21_2, p_ZL21H_filter_FIR_int_2_21_2, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_23 <= p_ZL21H_filter_FIR_int_2_21_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_23 <= p_ZL21H_filter_FIR_dec_2_21_2;
        else 
            grp_FIR_filter_2_fu_440_FIR_delays_read_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_FIR_delays_read_24_assign_proc : process(p_ZL21H_filter_FIR_dec_2_21_3, p_ZL21H_filter_FIR_int_2_21_3, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_24 <= p_ZL21H_filter_FIR_int_2_21_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_2_fu_440_FIR_delays_read_24 <= p_ZL21H_filter_FIR_dec_2_21_3;
        else 
            grp_FIR_filter_2_fu_440_FIR_delays_read_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_FIR_delays_write_assign_proc : process(y3, add_ln28_fu_811_p2, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_FIR_filter_2_fu_440_FIR_delays_write <= y3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_1))) then 
            grp_FIR_filter_2_fu_440_FIR_delays_write <= add_ln28_fu_811_p2;
        else 
            grp_FIR_filter_2_fu_440_FIR_delays_write <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_2_fu_440_ap_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state41, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_FIR_filter_2_fu_440_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_2_fu_440_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_read_assign_proc : process(p_ZL21H_filter_FIR_dec_2_20_0, p_ZL21H_filter_FIR_int_2_20_0, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read <= p_ZL21H_filter_FIR_int_2_20_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read <= p_ZL21H_filter_FIR_dec_2_20_0;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_read_10_assign_proc : process(p_ZL21H_filter_FIR_dec_2_20_2, p_ZL21H_filter_FIR_int_2_20_2, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_10 <= p_ZL21H_filter_FIR_int_2_20_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_10 <= p_ZL21H_filter_FIR_dec_2_20_2;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_read_10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_read_11_assign_proc : process(p_ZL21H_filter_FIR_dec_2_20_3, p_ZL21H_filter_FIR_int_2_20_3, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_11 <= p_ZL21H_filter_FIR_int_2_20_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_11 <= p_ZL21H_filter_FIR_dec_2_20_3;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_read_11 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_read_12_assign_proc : process(p_ZL21H_filter_FIR_dec_2_20_4, p_ZL21H_filter_FIR_int_2_20_4, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_12 <= p_ZL21H_filter_FIR_int_2_20_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_12 <= p_ZL21H_filter_FIR_dec_2_20_4;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_read_12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_read_9_assign_proc : process(p_ZL21H_filter_FIR_dec_2_20_1, p_ZL21H_filter_FIR_int_2_20_1, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_9 <= p_ZL21H_filter_FIR_int_2_20_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_read_9 <= p_ZL21H_filter_FIR_dec_2_20_1;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_read_9 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_FIR_delays_write_assign_proc : process(add_ln28_fu_811_p2, ap_CS_fsm_state6, mod_value2_load_load_fu_819_p1, ref_tmp_reg_1230, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_FIR_filter_3_fu_430_FIR_delays_write <= ref_tmp_reg_1230;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (mod_value2_load_load_fu_819_p1 = ap_const_lv1_0))) then 
            grp_FIR_filter_3_fu_430_FIR_delays_write <= add_ln28_fu_811_p2;
        else 
            grp_FIR_filter_3_fu_430_FIR_delays_write <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_3_fu_430_ap_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state24, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_FIR_filter_3_fu_430_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_3_fu_430_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_FIR_filter_fu_449_ap_start <= grp_FIR_filter_fu_449_ap_start_reg;
    grp_FIR_filter_fu_449_x_n <= std_logic_vector(unsigned(y2_phase1) + unsigned(grp_FIR_filter_3_fu_430_ap_return_0));

    input_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    mod_value1_load_load_fu_752_p1 <= mod_value1;
    mod_value2_load_load_fu_819_p1 <= mod_value2;

    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state46, ap_CS_fsm_state47, mod_value1_load_reg_1161, ap_CS_fsm_state52, ap_CS_fsm_state53, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state46) or ((ap_const_logic_1 = ap_CS_fsm_state47) and (mod_value1_load_reg_1161 = ap_const_lv1_0)))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state46, ap_CS_fsm_state52, shl_ln42_fu_1093_p2, shl_ln47_fu_1154_p2, output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                output_r_TDATA_int_regslice <= shl_ln47_fu_1154_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                output_r_TDATA_int_regslice <= shl_ln42_fu_1093_p2;
            else 
                output_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            output_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state46, ap_CS_fsm_state52, output_r_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state52) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state46) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln34_fu_979_p2 <= std_logic_vector(shift_left(unsigned(ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln42_fu_1093_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_1_fu_405_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    shl_ln47_fu_1154_p2 <= std_logic_vector(shift_left(unsigned(grp_FIR_filter_1_fu_419_ap_return_0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
end behav;
