INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_dec
INFO: [VRFC 10-311] analyzing module n_bit_dec_with_en
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module one_hot_mux4x1
INFO: [VRFC 10-311] analyzing module one_hot_mux2x1
INFO: [VRFC 10-311] analyzing module one_hot_mux3x1
INFO: [VRFC 10-311] analyzing module n_bit_reg
INFO: [VRFC 10-311] analyzing module n_bit_reg_wclr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alignment_units.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_aligner
INFO: [VRFC 10-311] analyzing module load_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module n_bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/bidirec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol r_type_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2458] undeclared symbol fun7_5_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:235]
INFO: [VRFC 10-2458] undeclared symbol alu_src_exe, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:341]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/gpio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/hazard_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/pipeline_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wishbone_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_tb
