Dec 07 20:38:31.530 disk0: C/H/S settings = 1024/4/32
Dec 07 20:38:31.590 CONSOLE: console managed by I/O board
Dec 07 20:38:31.834 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 07 20:38:31.834 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 07 20:38:31.887 ROM: Microcode has started.
Dec 07 20:38:38.754 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:38:38.765 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 07 20:38:38.765 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 07 20:38:38.863 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 07 20:38:38.875 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 07 20:38:38.876 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 07 20:38:38.876 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 07 20:38:38.876 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 07 20:38:38.876 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 07 20:38:38.876 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:38.877 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 07 20:38:38.877 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 07 20:38:38.877 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:38:38.877 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 07 20:38:38.877 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 07 20:38:38.878 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 07 20:38:38.878 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 07 20:38:38.878 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 07 20:38:38.878 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 07 20:38:38.882 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 07 20:38:38.882 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 07 20:38:38.882 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 07 20:38:39.220 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:38:39.252 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 07 20:38:39.283 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:38:39.293 ROM: trying to read bootvar 'BOOT'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'BOOTLDR'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'RSHELF'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'DSHELF'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'DSHELFINFO'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'CHRG_ID'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'SLOTCACHE'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'OVERTEMP'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'DIAG'
Dec 07 20:38:39.293 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:38:39.320 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 07 20:38:39.334 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 07 20:38:39.334 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 07 20:38:39.334 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 07 20:38:39.334 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 07 20:38:39.334 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 07 20:38:39.336 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 07 20:38:39.336 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 07 20:38:39.336 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 07 20:38:39.336 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 07 20:38:39.345 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:38:39.345 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:38:39.385 Calendar: reset
Dec 07 20:38:39.390 CPU0: JIT: partial JIT flush (count=171)
Dec 07 20:38:39.413 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:38:39.444 CPU0: JIT: partial JIT flush (count=196)
Dec 07 20:38:39.460 ROM: trying to read bootvar 'BOOTLDR'
Dec 07 20:38:39.460 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 07 20:38:39.536 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.602 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.602 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.602 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 07 20:38:39.602 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.602 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.604 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.604 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 07 20:38:39.605 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.605 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.605 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.605 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:38:39.605 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 07 20:38:39.605 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.605 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.658 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 07 20:38:39.658 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 07 20:38:39.658 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 07 20:38:39.658 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 07 20:38:39.658 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 07 20:38:39.662 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:38:39.672 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 07 20:38:39.677 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 07 20:38:39.677 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.677 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.682 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.682 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.682 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.682 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.682 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.684 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.684 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.684 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 07 20:38:39.684 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 07 20:38:39.684 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.684 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.684 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.684 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.684 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 07 20:38:39.684 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 07 20:38:39.684 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 07 20:38:39.685 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 07 20:38:39.686 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.686 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.689 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:39.689 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.695 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.695 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.695 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.695 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.695 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.695 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.700 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:38:39.704 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:39.704 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.730 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 07 20:38:39.765 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:38:39.790 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.792 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.792 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.792 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.792 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.792 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.793 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:38:39.799 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:39.799 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.825 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:38:39.831 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.835 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.835 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.835 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.836 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.836 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.841 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.842 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.842 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.842 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.842 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.842 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.846 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:39.846 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.918 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 07 20:38:39.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.940 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.940 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.940 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.940 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.940 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.941 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.941 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:39.942 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.942 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:39.942 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:39.942 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:39.942 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:39.949 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:38:39.956 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:39.956 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:39.976 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 07 20:38:40.007 CPU0: JIT: partial JIT flush (count=188)
Dec 07 20:38:40.033 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 07 20:38:40.063 CPU0: JIT: partial JIT flush (count=193)
Dec 07 20:38:40.107 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:38:40.140 CPU0: JIT: partial JIT flush (count=204)
Dec 07 20:38:40.169 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 07 20:38:40.197 CPU0: JIT: partial JIT flush (count=201)
Dec 07 20:38:40.225 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:38:40.261 CPU0: JIT: partial JIT flush (count=191)
Dec 07 20:38:40.289 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 07 20:38:40.324 CPU0: JIT: partial JIT flush (count=148)
Dec 07 20:38:40.376 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:38:40.413 CPU0: JIT: partial JIT flush (count=188)
Dec 07 20:38:40.550 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:38:40.589 CPU0: JIT: partial JIT flush (count=184)
Dec 07 20:38:40.667 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:38:40.754 CPU0: JIT: partial JIT flush (count=192)
Dec 07 20:38:40.796 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 07 20:38:40.821 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 07 20:38:40.821 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 07 20:38:40.840 CPU0: JIT: partial JIT flush (count=180)
Dec 07 20:38:40.866 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 07 20:38:40.895 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:38:40.918 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:38:40.945 CPU0: JIT: partial JIT flush (count=212)
Dec 07 20:38:40.974 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:38:41.038 CPU0: JIT: partial JIT flush (count=196)
Dec 07 20:38:41.076 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:38:41.122 CPU0: JIT: partial JIT flush (count=177)
Dec 07 20:38:41.146 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:38:41.147 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:38:41.160 C7200-IO-FE(0): unicast MAC address: ca:00:21:08:00:00
Dec 07 20:38:41.173 CPU0: JIT: partial JIT flush (count=213)
Dec 07 20:38:41.200 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:38:41.228 CPU0: JIT: partial JIT flush (count=210)
Dec 07 20:38:41.257 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:38:41.272 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:41.272 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:38:41.273 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:38:41.273 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:38:41.273 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:38:41.284 CPU0: JIT: partial JIT flush (count=210)
Dec 07 20:38:41.285 PA-FE-TX(1): unicast MAC address: ca:00:21:08:00:1c
Dec 07 20:38:41.309 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 07 20:38:41.335 CPU0: JIT: partial JIT flush (count=210)
Dec 07 20:38:41.367 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:38:41.413 CPU0: JIT: partial JIT flush (count=169)
Dec 07 20:38:41.435 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:38:41.489 CPU0: JIT: partial JIT flush (count=186)
Dec 07 20:38:41.515 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:38:41.543 CPU0: JIT: partial JIT flush (count=213)
Dec 07 20:38:41.574 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:38:41.605 CPU0: JIT: partial JIT flush (count=194)
Dec 07 20:38:41.646 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 07 20:38:41.733 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 07 20:38:41.779 CPU0: JIT: partial JIT flush (count=180)
Dec 07 20:38:41.806 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 07 20:38:41.917 CPU0: JIT: partial JIT flush (count=177)
Dec 07 20:38:41.936 ROM: trying to set bootvar 'BSI=0'
Dec 07 20:38:41.936 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 07 20:38:41.936 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 07 20:38:41.945 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:38:43.138 CPU0: JIT: partial JIT flush (count=191)
Dec 07 20:38:46.765 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:39:00.409 CPU0: JIT: partial JIT flush (count=165)
Dec 07 20:39:01.811 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:39:11.636 ROM: trying to set bootvar 'RANDOM_NUM=1398532423'
Dec 07 20:39:38.321 CPU0: JIT: partial JIT flush (count=150)
Dec 07 20:39:40.917 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:40:27.790 CPU0: JIT: partial JIT flush (count=140)
Dec 07 20:40:36.282 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:40:39.114 CPU0: JIT: partial JIT flush (count=183)
Dec 07 20:40:40.859 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:40:46.953 CPU0: JIT: partial JIT flush (count=167)
Dec 07 20:40:51.754 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:41:07.927 CPU0: JIT: partial JIT flush (count=149)
Dec 07 20:41:08.854 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:41:13.093 CPU0: JIT: partial JIT flush (count=166)
Dec 07 20:41:16.202 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 07 20:41:17.056 CPU0: JIT: partial JIT flush (count=161)
Dec 07 20:41:17.939 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:41:33.455 CPU0: JIT: partial JIT flush (count=150)
Dec 07 20:41:33.905 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 07 20:41:38.321 CPU0: JIT: partial JIT flush (count=166)
Dec 07 20:41:41.496 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:41:44.769 CPU0: JIT: partial JIT flush (count=175)
Dec 07 20:41:49.883 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:41:53.318 CPU0: JIT: partial JIT flush (count=160)
Dec 07 20:41:53.885 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:41:56.904 CPU0: JIT: partial JIT flush (count=175)
Dec 07 20:41:58.760 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 07 20:41:59.828 CPU0: JIT: partial JIT flush (count=180)
Dec 07 20:41:59.839 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 07 20:41:59.840 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:41:59.855 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 07 20:41:59.886 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:41:59.913 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 07 20:41:59.930 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 07 20:41:59.944 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:41:59.968 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:41:59.997 CPU0: JIT: partial JIT flush (count=195)
Dec 07 20:42:00.023 CPU0: JIT: flushing data structures (compiled pages=257)
Dec 07 20:42:00.054 CPU0: JIT: partial JIT flush (count=200)
Dec 07 20:42:00.080 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 07 20:42:00.108 CPU0: JIT: partial JIT flush (count=197)
Dec 07 20:42:00.135 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 07 20:42:00.165 CPU0: JIT: partial JIT flush (count=195)
Dec 07 20:42:00.191 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 07 20:42:00.221 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:42:00.552 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 07 20:42:02.618 CPU0: JIT: partial JIT flush (count=184)
Dec 07 20:42:02.630 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:42:02.645 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 07 20:42:02.676 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:42:02.704 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 07 20:42:02.717 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 07 20:42:02.735 CPU0: JIT: partial JIT flush (count=200)
Dec 07 20:42:02.760 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 07 20:42:02.788 CPU0: JIT: partial JIT flush (count=197)
Dec 07 20:42:02.814 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 07 20:42:02.843 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:42:02.868 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 07 20:42:02.898 CPU0: JIT: partial JIT flush (count=203)
Dec 07 20:42:02.925 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 07 20:42:02.953 CPU0: JIT: partial JIT flush (count=187)
Dec 07 20:42:02.980 CPU0: JIT: flushing data structures (compiled pages=270)
Dec 07 20:42:03.014 CPU0: JIT: partial JIT flush (count=193)
Dec 07 20:42:05.436 CPU0: JIT: flushing data structures (compiled pages=271)
Dec 07 20:42:06.508 Calendar: reset
Dec 07 20:42:06.508 Calendar: reset
Dec 07 20:42:06.508 ROM: trying to set bootvar 'RET_2_RTS=20:42:07 UTC Sat Dec 7 2024'
Dec 07 20:42:06.509 ROM: trying to set bootvar 'RET_2_RCALTS=1733604126'
Dec 07 20:42:06.517 CPU0: JIT: partial JIT flush (count=181)
Dec 07 20:42:07.506 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 07 20:42:12.514 CPU0: JIT: partial JIT flush (count=177)
Dec 07 20:42:12.519 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 07 20:42:12.519 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:42:12.519 CPU0: JIT: PC=0, halting CPU.
Dec 07 20:42:12.572 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:42:12.633 VM: shutdown procedure engaged.
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "io_fpga"
Dec 07 20:42:12.633 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "mp_fpga"
Dec 07 20:42:12.633 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "disk0"
Dec 07 20:42:12.633 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "clpd6729"
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 07 20:42:12.633 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "rom"
Dec 07 20:42:12.633 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Dec 07 20:42:12.633 VM_OBJECT: Shutdown of object "ram"
Dec 07 20:42:12.633 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Dec 07 20:42:12.633 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Dec 07 20:42:12.649 VM_OBJECT: Shutdown of object "sram1_bswap"
Dec 07 20:42:12.649 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.649 VM_OBJECT: Shutdown of object "sram0_bswap"
Dec 07 20:42:12.649 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.649 VM_OBJECT: Shutdown of object "gt64010"
Dec 07 20:42:12.649 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.649 VM_OBJECT: Shutdown of object "zero"
Dec 07 20:42:12.649 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.649 VM_OBJECT: Shutdown of object "nvram"
Dec 07 20:42:12.649 DEVICE: Removal of device nvram, fd=9, host_addr=0x6b00000, flags=9
Dec 07 20:42:12.651 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x6b00000, len=0x20000
Dec 07 20:42:12.651 VM_OBJECT: Shutdown of object "bootflash"
Dec 07 20:42:12.651 DEVICE: Removal of device bootflash, fd=8, host_addr=0x6300000, flags=1
Dec 07 20:42:12.651 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x6300000, len=0x800000
Dec 07 20:42:12.652 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 07 20:42:12.652 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.652 VM: removing PCI busses.
Dec 07 20:42:12.652 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Dec 07 20:42:12.652 VM: deleting VTTY.
Dec 07 20:42:12.652 VM: deleting system CPUs.
Dec 07 20:42:12.652 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:42:12.655 VM: shutdown procedure completed.
