# verilog HDL(Hardware Description Language)

 ## Basic Gates
  - [NOT]()
  - [OR]()
  - [AND]()
  - [X-OR]()
  - [X-NOR]()
## Flip-Flop
  - [SR]()
  - [JK]()
  - [D]()
  - [T]()
  - [Master-Slave]()
## Adder
  - [half-adder]()
  - [full-adder]()
  - [full adder using half adder]()
  - [4-bit Ripple carry adder]()
  - [carry look ahead adder]()
