module wideexpr_00776(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (+($signed((ctrl[1]?5'sb10110:s5))))^~((s3)>>>(~|(s5)));
  assign y1 = -(-(u4));
  assign y2 = (ctrl[6]?+(s6):-(s7));
  assign y3 = (4'sb0001)^((($signed((ctrl[0]?((4'b1110)|(2'b01))^({1{!(6'sb001010)}}):$signed(({4{s4}})>>((1'b0)<<(u6))))))<<<(5'sb01000))>>>(3'sb100));
  assign y4 = 1'sb0;
  assign y5 = $signed(5'sb11111);
  assign y6 = {1{~($signed((ctrl[6]?s4:(1'sb0)>>(u4))))}};
  assign y7 = {(-((({3{$signed({1{s2}})}})>>(((ctrl[2]?(3'sb011)==(s4):-(s4)))>>(s7)))^(~&((2'sb00)<<({3{{s3,3'b100,s0}}})))))^(+(($signed(6'sb110110))>>($signed(((ctrl[2]?s4:$unsigned(s5)))|(2'sb10))))),6'b001101,{3{s2}},((ctrl[5]?$signed($signed((s1)<($signed((4'sb1101)&(s3))))):s6))>>(-(s6))};
endmodule
