<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DemoInterconnect_interface_axi_master_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_xbar_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_interface_axi_master_0_1_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_quad_spi_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_quad_spi_0_1_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_quad_spi_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_quad_spi_1_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_quad_spi_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_quad_spi_2_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_quad_spi_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_jtag_axi_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_jtag_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_clk_wiz_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_uart_transceiver_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_uart_transceiver_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_uart_transceiver_0_1_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_uart_transceiver_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_auto_pc_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_s02_mmu_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_s02_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

