

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 19:07:53 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISE	set	3990
    50  0000                     _TRISD	set	3989
    51  0000                     _TRISC	set	3988
    52  0000                     _TRISB	set	3987
    53  0000                     _TRISA	set	3986
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007EE2                     __pcinit:
    59                           	callstack 0
    60  007EE2                     start_initialization:
    61                           	callstack 0
    62  007EE2                     __initialization:
    63                           	callstack 0
    64  007EE2                     end_of_initialization:
    65                           	callstack 0
    66  007EE2                     __end_of__initialization:
    67                           	callstack 0
    68  007EE2  0100               	movlb	0
    69  007EE4  EF74  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 28 in file "15-motor-de-passo.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, status,0
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007EE8                     __ptext0:
   112                           	callstack 0
   113  007EE8                     _main:
   114                           	callstack 31
   115  007EE8  0E00               	movlw	0
   116  007EEA  6E92               	movwf	146,c	;volatile
   117  007EEC  0E03               	movlw	3
   118  007EEE  6E93               	movwf	147,c	;volatile
   119  007EF0  0E00               	movlw	0
   120  007EF2  6E94               	movwf	148,c	;volatile
   121  007EF4  0E00               	movlw	0
   122  007EF6  6E95               	movwf	149,c	;volatile
   123  007EF8  0E00               	movlw	0
   124  007EFA  6E96               	movwf	150,c	;volatile
   125  007EFC                     l706:
   126  007EFC  A081               	btfss	129,0,c	;volatile
   127  007EFE  EF83  F03F         	goto	u11
   128  007F02  EF85  F03F         	goto	u10
   129  007F06                     u11:
   130  007F06  EFBB  F03F         	goto	l724
   131  007F0A                     u10:
   132  007F0A  0E01               	movlw	1
   133  007F0C  6E83               	movwf	131,c	;volatile
   134  007F0E  0E03               	movlw	3
   135  007F10  6E02               	movwf	(??_main+1)^0,c
   136  007F12  0E8A               	movlw	138
   137  007F14  6E01               	movwf	??_main^0,c
   138  007F16  0E56               	movlw	86
   139  007F18                     u37:
   140  007F18  2EE8               	decfsz	wreg,f,c
   141  007F1A  D7FE               	bra	u37
   142  007F1C  2E01               	decfsz	??_main^0,f,c
   143  007F1E  D7FC               	bra	u37
   144  007F20  2E02               	decfsz	(??_main+1)^0,f,c
   145  007F22  D7FA               	bra	u37
   146  007F24  90D8               	bcf	status,0,c
   147  007F26  3683               	rlcf	131,f,c
   148  007F28  0E03               	movlw	3
   149  007F2A  6E02               	movwf	(??_main+1)^0,c
   150  007F2C  0E8A               	movlw	138
   151  007F2E  6E01               	movwf	??_main^0,c
   152  007F30  0E56               	movlw	86
   153  007F32                     u47:
   154  007F32  2EE8               	decfsz	wreg,f,c
   155  007F34  D7FE               	bra	u47
   156  007F36  2E01               	decfsz	??_main^0,f,c
   157  007F38  D7FC               	bra	u47
   158  007F3A  2E02               	decfsz	(??_main+1)^0,f,c
   159  007F3C  D7FA               	bra	u47
   160  007F3E  90D8               	bcf	status,0,c
   161  007F40  3683               	rlcf	131,f,c
   162  007F42  0E03               	movlw	3
   163  007F44  6E02               	movwf	(??_main+1)^0,c
   164  007F46  0E8A               	movlw	138
   165  007F48  6E01               	movwf	??_main^0,c
   166  007F4A  0E56               	movlw	86
   167  007F4C                     u57:
   168  007F4C  2EE8               	decfsz	wreg,f,c
   169  007F4E  D7FE               	bra	u57
   170  007F50  2E01               	decfsz	??_main^0,f,c
   171  007F52  D7FC               	bra	u57
   172  007F54  2E02               	decfsz	(??_main+1)^0,f,c
   173  007F56  D7FA               	bra	u57
   174  007F58  90D8               	bcf	status,0,c
   175  007F5A  3683               	rlcf	131,f,c
   176  007F5C  0E03               	movlw	3
   177  007F5E  6E02               	movwf	(??_main+1)^0,c
   178  007F60  0E8A               	movlw	138
   179  007F62  6E01               	movwf	??_main^0,c
   180  007F64  0E56               	movlw	86
   181  007F66                     u67:
   182  007F66  2EE8               	decfsz	wreg,f,c
   183  007F68  D7FE               	bra	u67
   184  007F6A  2E01               	decfsz	??_main^0,f,c
   185  007F6C  D7FC               	bra	u67
   186  007F6E  2E02               	decfsz	(??_main+1)^0,f,c
   187  007F70  D7FA               	bra	u67
   188  007F72  EFBD  F03F         	goto	l726
   189  007F76                     l724:
   190  007F76  0E0F               	movlw	15
   191  007F78  6E83               	movwf	131,c	;volatile
   192  007F7A                     l726:
   193  007F7A  A281               	btfss	129,1,c	;volatile
   194  007F7C  EFC2  F03F         	goto	u21
   195  007F80  EFC4  F03F         	goto	u20
   196  007F84                     u21:
   197  007F84  EFFA  F03F         	goto	l744
   198  007F88                     u20:
   199  007F88  0E08               	movlw	8
   200  007F8A  6E83               	movwf	131,c	;volatile
   201  007F8C  0E03               	movlw	3
   202  007F8E  6E02               	movwf	(??_main+1)^0,c
   203  007F90  0E8A               	movlw	138
   204  007F92  6E01               	movwf	??_main^0,c
   205  007F94  0E56               	movlw	86
   206  007F96                     u77:
   207  007F96  2EE8               	decfsz	wreg,f,c
   208  007F98  D7FE               	bra	u77
   209  007F9A  2E01               	decfsz	??_main^0,f,c
   210  007F9C  D7FC               	bra	u77
   211  007F9E  2E02               	decfsz	(??_main+1)^0,f,c
   212  007FA0  D7FA               	bra	u77
   213  007FA2  90D8               	bcf	status,0,c
   214  007FA4  3283               	rrcf	131,f,c
   215  007FA6  0E03               	movlw	3
   216  007FA8  6E02               	movwf	(??_main+1)^0,c
   217  007FAA  0E8A               	movlw	138
   218  007FAC  6E01               	movwf	??_main^0,c
   219  007FAE  0E56               	movlw	86
   220  007FB0                     u87:
   221  007FB0  2EE8               	decfsz	wreg,f,c
   222  007FB2  D7FE               	bra	u87
   223  007FB4  2E01               	decfsz	??_main^0,f,c
   224  007FB6  D7FC               	bra	u87
   225  007FB8  2E02               	decfsz	(??_main+1)^0,f,c
   226  007FBA  D7FA               	bra	u87
   227  007FBC  90D8               	bcf	status,0,c
   228  007FBE  3283               	rrcf	131,f,c
   229  007FC0  0E03               	movlw	3
   230  007FC2  6E02               	movwf	(??_main+1)^0,c
   231  007FC4  0E8A               	movlw	138
   232  007FC6  6E01               	movwf	??_main^0,c
   233  007FC8  0E56               	movlw	86
   234  007FCA                     u97:
   235  007FCA  2EE8               	decfsz	wreg,f,c
   236  007FCC  D7FE               	bra	u97
   237  007FCE  2E01               	decfsz	??_main^0,f,c
   238  007FD0  D7FC               	bra	u97
   239  007FD2  2E02               	decfsz	(??_main+1)^0,f,c
   240  007FD4  D7FA               	bra	u97
   241  007FD6  90D8               	bcf	status,0,c
   242  007FD8  3283               	rrcf	131,f,c
   243  007FDA  0E03               	movlw	3
   244  007FDC  6E02               	movwf	(??_main+1)^0,c
   245  007FDE  0E8A               	movlw	138
   246  007FE0  6E01               	movwf	??_main^0,c
   247  007FE2  0E56               	movlw	86
   248  007FE4                     u107:
   249  007FE4  2EE8               	decfsz	wreg,f,c
   250  007FE6  D7FE               	bra	u107
   251  007FE8  2E01               	decfsz	??_main^0,f,c
   252  007FEA  D7FC               	bra	u107
   253  007FEC  2E02               	decfsz	(??_main+1)^0,f,c
   254  007FEE  D7FA               	bra	u107
   255  007FF0  EF7E  F03F         	goto	l706
   256  007FF4                     l744:
   257  007FF4  0E0F               	movlw	15
   258  007FF6  6E83               	movwf	131,c	;volatile
   259  007FF8  EF7E  F03F         	goto	l706
   260  007FFC  EF00  F000         	goto	start
   261  008000                     __end_of_main:
   262                           	callstack 0
   263  0000                     
   264                           	psect	rparam
   265  0000                     
   266                           	psect	idloc
   267                           
   268                           ;Config register IDLOC0 @ 0x200000
   269                           ;	unspecified, using default values
   270  200000                     	org	2097152
   271  200000  FF                 	db	255
   272                           
   273                           ;Config register IDLOC1 @ 0x200001
   274                           ;	unspecified, using default values
   275  200001                     	org	2097153
   276  200001  FF                 	db	255
   277                           
   278                           ;Config register IDLOC2 @ 0x200002
   279                           ;	unspecified, using default values
   280  200002                     	org	2097154
   281  200002  FF                 	db	255
   282                           
   283                           ;Config register IDLOC3 @ 0x200003
   284                           ;	unspecified, using default values
   285  200003                     	org	2097155
   286  200003  FF                 	db	255
   287                           
   288                           ;Config register IDLOC4 @ 0x200004
   289                           ;	unspecified, using default values
   290  200004                     	org	2097156
   291  200004  FF                 	db	255
   292                           
   293                           ;Config register IDLOC5 @ 0x200005
   294                           ;	unspecified, using default values
   295  200005                     	org	2097157
   296  200005  FF                 	db	255
   297                           
   298                           ;Config register IDLOC6 @ 0x200006
   299                           ;	unspecified, using default values
   300  200006                     	org	2097158
   301  200006  FF                 	db	255
   302                           
   303                           ;Config register IDLOC7 @ 0x200007
   304                           ;	unspecified, using default values
   305  200007                     	org	2097159
   306  200007  FF                 	db	255
   307                           
   308                           	psect	config
   309                           
   310                           ;Config register CONFIG1L @ 0x300000
   311                           ;	PLL Prescaler Selection bits
   312                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   313                           ;	System Clock Postscaler Selection bits
   314                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   315                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   316                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   317  300000                     	org	3145728
   318  300000  00                 	db	0
   319                           
   320                           ;Config register CONFIG1H @ 0x300001
   321                           ;	Oscillator Selection bits
   322                           ;	FOSC = HS, HS oscillator (HS)
   323                           ;	Fail-Safe Clock Monitor Enable bit
   324                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   325                           ;	Internal/External Oscillator Switchover bit
   326                           ;	IESO = OFF, Oscillator Switchover mode disabled
   327  300001                     	org	3145729
   328  300001  0C                 	db	12
   329                           
   330                           ;Config register CONFIG2L @ 0x300002
   331                           ;	Power-up Timer Enable bit
   332                           ;	PWRT = ON, PWRT enabled
   333                           ;	Brown-out Reset Enable bits
   334                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   335                           ;	Brown-out Reset Voltage bits
   336                           ;	BORV = 1, Setting 2 4.33V
   337                           ;	USB Voltage Regulator Enable bit
   338                           ;	VREGEN = OFF, USB voltage regulator disabled
   339  300002                     	org	3145730
   340  300002  0E                 	db	14
   341                           
   342                           ;Config register CONFIG2H @ 0x300003
   343                           ;	Watchdog Timer Enable bit
   344                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   345                           ;	Watchdog Timer Postscale Select bits
   346                           ;	WDTPS = 1, 1:1
   347  300003                     	org	3145731
   348  300003  00                 	db	0
   349                           
   350                           ; Padding undefined space
   351  300004                     	org	3145732
   352  300004  FF                 	db	255
   353                           
   354                           ;Config register CONFIG3H @ 0x300005
   355                           ;	CCP2 MUX bit
   356                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   357                           ;	PORTB A/D Enable bit
   358                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   359                           ;	Low-Power Timer 1 Oscillator Enable bit
   360                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   361                           ;	MCLR Pin Enable bit
   362                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   363  300005                     	org	3145733
   364  300005  81                 	db	129
   365                           
   366                           ;Config register CONFIG4L @ 0x300006
   367                           ;	Stack Full/Underflow Reset Enable bit
   368                           ;	STVREN = ON, Stack full/underflow will cause Reset
   369                           ;	Single-Supply ICSP Enable bit
   370                           ;	LVP = OFF, Single-Supply ICSP disabled
   371                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   372                           ;	ICPRT = OFF, ICPORT disabled
   373                           ;	Extended Instruction Set Enable bit
   374                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   375                           ;	Background Debugger Enable bit
   376                           ;	DEBUG = 0x1, unprogrammed default
   377  300006                     	org	3145734
   378  300006  81                 	db	129
   379                           
   380                           ; Padding undefined space
   381  300007                     	org	3145735
   382  300007  FF                 	db	255
   383                           
   384                           ;Config register CONFIG5L @ 0x300008
   385                           ;	Code Protection bit
   386                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   387                           ;	Code Protection bit
   388                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   389                           ;	Code Protection bit
   390                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   391                           ;	Code Protection bit
   392                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   393  300008                     	org	3145736
   394  300008  0F                 	db	15
   395                           
   396                           ;Config register CONFIG5H @ 0x300009
   397                           ;	Boot Block Code Protection bit
   398                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   399                           ;	Data EEPROM Code Protection bit
   400                           ;	CPD = OFF, Data EEPROM is not code-protected
   401  300009                     	org	3145737
   402  300009  C0                 	db	192
   403                           
   404                           ;Config register CONFIG6L @ 0x30000A
   405                           ;	Write Protection bit
   406                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   407                           ;	Write Protection bit
   408                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   409                           ;	Write Protection bit
   410                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   411                           ;	Write Protection bit
   412                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   413  30000A                     	org	3145738
   414  30000A  0F                 	db	15
   415                           
   416                           ;Config register CONFIG6H @ 0x30000B
   417                           ;	Configuration Register Write Protection bit
   418                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   419                           ;	Boot Block Write Protection bit
   420                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   421                           ;	Data EEPROM Write Protection bit
   422                           ;	WRTD = OFF, Data EEPROM is not write-protected
   423  30000B                     	org	3145739
   424  30000B  E0                 	db	224
   425                           
   426                           ;Config register CONFIG7L @ 0x30000C
   427                           ;	Table Read Protection bit
   428                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   429                           ;	Table Read Protection bit
   430                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   431                           ;	Table Read Protection bit
   432                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   433                           ;	Table Read Protection bit
   434                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   435  30000C                     	org	3145740
   436  30000C  0F                 	db	15
   437                           
   438                           ;Config register CONFIG7H @ 0x30000D
   439                           ;	Boot Block Table Read Protection bit
   440                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   441  30000D                     	org	3145741
   442  30000D  40                 	db	64
   443                           tosu	equ	0xFFF
   444                           tosh	equ	0xFFE
   445                           tosl	equ	0xFFD
   446                           stkptr	equ	0xFFC
   447                           pclatu	equ	0xFFB
   448                           pclath	equ	0xFFA
   449                           pcl	equ	0xFF9
   450                           tblptru	equ	0xFF8
   451                           tblptrh	equ	0xFF7
   452                           tblptrl	equ	0xFF6
   453                           tablat	equ	0xFF5
   454                           prodh	equ	0xFF4
   455                           prodl	equ	0xFF3
   456                           indf0	equ	0xFEF
   457                           postinc0	equ	0xFEE
   458                           postdec0	equ	0xFED
   459                           preinc0	equ	0xFEC
   460                           plusw0	equ	0xFEB
   461                           fsr0h	equ	0xFEA
   462                           fsr0l	equ	0xFE9
   463                           wreg	equ	0xFE8
   464                           indf1	equ	0xFE7
   465                           postinc1	equ	0xFE6
   466                           postdec1	equ	0xFE5
   467                           preinc1	equ	0xFE4
   468                           plusw1	equ	0xFE3
   469                           fsr1h	equ	0xFE2
   470                           fsr1l	equ	0xFE1
   471                           bsr	equ	0xFE0
   472                           indf2	equ	0xFDF
   473                           postinc2	equ	0xFDE
   474                           postdec2	equ	0xFDD
   475                           preinc2	equ	0xFDC
   476                           plusw2	equ	0xFDB
   477                           fsr2h	equ	0xFDA
   478                           fsr2l	equ	0xFD9
   479                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 19:07:53 2021

                     u10 7F0A                       u11 7F06                       u20 7F88  
                     u21 7F84                       u37 7F18                       u47 7F32  
                     u57 7F4C                       u67 7F66                       u77 7F96  
                     u87 7FB0                       u97 7FCA                      l710 7F0E  
                    l720 7F58                      l712 7F24                      l704 7EE8  
                    l730 7F8C                      l722 7F5C                      l714 7F28  
                    l706 7EFC                      l740 7FD6                      l732 7FA2  
                    l716 7F3E                      l708 7F0A                      l724 7F76  
                    l742 7FDA                      l734 7FA6                      l726 7F7A  
                    l718 7F42                      l736 7FBC                      l728 7F88  
                    l744 7FF4                      l738 7FC0                      u107 7FE4  
                    wreg 000FE8                     _main 7EE8                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _PORTD 000F83  
                  _TRISA 000F92                    _TRISB 000F93                    _TRISC 000F94  
                  _TRISD 000F95                    _TRISE 000F96                    status 000FD8  
        __initialization 7EE2             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7EE2            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7EE2  
                __ramtop 0800                  __ptext0 7EE8     end_of_initialization 7EE2  
              _PORTBbits 000F81      start_initialization 7EE2                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0118                 isa$xinst 000000  
