#! /extra/build/iverilog-12.0/rhel8/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/clear/apps/iverilog-12.0/rhel8/lib/ivl/system.vpi";
:vpi_module "/clear/apps/iverilog-12.0/rhel8/lib/ivl/vhdl_sys.vpi";
:vpi_module "/clear/apps/iverilog-12.0/rhel8/lib/ivl/vhdl_textio.vpi";
:vpi_module "/clear/apps/iverilog-12.0/rhel8/lib/ivl/v2005_math.vpi";
:vpi_module "/clear/apps/iverilog-12.0/rhel8/lib/ivl/va_math.vpi";
S_0x1cd3670 .scope module, "rca_tb" "rca_tb" 2 29;
 .timescale 0 0;
v0x1d00d40_0 .net "CARRY_OUT", 0 0, L_0x1d031c0;  1 drivers
v0x1d00e00_0 .net "SUM", 3 0, L_0x1d03b00;  1 drivers
v0x1d00ec0_0 .var/i "i", 31 0;
v0x1d00f60_0 .var/i "j", 31 0;
v0x1d01040_0 .var "p", 3 0;
v0x1d01150_0 .var "q", 3 0;
E_0x1ca0490 .event anyedge, v0x1d00a90_0, v0x1d00b30_0, v0x1d00620_0, v0x1cff820_0;
S_0x1cd6e00 .scope module, "myRCA" "rca" 2 35, 2 9 0, S_0x1cd3670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "v1";
    .port_info 1 /INPUT 4 "v2";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7f333b7d7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1cc8520 .functor BUFZ 1, L_0x7f333b7d7378, C4<0>, C4<0>, C4<0>;
v0x1d00480_0 .net "Cin", 0 0, L_0x7f333b7d7378;  1 drivers
v0x1d00560_0 .net "Cout", 0 0, L_0x1d031c0;  alias, 1 drivers
v0x1d00620_0 .net "Sum", 3 0, L_0x1d03b00;  alias, 1 drivers
v0x1d006f0_0 .net "c0", 0 0, L_0x1cc8520;  1 drivers
v0x1d007c0_0 .net "c1", 0 0, L_0x1d01240;  1 drivers
v0x1d008b0_0 .net "c2", 0 0, L_0x1d01d40;  1 drivers
v0x1d009a0_0 .net "c3", 0 0, L_0x1d02700;  1 drivers
v0x1d00a90_0 .net "v1", 3 0, v0x1d01040_0;  1 drivers
v0x1d00b30_0 .net "v2", 3 0, v0x1d01150_0;  1 drivers
L_0x1d01ac0 .part v0x1d01040_0, 0, 1;
L_0x1d01c00 .part v0x1d01150_0, 0, 1;
L_0x1d02520 .part v0x1d01040_0, 1, 1;
L_0x1d02610 .part v0x1d01150_0, 1, 1;
L_0x1d02ed0 .part v0x1d01040_0, 2, 1;
L_0x1d03050 .part v0x1d01150_0, 2, 1;
L_0x1d038d0 .part v0x1d01040_0, 3, 1;
L_0x1d039c0 .part v0x1d01150_0, 3, 1;
L_0x1d03b00 .concat8 [ 1 1 1 1], L_0x1d012e0, L_0x1d01de0, L_0x1d027a0, L_0x1d03260;
S_0x1cd6f90 .scope module, "fa0" "fa" 2 21, 2 1 0, S_0x1cd6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x1cce0a0_0 .net "Co", 0 0, L_0x1d01240;  alias, 1 drivers
v0x1ccb3b0_0 .net "S", 0 0, L_0x1d012e0;  1 drivers
L_0x7f333b7d7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfd0c0_0 .net *"_ivl_10", 0 0, L_0x7f333b7d7060;  1 drivers
v0x1cfd180_0 .net *"_ivl_11", 1 0, L_0x1d016a0;  1 drivers
v0x1cfd260_0 .net *"_ivl_13", 1 0, L_0x1d01850;  1 drivers
L_0x7f333b7d70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfd390_0 .net *"_ivl_16", 0 0, L_0x7f333b7d70a8;  1 drivers
v0x1cfd470_0 .net *"_ivl_17", 1 0, L_0x1d01980;  1 drivers
v0x1cfd550_0 .net *"_ivl_3", 1 0, L_0x1d013d0;  1 drivers
L_0x7f333b7d7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfd630_0 .net *"_ivl_6", 0 0, L_0x7f333b7d7018;  1 drivers
v0x1cfd7a0_0 .net *"_ivl_7", 1 0, L_0x1d01520;  1 drivers
v0x1cfd880_0 .net "a", 0 0, L_0x1d01ac0;  1 drivers
v0x1cfd940_0 .net "b", 0 0, L_0x1d01c00;  1 drivers
v0x1cfda00_0 .net "cin", 0 0, L_0x1cc8520;  alias, 1 drivers
L_0x1d01240 .part L_0x1d01980, 1, 1;
L_0x1d012e0 .part L_0x1d01980, 0, 1;
L_0x1d013d0 .concat [ 1 1 0 0], L_0x1d01ac0, L_0x7f333b7d7018;
L_0x1d01520 .concat [ 1 1 0 0], L_0x1d01c00, L_0x7f333b7d7060;
L_0x1d016a0 .arith/sum 2, L_0x1d013d0, L_0x1d01520;
L_0x1d01850 .concat [ 1 1 0 0], L_0x1cc8520, L_0x7f333b7d70a8;
L_0x1d01980 .arith/sum 2, L_0x1d016a0, L_0x1d01850;
S_0x1cfdb60 .scope module, "fa1" "fa" 2 22, 2 1 0, S_0x1cd6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x1cfdd10_0 .net "Co", 0 0, L_0x1d01d40;  alias, 1 drivers
v0x1cfddd0_0 .net "S", 0 0, L_0x1d01de0;  1 drivers
L_0x7f333b7d7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfde90_0 .net *"_ivl_10", 0 0, L_0x7f333b7d7138;  1 drivers
v0x1cfdf50_0 .net *"_ivl_11", 1 0, L_0x1d02130;  1 drivers
v0x1cfe030_0 .net *"_ivl_13", 1 0, L_0x1d02270;  1 drivers
L_0x7f333b7d7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfe160_0 .net *"_ivl_16", 0 0, L_0x7f333b7d7180;  1 drivers
v0x1cfe240_0 .net *"_ivl_17", 1 0, L_0x1d023e0;  1 drivers
v0x1cfe320_0 .net *"_ivl_3", 1 0, L_0x1d01ed0;  1 drivers
L_0x7f333b7d70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfe400_0 .net *"_ivl_6", 0 0, L_0x7f333b7d70f0;  1 drivers
v0x1cfe570_0 .net *"_ivl_7", 1 0, L_0x1d01fc0;  1 drivers
v0x1cfe650_0 .net "a", 0 0, L_0x1d02520;  1 drivers
v0x1cfe710_0 .net "b", 0 0, L_0x1d02610;  1 drivers
v0x1cfe7d0_0 .net "cin", 0 0, L_0x1d01240;  alias, 1 drivers
L_0x1d01d40 .part L_0x1d023e0, 1, 1;
L_0x1d01de0 .part L_0x1d023e0, 0, 1;
L_0x1d01ed0 .concat [ 1 1 0 0], L_0x1d02520, L_0x7f333b7d70f0;
L_0x1d01fc0 .concat [ 1 1 0 0], L_0x1d02610, L_0x7f333b7d7138;
L_0x1d02130 .arith/sum 2, L_0x1d01ed0, L_0x1d01fc0;
L_0x1d02270 .concat [ 1 1 0 0], L_0x1d01240, L_0x7f333b7d7180;
L_0x1d023e0 .arith/sum 2, L_0x1d02130, L_0x1d02270;
S_0x1cfe8f0 .scope module, "fa2" "fa" 2 23, 2 1 0, S_0x1cd6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x1cfea80_0 .net "Co", 0 0, L_0x1d02700;  alias, 1 drivers
v0x1cfeb40_0 .net "S", 0 0, L_0x1d027a0;  1 drivers
L_0x7f333b7d7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfec00_0 .net *"_ivl_10", 0 0, L_0x7f333b7d7210;  1 drivers
v0x1cfecc0_0 .net *"_ivl_11", 1 0, L_0x1d02aa0;  1 drivers
v0x1cfeda0_0 .net *"_ivl_13", 1 0, L_0x1d02be0;  1 drivers
L_0x7f333b7d7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfeed0_0 .net *"_ivl_16", 0 0, L_0x7f333b7d7258;  1 drivers
v0x1cfefb0_0 .net *"_ivl_17", 1 0, L_0x1d02de0;  1 drivers
v0x1cff090_0 .net *"_ivl_3", 1 0, L_0x1d02890;  1 drivers
L_0x7f333b7d71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cff170_0 .net *"_ivl_6", 0 0, L_0x7f333b7d71c8;  1 drivers
v0x1cff2e0_0 .net *"_ivl_7", 1 0, L_0x1d02980;  1 drivers
v0x1cff3c0_0 .net "a", 0 0, L_0x1d02ed0;  1 drivers
v0x1cff480_0 .net "b", 0 0, L_0x1d03050;  1 drivers
v0x1cff540_0 .net "cin", 0 0, L_0x1d01d40;  alias, 1 drivers
L_0x1d02700 .part L_0x1d02de0, 1, 1;
L_0x1d027a0 .part L_0x1d02de0, 0, 1;
L_0x1d02890 .concat [ 1 1 0 0], L_0x1d02ed0, L_0x7f333b7d71c8;
L_0x1d02980 .concat [ 1 1 0 0], L_0x1d03050, L_0x7f333b7d7210;
L_0x1d02aa0 .arith/sum 2, L_0x1d02890, L_0x1d02980;
L_0x1d02be0 .concat [ 1 1 0 0], L_0x1d01d40, L_0x7f333b7d7258;
L_0x1d02de0 .arith/sum 2, L_0x1d02aa0, L_0x1d02be0;
S_0x1cff690 .scope module, "fa3" "fa" 2 24, 2 1 0, S_0x1cd6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x1cff820_0 .net "Co", 0 0, L_0x1d031c0;  alias, 1 drivers
v0x1cff900_0 .net "S", 0 0, L_0x1d03260;  1 drivers
L_0x7f333b7d72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cff9c0_0 .net *"_ivl_10", 0 0, L_0x7f333b7d72e8;  1 drivers
v0x1cffab0_0 .net *"_ivl_11", 1 0, L_0x1d034e0;  1 drivers
v0x1cffb90_0 .net *"_ivl_13", 1 0, L_0x1d03620;  1 drivers
L_0x7f333b7d7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cffcc0_0 .net *"_ivl_16", 0 0, L_0x7f333b7d7330;  1 drivers
v0x1cffda0_0 .net *"_ivl_17", 1 0, L_0x1d03790;  1 drivers
v0x1cffe80_0 .net *"_ivl_3", 1 0, L_0x1d03300;  1 drivers
L_0x7f333b7d72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfff60_0 .net *"_ivl_6", 0 0, L_0x7f333b7d72a0;  1 drivers
v0x1d000d0_0 .net *"_ivl_7", 1 0, L_0x1d033f0;  1 drivers
v0x1d001b0_0 .net "a", 0 0, L_0x1d038d0;  1 drivers
v0x1d00270_0 .net "b", 0 0, L_0x1d039c0;  1 drivers
v0x1d00330_0 .net "cin", 0 0, L_0x1d02700;  alias, 1 drivers
L_0x1d031c0 .part L_0x1d03790, 1, 1;
L_0x1d03260 .part L_0x1d03790, 0, 1;
L_0x1d03300 .concat [ 1 1 0 0], L_0x1d038d0, L_0x7f333b7d72a0;
L_0x1d033f0 .concat [ 1 1 0 0], L_0x1d039c0, L_0x7f333b7d72e8;
L_0x1d034e0 .arith/sum 2, L_0x1d03300, L_0x1d033f0;
L_0x1d03620 .concat [ 1 1 0 0], L_0x1d02700, L_0x7f333b7d7330;
L_0x1d03790 .arith/sum 2, L_0x1d034e0, L_0x1d03620;
    .scope S_0x1cd3670;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1d01040_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1d01150_0, 0, 4;
    %vpi_call 2 41 "$display", "Time\011p\011q\011SUM\011CARRY_OUT" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1cd3670;
T_1 ;
    %wait E_0x1ca0490;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d00ec0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1d00ec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d00f60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1d00f60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 1, 0;
    %vpi_call 2 49 "$display", "%3d\011%x\011%x\011 %x\011   %x", $time, v0x1d01040_0, v0x1d01150_0, v0x1d00e00_0, v0x1d00d40_0 {0 0 0};
    %load/vec4 v0x1d01040_0;
    %load/vec4 v0x1d01150_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 8;
    %split/vec4 4;
    %store/vec4 v0x1d01150_0, 0, 4;
    %store/vec4 v0x1d01040_0, 0, 4;
    %load/vec4 v0x1d00f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d00f60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x1d00ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d00ec0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 53 "$finish" {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test4.v";
