/* Verilog module instantiation template generated by SCUBA Diamond_2.2_Production (99) */
/* Module Version: 5.1 */
/* Wed Jan  1 20:10:25 2014 */

/* parameterized module instance */
fontrom __ (.Address( ), .OutClock( ), .OutClockEn( ), .Reset( ), .Q( ));
