m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p3/sim
vdbus_master_model
Z0 !s110 1711386539
!i10b 1
!s100 58cJFDC<L64BnWI8AiFF82
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;YXR6Yj3E]gU@JcDZFV5]2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/sim
w1711385867
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v
!i122 300
L0 24 41
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1711386539.000000
!s107 ../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vi2c_master_regs
R0
!i10b 1
!s100 PXK=b>Ao;L]o4[FdNAJgc2
R1
INL]c^NzlfOMSBe[hVnI443
R2
R3
w1711381420
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v
!i122 298
L0 106 155
R4
r1
!s85 0
31
!s108 1711386538.000000
!s107 C:\Users\adria\Documents\Universitat\8e\DSSD\labs-dssd\p4\rtl\i2c_master_defines.v|../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v|
!i113 1
R6
R7
vsys_model
R0
!i10b 1
!s100 >O8bZHHS93Id4mQQL;LRf3
R1
I9Dn[@alU1cj7QYcEn@Z1_0
R2
R3
w1711300446
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v
!i122 301
L0 23 38
R4
r1
!s85 0
31
R5
!s107 ../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v|
!i113 1
R6
R7
vtb_i2c_master_regs
R0
!i10b 1
!s100 @24@H5[k;:HWV71fBhkmf2
R1
ImAFSdcm`?Cf3ZO^X[ie953
R2
R3
w1711386534
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v
!i122 299
L0 28 468
R4
r1
!s85 0
31
R5
!s107 ../rtl/i2c_master_defines.v|../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v|
!i113 1
R6
R7
