// Seed: 2332112317
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5
);
  wire id_7;
  assign module_2.id_4 = 0;
  wire id_8;
endmodule
module module_1 (
    input  wor id_0,
    input  tri id_1,
    output tri id_2
);
  wire id_4;
  assign id_2 = -1;
  assign id_4 = id_1;
  genvar id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_2,
      id_5,
      id_3
  );
endmodule
