
Qflow static timing analysis logfile appended on Tue Feb 18 00:27:27 IST 2025
Running vesta static timing analysis
vesta --long map9v3.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "map9v3"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 222 lines.
Number of paths analyzed:  58

Top 20 maximum delay paths:
Path DFFSR_1/CLK to DFFSR_26/D delay 2615.87 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_1/S
   2407.1 ps         _2__2_:  MUX2X1_1/Y ->  DFFSR_26/D

   clock skew at destination = 9.14701
   setup at destination = 199.596

Path DFFSR_1/CLK to DFFSR_27/D delay 2615.87 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_2/S
   2407.1 ps         _2__3_:  MUX2X1_2/Y ->  DFFSR_27/D

   clock skew at destination = 9.14701
   setup at destination = 199.596

Path DFFSR_1/CLK to DFFSR_28/D delay 2615.87 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_3/S
   2407.1 ps         _2__4_:  MUX2X1_3/Y ->  DFFSR_28/D

   clock skew at destination = 9.14701
   setup at destination = 199.596

Path DFFSR_1/CLK to DFFSR_29/D delay 2611.01 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_4/S
   2407.1 ps         _2__5_:  MUX2X1_4/Y ->  DFFSR_29/D

   clock skew at destination = 2.74241
   setup at destination = 201.14

Path DFFSR_1/CLK to DFFSR_30/D delay 2611.01 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_5/S
   2407.1 ps         _2__6_:  MUX2X1_5/Y ->  DFFSR_30/D

   clock skew at destination = 2.74241
   setup at destination = 201.14

Path DFFSR_1/CLK to DFFSR_31/D delay 2611.01 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_6/S
   2407.1 ps         _2__7_:  MUX2X1_6/Y ->  DFFSR_31/D

   clock skew at destination = 2.74241
   setup at destination = 201.14

Path DFFSR_1/CLK to DFFSR_32/D delay 2611.01 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  MUX2X1_7/S
   2407.1 ps         _2__8_:  MUX2X1_7/Y ->  DFFSR_32/D

   clock skew at destination = 2.74241
   setup at destination = 201.14

Path DFFSR_1/CLK to DFFSR_25/D delay 2557.79 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  NOR2X1_4/B
   2255.3 ps          _104_:  NOR2X1_4/Y -> AOI21X1_1/C
   2352.7 ps         _2__1_: AOI21X1_1/Y ->  DFFSR_25/D

   clock skew at destination = 2.74241
   setup at destination = 202.337

Path DFFSR_1/CLK to DFFSR_24/D delay 2557.79 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> NAND3X1_2/B
   2065.0 ps          _103_: NAND3X1_2/Y ->  NOR2X1_5/B
   2255.3 ps           _18_:  NOR2X1_5/Y -> AOI21X1_2/C
   2352.7 ps         _2__0_: AOI21X1_2/Y ->  DFFSR_24/D

   clock skew at destination = 2.74241
   setup at destination = 202.337

Path DFFSR_4/CLK to DFFSR_11/D delay 2173.02 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->    INVX8_1/A
    929.3 ps          _102_:    INVX8_1/Y ->    BUFX4_4/A
   1120.6 ps  _102__bF_buf0:    BUFX4_4/Y ->   NOR2X1_7/B
   1294.5 ps           _36_:   NOR2X1_7/Y ->  NAND2X1_3/B
   1550.4 ps           _43_:  NAND2X1_3/Y -> OAI21X1_19/B
   1699.2 ps           _54_: OAI21X1_19/Y ->   AND2X2_2/A
   1875.6 ps           _56_:   AND2X2_2/Y -> OAI21X1_20/B
   1966.3 ps         _0__3_: OAI21X1_20/Y ->   DFFSR_11/D

   clock skew at destination = 9.14701
   setup at destination = 197.576

Path DFFSR_4/CLK to DFFSR_9/D delay 2081.11 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->    INVX8_1/A
    929.3 ps          _102_:    INVX8_1/Y ->    BUFX4_4/A
   1120.6 ps  _102__bF_buf0:    BUFX4_4/Y ->   NOR2X1_7/B
   1294.5 ps           _36_:   NOR2X1_7/Y ->  NAND2X1_3/B
   1550.4 ps           _43_:  NAND2X1_3/Y ->   INVX1_24/A
   1685.9 ps           _44_:   INVX1_24/Y -> OAI21X1_15/B
   1801.0 ps           _46_: OAI21X1_15/Y ->  NAND2X1_4/B
   1884.4 ps         _0__1_:  NAND2X1_4/Y ->    DFFSR_9/D

   clock skew at destination = 2.74241
   setup at destination = 193.974

Path DFFSR_4/CLK to DFFSR_10/D delay 2051.74 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->    INVX8_1/A
    929.3 ps          _102_:    INVX8_1/Y ->    BUFX4_4/A
   1120.6 ps  _102__bF_buf0:    BUFX4_4/Y ->   NOR2X1_7/B
   1294.5 ps           _36_:   NOR2X1_7/Y ->  NAND2X1_3/B
   1550.4 ps           _43_:  NAND2X1_3/Y ->   XOR2X1_1/A
   1735.3 ps           _49_:   XOR2X1_1/Y -> OAI21X1_17/B
   1842.4 ps         _0__2_: OAI21X1_17/Y ->   DFFSR_10/D

   clock skew at destination = 9.14701
   setup at destination = 200.204

Path DFFSR_4/CLK to DFFSR_14/D delay 2048.21 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->  NAND3X1_5/A
   1272.0 ps           _55_:  NAND3X1_5/Y ->   INVX1_27/A
   1481.8 ps           _61_:   INVX1_27/Y ->  NAND3X1_8/C
   1626.8 ps           _81_:  NAND3X1_8/Y ->  AOI22X1_2/D
   1740.1 ps           _82_:  AOI22X1_2/Y -> OAI21X1_28/B
   1844.2 ps         _0__6_: OAI21X1_28/Y ->   DFFSR_14/D

   clock skew at destination = 2.74241
   setup at destination = 201.272

Path DFFSR_4/CLK to DFFSR_12/D delay 2013.15 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->  NAND3X1_5/A
   1272.0 ps           _55_:  NAND3X1_5/Y ->   INVX1_27/A
   1481.8 ps           _61_:   INVX1_27/Y ->  NOR2X1_11/B
   1598.1 ps           _62_:  NOR2X1_11/Y -> OAI21X1_22/B
   1714.4 ps           _64_: OAI21X1_22/Y -> OAI21X1_23/C
   1805.9 ps         _0__4_: OAI21X1_23/Y ->   DFFSR_12/D

   clock skew at destination = 9.14701
   setup at destination = 198.12

Path DFFSR_4/CLK to DFFSR_13/D delay 1934.44 ps
      0.0 ps  clock_bF_buf3:  CLKBUF1_2/Y ->    DFFSR_4/CLK
    784.4 ps       state_3_:    DFFSR_4/Q ->  NAND3X1_5/A
   1272.0 ps           _55_:  NAND3X1_5/Y ->  NOR2X1_12/B
   1482.8 ps           _63_:  NOR2X1_12/Y -> AOI21X1_14/A
   1630.0 ps           _71_: AOI21X1_14/Y ->  AOI22X1_1/D
   1727.3 ps         _0__5_:  AOI22X1_1/Y ->   DFFSR_13/D

   clock skew at destination = 9.14701
   setup at destination = 198.032

Path DFFSR_1/CLK to DFFSR_15/D delay 1903.04 ps
      0.0 ps  clock_bF_buf4:  CLKBUF1_1/Y ->    DFFSR_1/CLK
    903.8 ps       state_0_:    DFFSR_1/Q ->    INVX4_1/A
   1296.6 ps           _91_:    INVX4_1/Y -> NAND3X1_12/A
   1533.4 ps           _90_: NAND3X1_12/Y ->   AND2X2_3/A
   1705.5 ps         _0__7_:   AND2X2_3/Y ->   DFFSR_15/D

   clock skew at destination = 9.14701
   setup at destination = 188.371

Path DFFSR_1/CLK to DFFSR_8/D delay 1771.75 ps
      0.0 ps  clock_bF_buf4:  CLKBUF1_1/Y ->    DFFSR_1/CLK
    903.8 ps       state_0_:    DFFSR_1/Q ->    INVX4_1/A
   1296.6 ps           _91_:    INVX4_1/Y -> OAI21X1_12/C
   1461.2 ps           _37_: OAI21X1_12/Y -> OAI21X1_13/C
   1563.0 ps         _0__0_: OAI21X1_13/Y ->    DFFSR_8/D

   clock skew at destination = 9.14701
   setup at destination = 199.556

Path DFFSR_1/CLK to DFFSR_18/D delay 1767.64 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> OAI21X1_5/C
   1473.5 ps           _24_: OAI21X1_5/Y -> AOI21X1_4/C
   1560.0 ps         _3__2_: AOI21X1_4/Y ->  DFFSR_18/D

   clock skew at destination = 9.14701
   setup at destination = 198.524

Path DFFSR_1/CLK to DFFSR_19/D delay 1767.64 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> OAI21X1_6/C
   1473.5 ps           _25_: OAI21X1_6/Y -> AOI21X1_5/C
   1560.0 ps         _3__3_: AOI21X1_5/Y ->  DFFSR_19/D

   clock skew at destination = 9.14701
   setup at destination = 198.524

Path DFFSR_1/CLK to DFFSR_20/D delay 1762.78 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK
    903.8 ps       state_0_:   DFFSR_1/Q ->   INVX4_1/A
   1296.6 ps           _91_:   INVX4_1/Y -> OAI21X1_7/C
   1473.5 ps           _26_: OAI21X1_7/Y -> AOI21X1_6/C
   1560.0 ps         _3__4_: AOI21X1_6/Y ->  DFFSR_20/D

   clock skew at destination = 2.74241
   setup at destination = 200.075

Computed maximum clock frequency (zero margin) = 382.282 MHz
-----------------------------------------

Number of paths analyzed:  58

Top 20 minimum delay paths:
Path DFFSR_6/CLK to DFFSR_7/D delay 347.942 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y -> DFFSR_6/CLK
    365.1 ps    startbuf_0_:   DFFSR_6/Q -> DFFSR_7/D

   clock skew at destination = 0
   hold at destination = -17.1329

Path DFFSR_3/CLK to DFFSR_5/D delay 355.93 ps
      0.0 ps  clock_bF_buf1: CLKBUF1_4/Y -> DFFSR_3/CLK
    408.3 ps       state_2_:   DFFSR_3/Q -> DFFSR_5/D

   clock skew at destination = -6.4046
   hold at destination = -45.9754

Path DFFSR_33/CLK to output pin done delay 472.527 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y -> DFFSR_33/CLK
    364.9 ps          _112_:  DFFSR_33/Q ->  BUFX2_9/A
    472.5 ps           done:   BUFX2_9/Y -> done

Path DFFSR_25/CLK to output pin dp[1] delay 472.527 ps
      0.0 ps  clock_bF_buf3: CLKBUF1_2/Y -> DFFSR_25/CLK
    364.9 ps       _113__1_:  DFFSR_25/Q -> BUFX2_11/A
    472.5 ps          dp[1]:  BUFX2_11/Y -> dp[1]

Path DFFSR_29/CLK to output pin dp[5] delay 472.527 ps
      0.0 ps  clock_bF_buf3: CLKBUF1_2/Y -> DFFSR_29/CLK
    364.9 ps       _113__5_:  DFFSR_29/Q -> BUFX2_15/A
    472.5 ps          dp[5]:  BUFX2_15/Y -> dp[5]

Path DFFSR_30/CLK to output pin dp[6] delay 472.527 ps
      0.0 ps  clock_bF_buf3: CLKBUF1_2/Y -> DFFSR_30/CLK
    364.9 ps       _113__6_:  DFFSR_30/Q -> BUFX2_16/A
    472.5 ps          dp[6]:  BUFX2_16/Y -> dp[6]

Path DFFSR_24/CLK to output pin dp[0] delay 472.527 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_24/CLK
    364.9 ps       _113__0_:  DFFSR_24/Q -> BUFX2_10/A
    472.5 ps          dp[0]:  BUFX2_10/Y -> dp[0]

Path DFFSR_31/CLK to output pin dp[7] delay 472.527 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_31/CLK
    364.9 ps       _113__7_:  DFFSR_31/Q -> BUFX2_17/A
    472.5 ps          dp[7]:  BUFX2_17/Y -> dp[7]

Path DFFSR_32/CLK to output pin dp[8] delay 472.527 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_32/CLK
    364.9 ps       _113__8_:  DFFSR_32/Q -> BUFX2_18/A
    472.5 ps          dp[8]:  BUFX2_18/Y -> dp[8]

Path DFFSR_26/CLK to output pin dp[2] delay 472.527 ps
      0.0 ps  clock_bF_buf1: CLKBUF1_4/Y -> DFFSR_26/CLK
    364.9 ps       _113__2_:  DFFSR_26/Q -> BUFX2_12/A
    472.5 ps          dp[2]:  BUFX2_12/Y -> dp[2]

Path DFFSR_27/CLK to output pin dp[3] delay 472.527 ps
      0.0 ps  clock_bF_buf1: CLKBUF1_4/Y -> DFFSR_27/CLK
    364.9 ps       _113__3_:  DFFSR_27/Q -> BUFX2_13/A
    472.5 ps          dp[3]:  BUFX2_13/Y -> dp[3]

Path DFFSR_28/CLK to output pin dp[4] delay 472.527 ps
      0.0 ps  clock_bF_buf1: CLKBUF1_4/Y -> DFFSR_28/CLK
    364.9 ps       _113__4_:  DFFSR_28/Q -> BUFX2_14/A
    472.5 ps          dp[4]:  BUFX2_14/Y -> dp[4]

Path DFFSR_2/CLK to DFFSR_1/D delay 488.835 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->  DFFSR_2/CLK
    373.4 ps       state_1_:   DFFSR_2/Q -> AND2X2_4/B
    487.7 ps            _4_:  AND2X2_4/Y ->  DFFSR_1/D

   clock skew at destination = 0
   hold at destination = 1.16296

Path DFFSR_5/CLK to DFFSR_2/D delay 513.266 ps
      0.0 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_5/CLK
    382.1 ps       state_4_:   DFFSR_5/Q ->   INVX1_2/A
    458.2 ps           _98_:   INVX1_2/Y -> OAI21X1_2/C
    521.0 ps            _6_: OAI21X1_2/Y ->   DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -7.77942

Path DFFSR_9/CLK to output pin counter[1] delay 523.316 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_9/CLK
    407.6 ps       _111__1_:   DFFSR_9/Q -> BUFX2_2/A
    523.3 ps     counter[1]:   BUFX2_2/Y -> counter[1]

Path DFFSR_32/CLK to DFFSR_32/D delay 526.007 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_32/CLK
    364.9 ps       _113__8_:  DFFSR_32/Q -> INVX1_17/A
    452.6 ps           _15_:  INVX1_17/Y -> MUX2X1_7/A
    534.9 ps         _2__8_:  MUX2X1_7/Y -> DFFSR_32/D

   clock skew at destination = 0
   hold at destination = -8.92569

Path DFFSR_31/CLK to DFFSR_31/D delay 526.007 ps
      0.0 ps  clock_bF_buf2: CLKBUF1_3/Y -> DFFSR_31/CLK
    364.9 ps       _113__7_:  DFFSR_31/Q -> INVX1_15/A
    452.6 ps           _13_:  INVX1_15/Y -> MUX2X1_6/A
    534.9 ps         _2__7_:  MUX2X1_6/Y -> DFFSR_31/D

   clock skew at destination = 0
   hold at destination = -8.92569

Path DFFSR_30/CLK to DFFSR_30/D delay 526.007 ps
      0.0 ps  clock_bF_buf3: CLKBUF1_2/Y -> DFFSR_30/CLK
    364.9 ps       _113__6_:  DFFSR_30/Q -> INVX1_13/A
    452.6 ps           _11_:  INVX1_13/Y -> MUX2X1_5/A
    534.9 ps         _2__6_:  MUX2X1_5/Y -> DFFSR_30/D

   clock skew at destination = 0
   hold at destination = -8.92569

Path DFFSR_29/CLK to DFFSR_29/D delay 526.007 ps
      0.0 ps  clock_bF_buf3: CLKBUF1_2/Y -> DFFSR_29/CLK
    364.9 ps       _113__5_:  DFFSR_29/Q -> INVX1_11/A
    452.6 ps            _9_:  INVX1_11/Y -> MUX2X1_4/A
    534.9 ps         _2__5_:  MUX2X1_4/Y -> DFFSR_29/D

   clock skew at destination = 0
   hold at destination = -8.92569

Path DFFSR_28/CLK to DFFSR_28/D delay 526.007 ps
      0.0 ps  clock_bF_buf1: CLKBUF1_4/Y -> DFFSR_28/CLK
    364.9 ps       _113__4_:  DFFSR_28/Q ->  INVX1_9/A
    452.6 ps          _109_:   INVX1_9/Y -> MUX2X1_3/A
    534.9 ps         _2__4_:  MUX2X1_3/Y -> DFFSR_28/D

   clock skew at destination = 0
   hold at destination = -8.92569

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  76

Top 20 maximum delay paths:
Path input pin N[1] to DFFSR_15/D delay 1296.97 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->  NAND3X1_6/A
    567.5 ps    _66_:  NAND3X1_6/Y ->   INVX1_30/A
    775.7 ps    _73_:   INVX1_30/Y ->  NAND3X1_9/C
    910.9 ps    _85_:  NAND3X1_9/Y -> NAND3X1_10/C
   1008.6 ps    _86_: NAND3X1_10/Y ->   AND2X2_3/B
   1122.8 ps  _0__7_:   AND2X2_3/Y ->   DFFSR_15/D

   setup at destination = 174.141

Path input pin N[1] to DFFSR_14/D delay 1187.3 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->  NAND3X1_6/A
    567.5 ps    _66_:  NAND3X1_6/Y ->   INVX1_30/A
    775.7 ps    _73_:   INVX1_30/Y -> OAI21X1_27/B
    907.9 ps    _76_: OAI21X1_27/Y -> OAI21X1_28/C
   1002.7 ps  _0__6_: OAI21X1_28/Y ->   DFFSR_14/D

   setup at destination = 184.648

Path input pin N[1] to DFFSR_13/D delay 1076.17 ps
      0.0 ps    N[1]:             -> NAND2X1_2/A
    218.6 ps    _39_: NAND2X1_2/Y -> NAND3X1_6/A
    567.5 ps    _66_: NAND3X1_6/Y -> NAND2X1_6/A
    762.2 ps    _68_: NAND2X1_6/Y -> AOI22X1_1/B
    888.0 ps  _0__5_: AOI22X1_1/Y ->  DFFSR_13/D

   setup at destination = 188.212

Path input pin N[1] to DFFSR_12/D delay 980.044 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->  NAND2X1_5/A
    506.3 ps    _52_:  NAND2X1_5/Y -> OAI21X1_21/B
    676.1 ps    _59_: OAI21X1_21/Y -> OAI21X1_23/B
    792.2 ps  _0__4_: OAI21X1_23/Y ->   DFFSR_12/D

   setup at destination = 187.855

Path input pin N[1] to DFFSR_11/D delay 966.469 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->  NAND2X1_5/A
    506.3 ps    _52_:  NAND2X1_5/Y ->  NAND3X1_4/B
    685.8 ps    _53_:  NAND3X1_4/Y -> OAI21X1_20/C
    781.7 ps  _0__3_: OAI21X1_20/Y ->   DFFSR_11/D

   setup at destination = 184.809

Path input pin N[1] to DFFSR_10/D delay 923.873 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->    INVX2_1/A
    423.1 ps    _40_:    INVX2_1/Y -> AOI21X1_12/A
    548.6 ps    _47_: AOI21X1_12/Y -> OAI21X1_16/C
    651.3 ps    _48_: OAI21X1_16/Y -> OAI21X1_17/C
    740.1 ps  _0__2_: OAI21X1_17/Y ->   DFFSR_10/D

   setup at destination = 183.786

Path input pin N[1] to DFFSR_9/D delay 843.335 ps
      0.0 ps    N[1]:              ->  NAND2X1_2/A
    218.6 ps    _39_:  NAND2X1_2/Y ->    INVX2_1/A
    423.1 ps    _40_:    INVX2_1/Y -> OAI21X1_14/B
    555.6 ps    _41_: OAI21X1_14/Y ->  NAND2X1_4/A
    660.8 ps  _0__1_:  NAND2X1_4/Y ->    DFFSR_9/D

   setup at destination = 182.514

Path input pin clock to DFFSR_1/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_1/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_2/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_2/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_5/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_5/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_6/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_6/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_7/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->   DFFSR_7/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_14/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->  DFFSR_14/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_33/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_1/A
    217.8 ps  clock_bF_buf4: CLKBUF1_1/Y ->  DFFSR_33/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_4/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->   DFFSR_4/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_16/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_17/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->  DFFSR_17/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_20/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->  DFFSR_20/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_25/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->  DFFSR_25/CLK

   setup at destination = 355.83

Path input pin clock to DFFSR_29/CLK delay 573.609 ps
      0.0 ps          clock:             -> CLKBUF1_2/A
    217.8 ps  clock_bF_buf3: CLKBUF1_2/Y ->  DFFSR_29/CLK

   setup at destination = 355.83

-----------------------------------------

Number of paths analyzed:  76

Top 20 minimum delay paths:
Path input pin start to DFFSR_6/D delay 56.7708 ps
      0.0 ps  start:   -> DFFSR_6/D

   hold at destination = 56.7708

Path input pin N[1] to DFFSR_8/D delay 142.807 ps
      0.0 ps    N[1]:              ->   INVX1_22/A
     65.0 ps    _34_:   INVX1_22/Y -> OAI21X1_13/B
    128.2 ps  _0__0_: OAI21X1_13/Y ->    DFFSR_8/D

   hold at destination = 14.624

Path input pin N[3] to DFFSR_10/D delay 163.857 ps
      0.0 ps    N[3]:              -> OAI21X1_16/A
     93.8 ps    _48_: OAI21X1_16/Y -> OAI21X1_17/C
    158.8 ps  _0__2_: OAI21X1_17/Y ->   DFFSR_10/D

   hold at destination = 5.0657

Path input pin N[0] to DFFSR_24/D delay 164.038 ps
      0.0 ps    N[0]:             ->  NOR2X1_5/A
     82.7 ps    _18_:  NOR2X1_5/Y -> AOI21X1_2/C
    154.4 ps  _2__0_: AOI21X1_2/Y ->  DFFSR_24/D

   hold at destination = 9.59986

Path input pin N[5] to DFFSR_12/D delay 184.905 ps
      0.0 ps    N[5]:              -> OAI21X1_21/A
    110.8 ps    _59_: OAI21X1_21/Y -> OAI21X1_23/B
    175.9 ps  _0__4_: OAI21X1_23/Y ->   DFFSR_12/D

   hold at destination = 8.99833

Path input pin N[4] to DFFSR_11/D delay 197.963 ps
      0.0 ps    N[4]:              -> OAI21X1_18/C
     72.5 ps    _50_: OAI21X1_18/Y ->  NAND3X1_4/C
    131.7 ps    _53_:  NAND3X1_4/Y -> OAI21X1_20/C
    210.4 ps  _0__3_: OAI21X1_20/Y ->   DFFSR_11/D

   hold at destination = -12.3983

Path input pin N[6] to DFFSR_13/D delay 221.314 ps
      0.0 ps    N[6]:              -> OAI21X1_24/C
     63.5 ps    _67_: OAI21X1_24/Y ->  NAND2X1_6/B
    137.0 ps    _68_:  NAND2X1_6/Y ->  AOI22X1_1/B
    238.8 ps  _0__5_:  AOI22X1_1/Y ->   DFFSR_13/D

   hold at destination = -17.5154

Path input pin clock to DFFSR_15/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->  DFFSR_15/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_13/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->  DFFSR_13/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_12/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->  DFFSR_12/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_11/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->  DFFSR_11/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_10/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->  DFFSR_10/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_8/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_5/A
    208.6 ps  clock_bF_buf0: CLKBUF1_5/Y ->   DFFSR_8/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_28/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->  DFFSR_28/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_27/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->  DFFSR_27/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_26/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->  DFFSR_26/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_19/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->  DFFSR_19/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_18/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->  DFFSR_18/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_3/CLK delay 230.577 ps
      0.0 ps          clock:             -> CLKBUF1_4/A
    208.6 ps  clock_bF_buf1: CLKBUF1_4/Y ->   DFFSR_3/CLK

   hold at destination = 21.9448

Path input pin clock to DFFSR_32/CLK delay 237.02 ps
      0.0 ps          clock:             -> CLKBUF1_3/A
    215.0 ps  clock_bF_buf2: CLKBUF1_3/Y ->  DFFSR_32/CLK

   hold at destination = 21.9832

-----------------------------------------

