# do /home/raswa151/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/raswa151/courses/tsea84-labs/lab1/vunit_out/modelsim/modelsim.ini -wlf /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pe(tb) -coverage -L vunit_lib -L lib -g/tb_pe/logic_op=False -g/tb_pe/file_name=/home/raswa151/courses/tsea84-labs/lab1/testing.txt -g/tb_pe/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/,tb path : /home/raswa151/courses/tsea84-labs/lab1/,use_color : true" -g/tb_pe/pipeline=0 -g/tb_pe/wordlength=12 -g/tb_pe/shift_wordlength=3 
# Start time: 09:26:09 on Sep 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl(50): (vopt-1152) Index value 13 is out of index range 12 downto 0 of ieee.NUMERIC_STD.SIGNED.
# ** Warning: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl(76): (vopt-1272) Length of expected is 24; length of actual is 26.
# ** Warning: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl(86): (vopt-1272) Length of expected is 24; length of actual is 26.
# ** Warning: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl(96): (vopt-1272) Length of expected is 24; length of actual is 26.
# ** Warning: /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl(99): (vopt-1246) Range 1 to 0 is null.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.16.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pe/instantiate_pe/PE1
# ** Fatal: (vsim-3738) (vopt-1152) Index value 13 is out of index range 12 downto 0 of ieee.NUMERIC_STD.SIGNED.
#    Time: 0 ps  Iteration: 2  Process: /tb_pe/instantiate_pe/PE1/operations File: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl Line: 50
# Fatal error in Process operations at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl line 50
# 
# HDL call sequence:
# Stopped at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 50 Process operations
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 50 return [address 0x7fefe4cb4381] Process operations
# 
# 
# Surrounding code from 'see' command
#   45 :     case op is
#   46 :       when noop => null;
#   47 :       when add =>
#   48 :         before_shift <= signeda + signedb;
#   49 : 
# ->50 :         if (before_shift(wordlength+1) /= before_shift(wordlength)) then
#   51 :             V <= '1';
#   52 :         else
#   53 :             V <= '0';
#   54 :         end if;
# 
# End time: 09:26:10 on Sep 10,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
