(this["webpackJsonparduino-web-timers"]=this["webpackJsonparduino-web-timers"]||[]).push([[0],{325:function(t,n,e){},327:function(t,n,e){},328:function(t,n,e){},330:function(t,n,e){},331:function(t,n,e){},332:function(t,n,e){},491:function(t,n,e){"use strict";e.r(n);var r=e(1),o=e.n(r),c=e(27),a=e.n(c),i=(e(325),e(8)),u=e(18),C=e(10),D=e(504),s=e(505),O=e(496),l=e(499),d=e(498),m=e(99),R=e(506),p=(e(326),e(327),e(14)),M=e(494),P=e(213),f=e(214),T=e(500),F=e(501),h=e(503),A=e(37),g=function(t){var n=(t=t.trim().split("\n").map((function(t){return t.trim()})).join("\n")).trim().split("\n\n"),e=Object(A.a)(n),r=e[0],o=e.slice(1);return{registers:j(r),configs:o.map(b)}},b=function(t){var n=t.trim().split("\n").filter((function(t){return!t.startsWith("//")})).map((function(t){return t.trim().split("\t")})),e=Object(A.a)(n),r=e[0];return e.slice(1).map((function(t){return Object.fromEntries(r.map((function(n,e){return[n,t[e].trim().replace(/\\n/g,"\n").replace(/\\t/g,"\t")]})))})).filter((function(t){return!Object.values(t).includes("-")}))},j=function(t){var n=t.trim().split("\n").filter((function(t){return!t.startsWith("//")})).map((function(t){return t.trim().split("\t")})),e=Object(A.a)(n),r=e[0],o=e.slice(1);return Object.fromEntries(r.map((function(t,n){return[t,o.map((function(t){return t[n]}))]})))},B={Timer:{timerMode:"Timer mode",topValue:"Top value of timer",clockPrescalerOrSource:"Clock prescaler or external source",clockDoubler:"Double timer clock speed",ExternalClockInput:"External clock input port",FCPU_UI:"CPU Clock"},"Output A":{CompareOutputModeA:"Behaviour",interruptA:"Interrupt on match",OCnA_OutputPort:"Output port",OCnA_OutputCurrent:"Output current"},"Output B":{CompareOutputModeB:"Behaviour",interruptB:"Interrupt on match",OCnB_OutputPort:"Output port",OCnB_OutputCurrent:"Output current"},"Output C":{CompareOutputModeC:"Behaviour",interruptC:"Interrupt on match",OCnC_OutputPort:"Output port",OCnC_OutputCurrent:"Output current"},Extras:{updateOcrMoment:"When are the OCRs updated",setTovMoment:"When overflow interrupt is triggered",InterruptOnTimerOverflow:"Interrupt on Timer Overflow",InputCaptureNoiseSupression:"Input capture noise supression",InterruptOnInputCapture:"Interrupt on Input Capture",InputCaptureEdgeSelect:"Input Capture Edge Select",DeadTime:"Insert dead time"}},v={timerMode:{Normal:"Counts always up, overflowing to zero. Duty is always 50%.",PCPWM:"Phase correct PWM: Counts up to TOP then down to 0. Output compare registers updated at TOP, maintaining the phase of the PWM. Output is set in one direction and cleared on the other one. Duty goes from full 0% to full 100% but maximum frequency is half that of FPWM.",CTC:"Clear timer on compare: Counts up to TOP and resets to zero. Duty is always 50%.",FPWM:"Fast PWM: Counts up to TOP and resets to zero. Duty cycle cannot go to 0% (on clear-on-compare-match), or to 100% (on set-on-compare-match).",PFCPWM:"Phase frequency correct PWM: idem to PCPWM, but output compare registers are updated at zero, resulting in a constant frequency even when the output compare registers are changed during operation."},topValue:{ICR1:"If ICR1 is not used as top, the input capture pin (ICP1) is PB0.\nIf ICR1 is used as top, ICP1 is disconnected. The input compare register is not double-buffered so it will be updated immediatly (and not on TOP or BOTTOM like OCRs). This may make the timer lose a match if changed near it.",ICR3:"If ICR3 is not used as top, the input capture pin (ICP3) is PF4.\nIf ICR3 is used as top, ICP3 is disconnected. The input compare register is not double-buffered so it will be updated immediatly (and not on TOP or BOTTOM like OCRs). This may make the timer lose a match if changed near it."},OCnA_OutputPort:{"E4+C0":"Both at the same time",AC0P:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t15 \nQFP32:\tD6\t10 \nSSOP20:\tD6\t9",B1:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t19 \nQFP32:\tD9\t13 \nSSOP20:\tD9\t11",B3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t23 \nQFP32:\tD11\t15 \nSSOP20:\tD11\t12",C0:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t35 \nQFP32:\tA0\t25 \nSSOP20:\tA0\t17",D3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t1 \nQFP32:\tD3\t1 \nSSOP20:\tD3\t3",D6:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t14 \nQFP32:\tD6\t10 \nSSOP20:\tD6\t9",E4:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t3 \nQFP32:\t-\t3 \nSSOP20:\t-\t-",F1:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t46 \nQFP32:\tD1\t31 \nSSOP20:\tD1\t1",F5:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t9 \nQFP32:\t-\t6 \nSSOP20:\tD?\t6",F6:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t10 \nQFP32:\t-\t- \nSSOP20:\t-\t-",F7:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t17 \nQFP32:\t-\t- \nSSOP20:\tD7\t10"},OCnB_OutputPort:{F2:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t48 \nQFP32:\tD2\t32 \nSSOP20:\tD2\t2",F7:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t17 \nQFP32:\t-\t- \nSSOP20:\tD7\t10",D3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t1 \nQFP32:\tD3\t1 \nSSOP20:\tD3\t3",F4:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t5 \nQFP32:\t-\t5 \nSSOP20:\tD3\t3",B2:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t20 \nQFP32:\tD10\t14 \nSSOP20:\tD10\t12",F3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t4 \nQFP32:\t-\t- \nSSOP20:\t-\t-",D5:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t13 \nQFP32:\tD5\t9 \nSSOP20:\tD5\t8"},OCnC_OutputPort:{F3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t4 \nQFP32:\t-\t- \nSSOP20:\t-\t-"},updateOcrMoment:{TOP:"OCR registers are updated whenever the timer reaches its top. Can be a fixed number or the value of some register",BOTTOM:"OCR registers are updated when the timer resets to zero",immediate:"OCR registers are updated as soon as they are changed, without a buffer."},InterruptOnInputCapture:{title:"When ICRn not used as TOP and a capture is triggered (PB0 in Timer1, PF4 in Timer3), the counter value is copied into the input capture register (ICRn). The event will also set the input capture flag (ICFn), and this can be used to cause an input capture interrupt, if this interrupt is enabled. \nIt can also be used to trigger an interrupt on compare match against the counter."},InputCaptureNoiseSupression:{on:"The noise canceler improves noise immunity by using a simple digital filtering scheme. The noise canceler input is monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge detector.\n    When enabled, the noise canceler introduces additional four system clock cycles of delay from a change applied\n    to the input, to the update of the ICRn register. The noise canceler uses the system clock and is therefore not affected by the\n    prescaler."},InputCaptureEdgeSelect:{title:"When the ICRn is used as TOP value, the ICPn is disconnected and consequently the input capture function is disabled."},DeadTime:{on:"dead time enable control\n    Setting DTENn to logic one, inserting dead time is enable. Base on waveform generated in B channel compare output, both OCnA and OCnB can insert dead time, whose interval is decided by corresponding counter time of DTRn register. Waveform polarity output by OCnA is decided by relationship between CnMn and COMnB, for details referring to list for waveform polarity after inserting dead time."}},I=(e(328),e(9)),W=e(212),S=e(502),E=e(19),x=30,N=120,k=30,y=50,w=e(2),_=function(t){var n=arguments.length>1&&void 0!==arguments[1]?arguments[1]:0,e=Math.pow(10,n);return Math.round(t*e)/e};function X(t){var n=t.height,e=t.xScale,o=Object(r.useRef)(null),c=o.current;return Object(r.useLayoutEffect)((function(){if(c){var t=Object(E.g)(e.domain()[0],e.domain()[1],10);Object(E.f)(c).call((function(r){r.attr("transform","translate(0,".concat(n-k,")")).call(Object(E.a)(e).tickValues(t).tickPadding(10).tickSize(-n+x+k).tickFormat((function(t){return function(t){if(t=Number(t),!Number.isFinite(t))return"--";if(0===t)return"0";var n=t/60,e=t/60/60,r=1e3*t,o=1e3*r,c=1e3*o;return c<10?_(c,1)+"ns":c<1e3?_(c)+"ns":o<10?_(o,1)+"\u03bcs":o<1e3?_(o)+"\u03bcs":r<10?_(r,1)+"ms":r<1e3?_(r)+"ms":t<10?_(t,1)+"s":e>1?_(e,0)+"h"+_(n%60,1)+"m":n>5?_(n,0)+"m"+_(t%60,1)+"s":_(t,0)+"s"}(t)})).tickSizeOuter(0))}))}}),[c,e,n]),Object(w.jsx)("g",{className:"x axis",ref:o})}function V(t){var n=t.width,e=t.yScale,o=Object(r.useRef)(null),c=o.current;return Object(r.useLayoutEffect)((function(){if(c){var t=Object(E.g)(e.domain()[0],e.domain()[1],10);Object(E.f)(c).call((function(r){return r.attr("transform","translate(".concat(y,",0)")).call(Object(E.b)(e).tickValues(t).tickPadding(10).tickSize(-n+N+y-1).tickFormat((function(t){return t})))})).call((function(t){return t.select(".domain").attr("d",(function(t,n,e){return Object(E.f)(e[0]).attr("d")+"z"}))}))}}),[c,e,n]),Object(w.jsx)("g",{className:"y axis",ref:o})}var G=function(t,n,e,r){return Q(function(t,n){var e=t.tcnt;return-1===t.dir?2*n-e:e}(t,e)+n,e,r)},H=function(t,n){return["PCPWM","PFCPWM"].includes(n)?2*t:t},Q=function(t,n,e){for(;t<0;)t+=n;if(!["PCPWM","PFCPWM"].includes(e))return{tcnt:t%(n+1),dir:1};var r=t%(2*n);return r<n?{tcnt:r,dir:1}:{tcnt:2*n-r,dir:-1}},z=function(t,n){return t.tcnt===n.tcnt&&t.dir===n.dir};e(330),e(331);var L=function(t,n,e){return Math.min(Math.max(t,n),e)},U=Object(r.forwardRef)((function(t,n){var e=t.width,o=t.yScale,c=t.setCompareRegisterValue,a=t.compareRegisterValue,u=t.yExtent,C=t.name,D=Object(r.useState)(!1),s=Object(i.a)(D,2),O=s[0],l=s[1];Object(r.useImperativeHandle)(n,(function(){return{onMouseUp:function(){l(!1)},onMouseMove:function(t,n){if(n.preventDefault(),O){var e=o.invert(t);e=L.apply(void 0,[Math.round(e)].concat(Object(p.a)(u))),c(e)}}}}));var d=o(L.apply(void 0,[a].concat(Object(p.a)(u)))),m=Object(r.useCallback)((function(t){l(!0)}),[l]);return Object(w.jsxs)(w.Fragment,{children:[Object(w.jsx)("line",{className:"OCR ".concat(C),x1:y,x2:e-N,y1:d,y2:d}),Object(w.jsx)("line",{className:"OCRHandle ".concat(C),onMouseDown:m,onTouchStart:m,x1:y,x2:e,y1:d,y2:d}),Object(w.jsxs)("text",{className:"OCRText ".concat(C),fill:"currentColor",onMouseDown:m,onTouchStart:m,y:d,x:e-N,dy:".32em",dx:"10",children:[C,"=",a]})]})}));U.displayName="CompareRegisterHandle";var q=U;function K(t){var n=t.label,e=t.flagValues,r=t.t,o=t.TCNT,c=t.xScale,a=t.yScale;return Object(w.jsx)(w.Fragment,{children:e.map((function(t,e){return t&&Object(w.jsxs)("g",{transform:"translate(".concat(c(r[e]),", ").concat(a(o[e]),")"),children:[Object(w.jsx)("path",{d:Object(E.d)()([[-3,-5],[0,0],[3,-5],[0,0],[0,-12],[20,-12]])}),Object(w.jsx)("text",{y:"-20",x:"0",dy:".32em",children:n},e)]},e)}))})}e(332);function J(t){var n=t.xScale,e=t.yScale,r=t.data,o=t.idx,c=t.name,a=Object(E.d)().x((function(t){var e=Object(i.a)(t,2),r=e[0];e[1];return n(r)})).y((function(t){var n=Object(i.a)(t,2),r=(n[0],n[1]);return e(r)}))(r);return Object(w.jsxs)(w.Fragment,{children:[Object(w.jsx)("path",{className:"curve-".concat(o),d:a||void 0}),c&&Object(w.jsx)("text",{className:"OCText ".concat(c),fill:"currentColor",y:e(0),x:n(0)-y,dy:".32em",dx:"10",children:c})]})}var Y=function(t,n){return{OutputA:"OCR".concat(n.timerNr,"A"),OutputB:"OCR".concat(n.timerNr,"B"),OutputC:"OCR".concat(n.timerNr,"C"),Input:"ICR".concat(n.timerNr),DeadTimeA:"DTR".concat(n.timerNr,"L"),DeadTimeB:"DTR".concat(n.timerNr,"H")}[t]},Z=function(t,n){return n.topValue===Y(t,n)},$=function(t,n){return"1"===n[{OutputA:"OCIE".concat(n.timerNr,"A"),OutputB:"OCIE".concat(n.timerNr,"B"),OutputC:"OCIE".concat(n.timerNr,"C"),Input:"ICIE".concat(n.timerNr),DeadTimeA:"DTRL".concat(n.timerNr),DeadTimeB:"DTRH".concat(n.timerNr)}[t]]},tt=function(t,n){return"disconnect"!==(n[{OutputA:"CompareOutputModeA",OutputB:"CompareOutputModeB",OutputC:"CompareOutputModeC",Input:"",DeadTimeA:"",DeadTimeB:""}[t]]||"disconnect")},nt=function(t,n){return Z(t,n)||$(t,n)||tt(t,n)||function(t,n){return"on"===n[{OutputA:"",OutputB:"",OutputC:"",Input:"",DeadTimeA:"DeadTime",DeadTimeB:"DeadTime"}[t]]}(t,n)},et=function(t){return{OutputA:!1,OutputB:!1,OutputC:!1,Input:!0,DeadTimeA:!1,DeadTimeB:!1}[t]},rt=function(t){return{OutputA:!0,OutputB:!0,OutputC:!0,Input:!1,DeadTimeA:!1,DeadTimeB:!1}[t]},ot=function(t){return{OutputA:!1,OutputB:!1,OutputC:!1,Input:!1,DeadTimeA:!0,DeadTimeB:!0}[t]},ct=["OutputA","OutputB","OutputC","Input","DeadTimeA","DeadTimeB"],at=function(t,n){var e=Y(t,n),r=parseFloat(n[e]||"");return{genericName:t,name:e,value:r,code:"".concat(e," = ").concat(r,";"),isInput:et(t),isOutput:rt(t),isDeadTime:ot(t),isActiveOutput:tt(t,n),isTop:Z(t,n),isInterrupt:$(t,n),isUsed:nt(t,n)}},it=function(t){return ct.map((function(n){return at(n,t)}))},ut=function(){var t=window.location.hash.slice(1);return new URLSearchParams(t)},Ct=Object(u.debounce)((function(t){t!==window.location.hash.slice(1)&&window.location.replace("".concat(window.location.pathname,"#").concat(t))}),100,{leading:!0,trailing:!0}),Dt=function(t){var n=Object.fromEntries(Object.entries(t).filter((function(t){return void 0!==Object(i.a)(t,2)[1]}))),e=new URLSearchParams(n);return Ct(e.toString())},st=e(21),Ot=[g("//registers\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR0A\tTCCR0B\tTCCR0C\tTIMSK0\tDTR0\tTIFR0\tTCKCSR\tPMX0\tHDR\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\nCOM0A1\tFOC0A\tDSX07\t-\tDTR07\tOC0A\t-\tWCE\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\nCOM0A0\tFOC0B\tDSX06\t-\tDTR06\tOC0B\tF2XEN\tC1BF4\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\nCOM0B1\tOC0AS\tDSX05\t-\tDTR05\t-\tTC2XF1\tC1AF5\tHDR5\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\nCOM0B0\tDTEN0\tDSX04\t-\tDTR04\t-\tTC2XF0\tC0BF3\tHDR4\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\nDOC0B\tWGM02\t-\t-\tDTR03\t-\t-\tC0AC0\tHDR3\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\nDOC0A\tCS02\t-\tOCIE0B\tDTR02\tOCF0B\tAFCKS\tSSB1\tHDR2\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\nWGM01\tCS01\tDSX01\tOCIE0A\tDTR01\tOCF0A\tTC2XS1\tTXD6\tHDR1\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\nWGM00\tCS00\tDSX00\tTOIE0\tDTR00\tTOV0\tTC2XS0\tRXD5\tHDR0\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n//constraints\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\t\n0\t8\t255\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM0\tWGM02\tWGM01\tWGM00\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\t\t\t\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\t\t\t\t\t\n2\t0\t1\t0\tCTC\tOCR0A\timmediate\tMAX\t\t\t\t\t\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\t\t\t\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\n5\t1\t0\t1\tPCPWM\tOCR0A\tTOP\tBOTTOM\t\t\t\t\t\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\n7\t1\t1\t1\tFPWM\tOCR0A\tTOP\tTOP\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0A\tCOM0A1\tCOM0A0\ttimerMode\tCompareOutputModeA\tWGM02\tCompareOutputModeB\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0B\tCOM0B1\tCOM0B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS0\tCS02\tCS01\tCS00\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD4\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD4\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPA_vect) {\\\\n    /* on OCR0A match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPB_vect) {\\\\n    /* on OCR0B match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE0\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nF2XEN\tTC2XS0\tclockDoubler\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\t\n0\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\t\n1\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\t\n1\t1\ton\tN/A\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC0AC0\tOC0AS\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tD6\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t1\tD6\t\t\t\t\t\t\t\t\t\t\t\n0\t1\t1\tE4\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tC0\t\t\t\t\t\t\t\t\t\t\t\n1\t1\t1\tE4+C0\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR0\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\n1\tD5\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR1\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\n1\tD6\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN0\t\t\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tCOM0A\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tCOM0B\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRD6\tDDRE4\tDDRC0\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t0\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD6\t1\t*\t*\t\t\t\t\t\t\t\t\t\t\n!disconnect\tE4\t*\t1\t*\t\t\t\t\t\t\t\t\t\t\n!disconnect\tC0\t*\t*\t1\t\t\t\t\t\t\t\t\t\t\n!disconnect\tE4+C0\t*\t1\t1\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRD5\tDDRF3\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD5\t1\t*\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF3\t*\t1\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR0L\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR0H\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t"),g("TCCR1A\tTCCR1B\tTCCR1C\tTCCR1D\tTIMSK1\tDTR1\tTIFR1\tTCKCSR\tPMX0\tHDR\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\nCOM1A1\tICNC1\tFOC1A\tDSX17\t-\t-\t-\t-\tWCE\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\nCOM1A0\tICES1\tFOC1B\tDSX16\t-\t-\t-\tF2XEN\tC1BF4\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\nCOM1B1\t-\tDOC1B\tDSX15\tICIE1\t-\tICF1\tTC2XF1\tC1AF5\tHDR5\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\nCOM1B0\tWGM13\tDOC1A\tDSX14\t-\t-\t-\tTC2XF0\tC0BF3\tHDR4\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\n-\tWGM12\tDTEN1\t-\t-\t-\t-\t-\tC0AC0\tHDR3\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\n-\tCS12\t-\t-\tOCIE1A\t-\tOCF1B\tAFCKS\tSSB1\tHDR2\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\nWGM11\tCS11\t-\tDSX11\tOCIE1B\t-\tOCF1A\tTC2XS1\tTXD6\tHDR1\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\nWGM10\tCS10\t-\tDSX10\tTOIE1\t-\tTOV1\tTC2XS0\tRXD5\tHDR0\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t16\t65535\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM1\tWGM13\tWGM12\tWGM11\tWGM10\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\t\n0\t0\t0\t0\t0\tNormal\t0xFFFF\timmediate\tMAX\t\t\t\t\t\t\t\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\n4\t0\t1\t0\t0\tCTC\tOCR1A\timmediate\tMAX\t\t\t\t\t\t\t\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\n8\t1\t0\t0\t0\tPFCPWM\tICR1\tBOTTOM\tBOTTOM\t\t\t\t\t\t\t\n9\t1\t0\t0\t1\tPFCPWM\tOCR1A\tBOTTOM\tBOTTOM\t\t\t\t\t\t\t\n10\t1\t0\t1\t0\tPCPWM\tICR1\tTOP\tBOTTOM\t\t\t\t\t\t\t\n11\t1\t0\t1\t1\tPCPWM\tOCR1A\tTOP\tBOTTOM\t\t\t\t\t\t\t\n12\t1\t1\t0\t0\tCTC\tICR1\timmediate\tMAX\t\t\t\t\t\t\t\n13\t1\t1\t0\t1\treserved\t-\t-\t-\t\t\t\t\t\t\t\n14\t1\t1\t1\t0\tFPWM\tICR1\tTOP\tTOP\t\t\t\t\t\t\t\n15\t1\t1\t1\t1\tFPWM\tOCR1A\tTOP\tTOP\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM1A\tCOM1A1\tCOM1A0\ttimerMode\tCompareOutputModeA\tWGM1\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM1B\tCOM1B1\tCOM1B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS1\tCS12\tCS11\tCS10\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD5\t\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD5\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE1A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPA_vect) {\\\\n    /* on OCR0A match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE1B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPB_vect) {\\\\n    /* on OCR0B match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE1\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICIE1\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_CAPT_vect) {\\\\n    /* on input capture */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICNC1\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICES1\tInputCaptureEdgeSelect\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\tfalling\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\trising\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nF2XEN\tTC2XS1\tclockDoubler\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t1\ton\tN/A\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC1BF4\tWCE\tOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\tB2\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t1\tB2\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t1\tF4\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC1AF5\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\tB1\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t1\tB1\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t1\tF5\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR4\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF4\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR5\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF5\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nPFCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tCOM1A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tCOM1B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\tOCnA_OutputPort\tDDRB1\tDDRF5\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tB1\t1\t*\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF5\t*\t1\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRB2\tDDRF4\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tB2\t1\t*\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF4\t*\t1\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR1L\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR1H\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICR1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR1A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR1B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t"),g("//REGISTERS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR2A\tTCCR2B\tTIMSK2\tTIFR2\tPMX1\tHDR\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\t\t\t\t\nCOM2A1\tFOC2A\t-\t-\t-\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\t\t\t\t\nCOM2A0\tFOC2B\t-\t-\t-\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\t\t\t\t\nCOM2B1\t-\t-\t-\t-\tHDR5\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\t\t\t\t\nCOM2B0\t-\t-\t-\t-\tHDR4\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\t\t\t\t\n-\tWGM22\t-\t-\t-\tHDR3\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\t\t\t\t\n-\tCS22\tOCIE2B\tOCF2B\tC3AC\tHDR2\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\t\t\t\t\nWGM21\tCS21\tOCIE2A\tOCF2A\tC2BF7\tHDR1\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\t\t\t\t\nWGM20\tCS20\tTOIE2\tTOV2\tC2AF6\tHDR0\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\t\t\n2\t8\t255\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM2\tWGM22\tWGM21\tWGM20\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\t\t\t\t\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n2\t0\t1\t0\tCTC\tOCR2A\timmediate\tMAX\t\t\t\t\t\t\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\t\n5\t1\t0\t1\tPCPWM\tOCR2A\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\t\n7\t1\t1\t1\tFPWM\tOCR2A\tTOP\tTOP\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM2A\tCOM2A1\tCOM2A0\ttimerMode\tCompareOutputModeA\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM2B\tCOM2B1\tCOM2B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS2\tCS22\tCS21\tCS20\tclockPrescalerOrSource\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\t\t\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\t\t\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t32\t\t\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t64\t\t\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t128\t\t\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\t256\t\t\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\t1024\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE2A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPA_vect) {\\\\n    /* on OCR2A match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE2B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPB_vect) {\\\\n    /* on OCR2B match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE2\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC2AF6\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\tB3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF6\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC2BF7\tOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\tD3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF7\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRB3\tDDRF6\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tB3\t1\t*\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF6\t*\t1\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRD3\tDDRF7\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD3\t1\t*\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF7\t*\t1\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR2A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR2B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t"),g("// REGISTERS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR3A\tTCCR3B\tTCCR3C\tTCCR3D\tDTR3\tTIMSK3\tTIFR3\tPMX0\tPMX1\tPMX2\tHDR\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\nCOM3A1\tICNC3\tFOC3A\tDSX37\t-\t-\t-\tWCE\t-\t-\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\nCOM3A0\tICES3\tFOC3B\tDSX36\t-\t-\t-\tC1BF4\t-\t-\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\nCOM3B1\t-\tDOC3B\tDSX35\t-\tICIE3\tICF3\tC1AF5\t-\t-\tHDR5\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\nCOM3B0\tWGM33\tDOC3A\tDSX34\t-\t-\t-\tC0BF3\t-\t-\tHDR4\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\nCOM3C1\tWGM32\tDTEN3\t-\t-\tOCIE3C\tOCF3C\tC0AC0\t-\t-\tHDR3\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\nCOM3C0\tCS32\t-\t-\t-\tOCIE3B\tOCF3B\tSSB1\tC3AC\t-\tHDR2\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\nWGM31\tCS31\tDOC3C\tDSX31\t-\tOCIE3A\tOCF3A\tTXD6\tC2BF7\t-\tHDR1\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\nWGM30\tCS30\tFOC3C\tDSX30\t-\tTOIE3\tTOV3\tRXD5\tC2AF6\t-\tHDR0\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n// CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n3\t16\t65535\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM3\tWGM33\tWGM32\tWGM31\tWGM30\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\t\t\n0\t0\t0\t0\t0\tNormal\t0xFFFF\tImmediately\tMAX\t\t\t\t\t\t\t\t\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n4\t0\t1\t0\t0\tCTC\tOCR3A\tImmediately\tMAX\t\t\t\t\t\t\t\t\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\t\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\t\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\tTOP\t\t\t\t\t\t\t\t\n8\t1\t0\t0\t0\tPFCPWM\tICR3\tBOTTOM\tBOTTOM\t\t\t\t\t\t\t\t\n9\t1\t0\t0\t1\tPFCPWM\tOCR3A\tBOTTOM\tBOTTOM\t\t\t\t\t\t\t\t\n10\t1\t0\t1\t0\tPCPWM\tICR3\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n11\t1\t0\t1\t1\tPCPWM\tOCR3A\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\n12\t1\t1\t0\t0\tCTC\tICR3\tImmediately\tMAX\t\t\t\t\t\t\t\t\n13\t1\t1\t0\t1\t-\t-\t-\t-\t\t\t\t\t\t\t\t\n14\t1\t1\t1\t0\tFPWM\tICR3\tTOP\tTOP\t\t\t\t\t\t\t\t\n15\t1\t1\t1\t1\tFPWM\tOCR3A\tTOP\tTOP\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3A\tCOM3A1\tCOM3A0\ttimerMode\tCompareOutputModeA\tWGM3\tCompareOutputModeB\tCompareOutputModeC\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t*\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t*\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t*\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t*\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t*\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3B\tCOM3B1\tCOM3B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3C\tCOM3C1\tCOM3C0\ttimerMode\tCompareOutputModeC\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS3\tCS32\tCS31\tCS30\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tPF6\t\t\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tPF6\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nInterruptCommonSignature\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nISR(TIMER3_vect)\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << OCF3A)) {\\\\n    TIFR3 = 1 << OCF3A;\\\\n    /* on OCR3A match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << OCF3B)) {\\\\n    TIFR3 = 1 << OCF3B;\\\\n    /* on OCR3B match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3C\tinterruptC\tinterruptVectorCodeC\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << OCF3C)) {\\\\n    TIFR3 = 1 << OCF3C;\\\\n    /* on OCR3C match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE3\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << TOV3)) {\\\\n    TIFR3 = 1 << TOV3;\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICIE3\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << ICF3)) {\\\\n    TIFR3 = 1 << ICF3;\\\\n    /* on capture */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICNC3\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nC3AC\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\tF1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t1\tF1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t1\tD6\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nF2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnC_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nF3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR2\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF1\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR3\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\tF2\t80mA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnC_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nPFCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tCOM3A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tCOM3B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRF1\tDDRD6\t\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF1\t1\t*\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD6\t*\t1\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRF2\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF2\t1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeC\tOCnC_OutputPort\tDDRF3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF3\t1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR3L\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR3H\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nICR3\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3C\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t")];Ot.forEach((function(t){return t.configs.push(b("\nFCPU\tFCPU_UI\n32000000\t32Mhz\n16000000\t16Mhz\n8000000\t8Mhz\n4000000\t4Mhz\n2000000\t2Mhz\n1000000\t1Mhz\n"))}));var lt=Ot,dt=[g("//REGISTERS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR0A\tTCCR0B\tTCCR0C\tTIMSK0\tTIFR0\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\t\t\t\t\t\t\nCOM0A1\tFOC0A\tDSX07\t-\tOC0A\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\t\t\t\t\t\t\nCOM0A0\tFOC0B\tDSX06\t-\tOC0B\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\t\t\t\t\t\t\nCOM0B1\t-\tDSX05\t-\t-\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\t\t\t\t\t\t\nCOM0B0\t-\tDSX04\t-\t-\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\t\t\t\t\t\t\n-\tWGM02\t-\t-\t-\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\t\t\t\t\t\t\n-\tCS02\t-\tOCIE0B\tOCF0B\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\t\t\t\t\t\t\nWGM01\tCS01\tDSX01\tOCIE0A\tOCF0A\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\t\t\t\t\t\t\nWGM00\tCS00\tDSX00\tTOIE0\tTOV0\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\t8\t255\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM0\tWGM02\tWGM01\tWGM00\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\tCTC\tOCR0A\timmediate\tMAX\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\tPCPWM\tOCR0A\tTOP\tBOTTOM\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\tFPWM\tOCR0A\tTOP\tTOP\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0A\tCOM0A1\tCOM0A0\ttimerMode\tCompareOutputModeA\tWGM02\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0B\tCOM0B1\tCOM0B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS0\tCS02\tCS01\tCS00\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD4\t\t\t\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD4\t\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPA_vect) {\\\\n    /* on OCR0A match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPB_vect) {\\\\n    /* on OCR0B match */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE0\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nD6\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nD5\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRD6\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD6\t1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRD5\t\t\t\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD5\t1\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0A\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0B\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t"),g("//REGISTERS\t\t\t\t\t\t\t\t\t\t\t\nTCCR1A\tTCCR1B\tTCCR1C\tTIMSK1\tDTR1\tTIFR1\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\nCOM1A1\tICNC1\tFOC1A\t-\t-\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\nCOM1A0\tICES1\tFOC1B\t-\t-\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\nCOM1B1\t-\t-\tICIE1\t-\tICF1\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\nCOM1B0\tWGM13\t-\t-\t-\t-\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\n-\tWGM12\t-\t-\t-\t-\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\n-\tCS12\t-\tOCIE1A\t-\tOCF1B\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\nWGM11\tCS11\t-\tOCIE1B\t-\tOCF1A\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\nWGM10\tCS10\t-\tTOIE1\t-\tTOV1\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\n\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\n1\t16\t65535\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nWGM1\tWGM13\tWGM12\tWGM11\tWGM10\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\n0\t0\t0\t0\t0\tNormal\t0xFFFF\timmediate\tMAX\t\t\t\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\tBOTTOM\t\t\t\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\tBOTTOM\t\t\t\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\tBOTTOM\t\t\t\n4\t0\t1\t0\t0\tCTC\tOCR1A\timmediate\tMAX\t\t\t\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\tTOP\t\t\t\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\tTOP\t\t\t\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\tTOP\t\t\t\n8\t1\t0\t0\t0\tPFCPWM\tICR1\tBOTTOM\tBOTTOM\t\t\t\n9\t1\t0\t0\t1\tPFCPWM\tOCR1A\tBOTTOM\tBOTTOM\t\t\t\n10\t1\t0\t1\t0\tPCPWM\tICR1\tTOP\tBOTTOM\t\t\t\n11\t1\t0\t1\t1\tPCPWM\tOCR1A\tTOP\tBOTTOM\t\t\t\n12\t1\t1\t0\t0\tCTC\tICR1\timmediate\tMAX\t\t\t\n13\t1\t1\t0\t1\treserved\t-\t-\t-\t\t\t\n14\t1\t1\t1\t0\tFPWM\tICR1\tTOP\tTOP\t\t\t\n15\t1\t1\t1\t1\tFPWM\tOCR1A\tTOP\tTOP\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCOM1A\tCOM1A1\tCOM1A0\ttimerMode\tCompareOutputModeA\tWGM1\tCompareOutputModeB\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t\t\t\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCOM1B\tCOM1B1\tCOM1B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCS1\tCS12\tCS11\tCS10\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD5\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD5\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCIE1A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPA_vect) {\\\\n    /* on OCR0A match */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCIE1B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPB_vect) {\\\\n    /* on OCR0B match */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nTOIE1\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nICIE1\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_CAPT_vect) {\\\\n    /* on input capture */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nICNC1\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nICES1\tInputCaptureEdgeSelect\t\t\t\t\t\t\t\t\t\t\n0\tfalling\t\t\t\t\t\t\t\t\t\t\n1\trising\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\nB2\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\nB1\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRB1\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tB1\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRB2\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tB2\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nICR1\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCR1A\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCR1B\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t"),g("//REGISTERS\t\t\t\t\t\t\t\t\t\t\t\nTCCR2A\tTCCR2B\tTIMSK2\tTIFR2\tDDRA\tDDRB\tDDRC\tDDRD\tDDRE\tDDRF\t\t\nCOM2A1\tFOC2A\t-\t-\tDDRA0\tDDRB0\tDDRC0\tDDRD0\tDDRE0\tDDRF0\t\t\nCOM2A0\tFOC2B\t-\t-\tDDRA1\tDDRB1\tDDRC1\tDDRD1\tDDRE1\tDDRF1\t\t\nCOM2B1\t-\t-\t-\tDDRA2\tDDRB2\tDDRC2\tDDRD2\tDDRE2\tDDRF2\t\t\nCOM2B0\t-\t-\t-\tDDRA3\tDDRB3\tDDRC3\tDDRD3\tDDRE3\tDDRF3\t\t\n-\tWGM22\t-\t-\tDDRA4\tDDRB4\tDDRC4\tDDRD4\tDDRE4\tDDRF4\t\t\n-\tCS22\tOCIE2B\tOCF2B\tDDRA5\tDDRB5\tDDRC5\tDDRD5\tDDRE5\tDDRF5\t\t\nWGM21\tCS21\tOCIE2A\tOCF2A\tDDRA6\tDDRB6\tDDRC6\tDDRD6\tDDRE6\tDDRF6\t\t\nWGM20\tCS20\tTOIE2\tTOV2\tDDRA7\tDDRB7\tDDRC7\tDDRD7\tDDRE7\tDDRF7\t\t\n\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\n2\t8\t255\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nWGM2\tWGM22\tWGM21\tWGM20\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\t\t\n2\t0\t1\t0\tCTC\tOCR2A\timmediate\tMAX\t\t\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\t\t\n5\t1\t0\t1\tPCPWM\tOCR2A\tTOP\tBOTTOM\t\t\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\t\t\n7\t1\t1\t1\tFPWM\tOCR2A\tTOP\tTOP\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCOM2A\tCOM2A1\tCOM2A0\ttimerMode\tCompareOutputModeA\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCOM2B\tCOM2B1\tCOM2B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCS2\tCS22\tCS21\tCS20\tclockPrescalerOrSource\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\t\t\t\t\t\t\t\n3\t0\t1\t1\t32\t\t\t\t\t\t\t\n4\t1\t0\t0\t64\t\t\t\t\t\t\t\n5\t1\t0\t1\t128\t\t\t\t\t\t\t\n6\t1\t1\t0\t256\t\t\t\t\t\t\t\n7\t1\t1\t1\t1024\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCIE2A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPA_vect) {\\\\n    /* on OCR2A match */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCIE2B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPB_vect) {\\\\n    /* on OCR2B match */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nTOIE2\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_OVF_vect) {\\\\n    /* on overflow */\\\\n}\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\nB3\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\nD3\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDRB3\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tB3\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDRD3\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tD3\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCR2A\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\nOCR2B\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t")];dt.forEach((function(t){return t.configs.push(b("\nFCPU\tFCPU_UI\n16000000\t16Mhz\n20000000\t20Mhz\n8000000\t8Mhz\n4000000\t4Mhz\n2000000\t2Mhz\n1000000\t1Mhz\n"))}));var mt,Rt,pt,Mt=dt;!function(t){t.Normal="Normal",t.Internal="With Internals",t.ByDependencies="By Dependencies"}(mt||(mt={})),function(t){t.LGT8F328P="LGT8F328P",t.ATMEGA328P="ATMEGA328P"}(Rt||(Rt={}));var Pt=(pt={},Object(st.a)(pt,Rt.LGT8F328P,lt),Object(st.a)(pt,Rt.ATMEGA328P,Mt),pt),ft=Object(C.c)({key:"PanelModeState",default:mt.Normal});function Tt(t){var n=Object(r.useRef)();return Object(r.useEffect)((function(){n.current=t})),n.current}var Ft={mcu:Rt.LGT8F328P,timer:"0"},ht=function(){var t=function(){var t=Object(r.useState)(new URLSearchParams(window.location.hash.slice(1))),n=Object(i.a)(t,2),e=n[0],o=n[1];return Object(r.useEffect)((function(){var t=function(){o(ut())};return t(),window.addEventListener("hashchange",t),function(){return window.removeEventListener("hashchange",t)}}),[]),Object.fromEntries(e.entries())}(),n=Tt(t),e=Object(I.a)({},Ft);for(var o in Object(I.a)(Object(I.a)({},t),n))e[o]=t[o];return Object(C.i)(bt)(e),Object(w.jsx)(w.Fragment,{})},At=function(){return Object(w.jsx)(w.Fragment,{children:Object(w.jsx)(ht,{})})},gt=Object(C.d)({key:"userConfigState_internal",default:function(t){}}),bt=Object(C.e)({key:"userConfigBulkState",get:function(t){t.get;throw new Error("Dont use")},set:function(t,n){var e=t.set;if(!(n instanceof C.a)){for(var r in n)e(gt(r),n[r]);Dt(n)}}}),jt=Object(C.f)({key:"userConfigState",get:function(t){return function(n){return(0,n.get)(gt(t))}},set:function(t){return function(n,e){var r=n.get,o=n.set;e instanceof C.a&&(e=void 0),r(gt(t))!==e&&(o(gt(t),e),function(t,n){var e=ut();void 0===n?e.delete(t):e.set(t,n),Ct(e.toString())}(t,e))}}}),Bt=Object(C.e)({key:"mcuTimers",get:function(t){var n=(0,t.get)(jt("mcu"));return Pt[n]}}),vt=Object(C.e)({key:"timerState",get:function(t){var n=t.get;return n(Bt)[+(n(jt("timer"))||0)]}}),It=e(42),Wt=e(58),St=e(7),Et=e(138),xt=e.n(Et),Nt=e(139),kt=e.n(Nt),yt=function t(n){var e=Object(A.a)(n),r=e[0],o=e.slice(1);if(!r)return[];var c,a=[r],i=[],u=Object.keys(r[0]);do{c=!1,i=[];var C,D=Object(St.a)(o);try{for(D.s();!(C=D.n()).done;){var s=C.value,O=Object.keys(s[0]);kt()(u,O).length>0?(a.push(s),u=xt()([].concat(Object(p.a)(u),O)),c=!0):i.push(s)}}catch(l){D.e(l)}finally{D.f()}o=i}while(c);return[a].concat(Object(p.a)(t(i)))};function wt(t){return!!t}var _t=function(t){var n,e={},r=Object(St.a)(t);try{for(r.s();!(n=r.n()).done;){var o,c=n.value,a=Object(St.a)(c);try{for(a.s();!(o=a.n()).done;)for(var u=o.value,C=0,D=Object.entries(u);C<D.length;C++){var s=Object(i.a)(D[C],2),O=s[0],l=s[1];e[O]=e[O]||[],"*"===l||l.startsWith("!")||e[O].includes(l)||e[O].push(l)}}catch(d){a.e(d)}finally{a.f()}}}catch(d){r.e(d)}finally{r.f()}return e},Xt=function(t,n){for(var e=n?Object(I.a)({},n):_t(t),r=!1;!r;){r=!0;var o,c=Object(St.a)(t);try{for(c.s();!(o=c.n()).done;)for(var a=o.value.filter((function(t){return Object.entries(t).every((function(t){var n=Object(i.a)(t,2),r=n[0],o=n[1];if("*"===o)return!0;if(o.startsWith("!")){var c=o.slice(1);return e[r].some((function(t){return t!==c}))}return e[r].includes(o)}))})),C=function(){var t=s[D],n=a.map((function(n){return n[t]}));if(n.includes("*"))return"continue";var o=Object(u.remove)(n,(function(t){return null===t||void 0===t?void 0:t.startsWith("!")})).map((function(t){return null===t||void 0===t?void 0:t.slice(1)})),c=n.filter(wt),i=xt()([].concat(Object(p.a)(c),Object(p.a)(o.flatMap((function(n){return e[t].filter((function(t){return t!==n}))})))));if(e[t].length===i.length)return"continue";var C=e[t].length;e[t]=kt()(e[t],i),C!==e[t].length&&(r=!1)},D=0,s=Object.keys(a[0]||{});D<s.length;D++)C()}catch(O){c.e(O)}finally{c.f()}}return e},Vt=Object(C.e)({key:"groupsState",get:function(t){var n=t.get;return yt(n(vt).configs)}}),Gt=Object(C.f)({key:"groupsState",get:function(t){return function(n){return(0,n.get)(Vt)[t]}}}),Ht=Object(C.f)({key:"suggestedGroupAssignmentState",get:function(t){return function(n){for(var e=n.get,r=e(Lt(t)),o=e(Gt(t)),c=e(qt(t)),a={},i=0,C=Object.keys(c);i<C.length;i++){var D=C[i];c[D].length<2||(a[D]=c[D][0],c=Xt([[a],[r]].concat(Object(p.a)(o)),c))}return Object(u.mapValues)(c,(function(t){return t[0]}))}}}),Qt=Object(C.f)({key:"suggestedVarAssignmentState",get:function(t){return function(n){var e=n.get,r=e(Ut(t));if(-1!==r)return e(Ht(r))[t]}}}),zt=Object(C.e)({key:"suggestedAssignmentState",get:function(t){var n=t.get,e=n(Vt).map((function(t,e){return n(Ht(e))})).flat();return Object.assign.apply(Object,[{}].concat(Object(p.a)(e)))}}),Lt=Object(C.f)({key:"groupConfigState",get:function(t){return function(n){var e,r=n.get,o=function(t){return Object(u.uniq)(t.flatMap((function(t){return Object.keys(t[0])})))}(r(Gt(t))),c={},a=Object(St.a)(o);try{for(a.s();!(e=a.n()).done;){var i=e.value,C=r(jt(i));void 0!==C&&(c[i]=C)}}catch(D){a.e(D)}finally{a.f()}return c}}}),Ut=Object(C.f)({key:"groupIdxFromVariableState",get:function(t){return function(n){return(0,n.get)(Vt).findIndex((function(n){return n.some((function(n){return n[0].hasOwnProperty(t)}))}))}}}),qt=(Object(C.f)({key:"groupFromVariableState",get:function(t){return function(n){var e=n.get;return e(Vt)[e(Ut(t))]}}}),Object(C.f)({key:"constrainedGroupDomainsState",get:function(t){return function(n){var e=n.get,r=e(Gt(t)),o=e(Lt(t));return Xt([[o]].concat(Object(p.a)(r)))}}})),Kt=Object(C.f)({key:"fullGroupDomainsState",get:function(t){return function(n){var e=n.get,r=e(Gt(t)),o=e(Lt(t));return _t([].concat(Object(p.a)(r),[[o]]))}}}),Jt=Object(C.f)({key:"constrainedDomainState",get:function(t){return function(n){var e=n.get,r=e(Ut(t));return e(qt(r))[t]}}}),Yt=Object(C.f)({key:"fullDomainState",get:function(t){return function(n){var e=n.get,r=e(Ut(t));return e(Kt(r))[t]}}}),Zt=Object(C.f)({key:"variableOptionsState",get:function(t){return function(n){var e=n.get,r=e(Ut(t)),o=e(Lt(r)),c=e(Yt(t)),a=e(Gt(r)),i=e(Jt(t));if(o[t]){o[t];var u=Object(It.a)(o,[t].map(Wt.a));i=Xt([[u]].concat(Object(p.a)(a)))[t]}var C=e(Qt(t)),D=o[t]||1!==i.length?void 0:i[0],s=!o[t]&&i.length>1?C:void 0;return{variable:t,selectedOption:o[t],suggestedOption:s||D||o[t],forcedOption:D,options:c.map((function(t){return{isSuggested:t===s,value:t,isDisabled:!i.includes(t)||!!D}}))}}}});function $t(t){var n,e,o=t.style,c=Object(C.h)(zt),a=parseInt(c.counterMax),D={timerNr:c.timerNr,timerMode:c.timerMode,prescaler:"disconnect"===c.clockPrescalerOrSource?NaN:parseInt(c.clockPrescalerOrSource)||parseInt(c.FCPU)/1e3,cpuHz:parseInt(c.FCPU||"1")*("on"===c.clockDoubler?2:1),top:0,counterMax:parseInt(c.counterMax),tovTime:c.setTovMoment,OCRnXs:[],OCRnXs_behaviour:[c.CompareOutputModeA,c.CompareOutputModeB,c.CompareOutputModeC],ICRn:0,deadTimeEnable:"on"===c.DeadTime,deadTimeA:at("DeadTimeA",c).value,deadTimeB:at("DeadTimeB",c).value},s=it(c).map((function(t,n){return Object(I.a)(Object(I.a)({},t),{},{ref:Object(r.useRef)(null),i:n})}));D.OCRnXs=s.filter((function(t){return t.isOutput})).map((function(t){return t.value})),D.ICRn=s.find((function(t){return t.isInput})).value,D.top=null!==(n=null===(e=s.find((function(t){return t.isTop})))||void 0===e?void 0:e.value)&&void 0!==n?n:parseInt(c.topValue);var O=parseInt(c.topValue)||a,l=Tt(s),d=s.filter((function(t){var n=t.isDeadTime;t.isUsed;return!n})).length;s.forEach((function(t,n){var e=Object(C.i)(jt(t.name)),r=D.top||Number.parseInt(c.counterMax);if(l&&!l[n].isUsed&&t.isUsed){var o=t.isDeadTime?Math.sqrt(a)/2:r/(d+1)*(n+1);e(""+Math.round(o))}null!==l&&void 0!==l&&l[n].isUsed&&!t.isUsed&&e(void 0)}));var m=function(t){var n=t.timerMode,e=t.prescaler,r=t.cpuHz,o=t.top,c=t.counterMax,a=t.tovTime,i=t.OCRnXs,C=t.OCRnXs_behaviour,D=t.ICRn,s=t.deadTimeEnable,O=t.deadTimeA,l=t.deadTimeB,d=4*H(o,n),m={t:[],cpu:[],TCNT:[],OCnXs:i.map((function(){return[]})),MATCH_Xs:i.map((function(){return[]})),OVF:[],CAPT:[],deadTimes:[[],[]],freq:r/(H(o,n)+1)/e};if(isNaN(o))return m;var R=i.map((function(){return 0})),M=[0,0],P=C.map((function(t,n){var e,r={at:[],matchAt:i[n],behaviour:t};switch(t){case"set":r.at=[{tcnt:i[n],dir:1,to:1}];break;case"clear":r.at=[{tcnt:i[n],dir:1,to:0}];break;case"toggle":r.at=[{tcnt:i[n],dir:1,to:-1}];break;case"set-on-match, clear-at-max":r.at=[{tcnt:i[n],dir:1,to:1},{tcnt:o,dir:1,to:0}];break;case"clear-on-match, set-at-max":r.at=[{tcnt:i[n],dir:1,to:0},{tcnt:o,dir:1,to:1}];break;case"set-up, clear-down":r.at=[{tcnt:i[n],dir:1,to:1},{tcnt:i[n],dir:-1,to:0}];break;case"clear-up, set-down":r.at=[{tcnt:i[n],dir:1,to:0},{tcnt:i[n],dir:-1,to:1}]}return R[n]=+!(null!==(e=r.at[0])&&void 0!==e&&e.to)||0,r})),f=[],T=[];if(s){var F=P[1].at.find((function(t){return 0===t.to})),h=P[1].at.find((function(t){return 1===t.to}));f=[{to:1,tcnt:F.tcnt,dir:F.dir}],O<o&&f.push(Object(I.a)({to:0},G(F,O,o,n))),T=[{to:1,tcnt:h.tcnt,dir:h.dir}],l<o&&T.push(Object(I.a)({to:0},G(h,l,o,n)))}var A=[0].concat(Object(p.a)(i),[D],Object(p.a)(f.map((function(t){return t.tcnt}))),Object(p.a)(T.map((function(t){return t.tcnt}))),[o,c]).flatMap((function(t){return[t-1,t,t+1]})),g=-1;A=Object(u.uniq)(A);for(var b={tcnt:-1,dir:1},j=function(){var t=A.map((function(t){return(t-b.tcnt)*b.dir})).filter((function(t){return t>0})),u=Math.min.apply(Math,Object(p.a)(t)),s=i.map((function(){return 0})),O=0,l=0;for(var d in 0===(b=Q(g+=u,o,n)).tcnt&&"BOTTOM"===a&&(O=1),b.tcnt===o&&"TOP"===a&&(O=1),b.tcnt===c&&"MAX"===a&&(O=1),P.forEach((function(t,n){var e=t.at,r=t.matchAt;e.forEach((function(t){z(b,t)&&(R[n]=-1===t.to?+!R[n]:t.to)})),[f,T].forEach((function(t,n){t.forEach((function(t){z(b,t)&&(M[n]=t.to)}))})),b.tcnt===r&&(s[n]=1)})),b.tcnt===D&&(l=1),m.t.push(g*e/r),m.cpu.push(g*e),m.TCNT.push(b.tcnt),m.OVF.push(O),m.CAPT.push(l),C)m.OCnXs[d].push(R[d]),m.MATCH_Xs[d].push(s[d]);for(var F in M)m.deadTimes[F].push(M[F])};g<d;)j();return s&&(C[0]===C[1]?m.OCnXs[0]=m.OCnXs[1].map((function(t,n){return+(t||m.deadTimes[0][n])})):m.OCnXs[0]=m.OCnXs[1].map((function(t,n){return+(!t&&!m.deadTimes[0][n])})),m.OCnXs[1]=m.OCnXs[1].map((function(t,n){return+(t&&!m.deadTimes[1][n])}))),m}(D),R=Object(r.useRef)(null),M=Object(W.a)(R),P=Object(i.a)(M,2),f=P[0],T=P[1],F=s.filter((function(t){return t.isActiveOutput})),h=T-30*(F.length+.5),A=Object(E.e)().domain(Object(E.c)(m.t)).range([y,f-N]),g=Object(E.e)().domain([0,O]).rangeRound([h-k,x]);return Object(r.useEffect)((function(){var t=R.current,n=function(t){s.forEach((function(t){var n;return null===(n=t.ref.current)||void 0===n?void 0:n.onMouseUp(void 0)}))},e=function(n){if(t){var e=(n instanceof MouseEvent?n.clientY:n.targetTouches[0].clientY)-t.getBoundingClientRect().y;s.forEach((function(t){var r;return null===(r=t.ref.current)||void 0===r?void 0:r.onMouseMove(e,n)}))}};return document.addEventListener("mouseup",n),document.addEventListener("touchend",n),null===t||void 0===t||t.addEventListener("mousemove",e,{passive:!1}),null===t||void 0===t||t.addEventListener("touchmove",e,{passive:!1}),function(){document.removeEventListener("mouseup",n),document.removeEventListener("touchend",n),null===t||void 0===t||t.removeEventListener("mousemove",e),null===t||void 0===t||t.removeEventListener("touchmove",e)}}),[s]),Object(w.jsxs)("div",{className:"plotContainer",ref:R,style:o,children:[Object(w.jsxs)(S.a,{className:"frequency",children:["Freq: ",Math.round(100*m.freq)/100,"Hz"]}),Object(w.jsxs)("svg",{className:"plot",children:[Object(w.jsx)(X,{xScale:A,height:h,data:m}),Object(w.jsx)(V,{yScale:g,width:f}),Object(w.jsx)(J,{xScale:A,yScale:g,width:f,height:h,data:m.t.map((function(t,n){return[t,m.TCNT[n]]})),idx:"TCNT",key:"TCNT"}),F.map((function(t,n){var e=t.isActiveOutput,r=t.i,o=Object(E.e)().domain([0,1]).rangeRound([h+30*(n+1),h+30*n+10]);return Object(w.jsxs)(w.Fragment,{children:[e&&Object(w.jsx)(J,{key:"OC"+r,idx:r,name:"OC"+D.timerNr+"ABC"[r],xScale:A,yScale:o,data:m.t.map((function(t,n){return[t,m.OCnXs[r][n]]}))}),D.deadTimeEnable&&r<2&&Object(w.jsx)(J,{key:"DeadTime-"+r,idx:"DeadTime-"+r,name:"",xScale:A,yScale:o,data:[[0,0]].concat(Object(p.a)(m.t.map((function(t,n){return[t,m.deadTimes[r][n]]}))),[[m.t[m.t.length-1],0]])})]})})),m.MATCH_Xs.flatMap((function(t,n){return s[n].isInterrupt&&Object(w.jsx)(K,{key:n+"interrupt",flagValues:t,TCNT:m.TCNT,t:m.t,xScale:A,yScale:g,label:"OCR"+c.timerNr+"ABC"[n]+" interrupt"})})),s.find((function(t){return t.isInput})).isInterrupt&&Object(w.jsx)(K,{flagValues:m.CAPT,TCNT:m.TCNT,t:m.t,xScale:A,yScale:g,label:"Capture interrupt",key:"Capture interrupt"}),"on"===c.InterruptOnTimerOverflow&&Object(w.jsx)(K,{flagValues:m.OVF,TCNT:m.TCNT,t:m.t,xScale:A,yScale:g,label:"Overflow interrupt",key:"Overflow interrupt"}),s.map((function(t){var n=t.isUsed,e=t.ref,r=t.value,o=t.name,c=Object(C.i)(jt(o)),i=o.startsWith("DTR")?[0,Math.sqrt(a+1)-1]:[0,O],u=Object(E.e)().domain(i).rangeRound([h-k,x]);return n&&Object(w.jsx)(q,{key:o,ref:e,width:f,yExtent:i,yScale:u,compareRegisterValue:r,setCompareRegisterValue:function(t){return c(t+"")},name:o})}))]})]})}var tn=e(73),nn=e(204),en=e.n(nn);function rn(){var t=Object(r.useState)(window.location.href),n=Object(i.a)(t,2),e=n[0],o=n[1];return Object(r.useEffect)((function(){var t=function(){o(window.location.href)};return window.addEventListener("hashchange",t),function(){return window.removeEventListener("hashchange",t)}}),[]),Object(w.jsx)(w.Fragment,{children:"/* "+e+" */\n"})}function on(){var t=Object(r.useRef)(null);return Object(w.jsxs)(w.Fragment,{children:[Object(w.jsx)(Cn,{codeContainerRef:t}),Object(w.jsxs)("pre",{style:{margin:0},ref:t,children:["void setup(){\n  ",Object(w.jsx)(rn,{}),"  noInterrupts();\n",Object(w.jsx)(cn,{}),Object(w.jsx)(an,{}),"  interrupts();\n}\n",Object(w.jsx)(un,{})]})]})}var cn=function(){var t=Object(C.h)(vt).registers,n=Object(u.map)(t,(function(t,n){var e=t.map((function(t){var n=Object(C.h)(Qt(t))||"0";return"0"===n?"":"".concat(n," << ").concat(t)})).filter(wt),r=e.length?"\n    ".concat(e.join(" |\n    ")):"0";return"0"===r?"":"  ".concat(n," = ").concat(r,";")})).flat().filter(wt).join("\n");return n.length&&(n+="\n"),Object(w.jsx)(w.Fragment,{children:n})};function an(){var t=Object(C.h)(zt),n=it(t).filter((function(t){return t.isUsed})).map((function(t){return t.code})).join("\n  ");return n.length&&(n="  "+n+"\n"),Object(w.jsx)(w.Fragment,{children:n})}function un(){var t=Object(C.h)(Qt("InterruptCommonSignature")),n=["interruptVectorCodeA","interruptVectorCodeB","interruptVectorCodeC","interruptVectorCodeOVF","interruptVectorCaptureCode"].map((function(t){return Object(C.h)(Qt(t))||"//nocode"})).filter((function(t){return"//nocode"!==t}));n.length&&t&&(n=[t+" {"].concat(Object(p.a)(n.map((function(t){return"    "+t.split("\n").join("\n    ")}))),["}"]));var e=n.join("\n");return e.length&&(e+="\n"),Object(w.jsx)(w.Fragment,{children:e})}var Cn=o.a.memo((function(t){var n=t.codeContainerRef,e=Object(r.useState)(!1),o=Object(i.a)(e,2),c=o[0],a=o[1];return Object(r.useEffect)((function(){setTimeout((function(){return a(!1)}),600)}),[c]),Object(w.jsx)("div",{children:Object(w.jsx)(tn.a,{color:c?"green":void 0,onClick:function(){var t,e;en()((null===(t=n.current)||void 0===t?void 0:t.textContent)||""),a(!0),console.log((null===(e=n.current)||void 0===e?void 0:e.textContent)||"")},children:c?"Copied":"Copy"})})})),Dn=e(205),sn=function(t){var n=t.variable,e=t.humanName,r=Object(C.i)(jt(n)),o=Object(C.h)(Zt(n)),c=o.selectedOption,a=o.forcedOption,i=o.options,u=v[n],D=null===u||void 0===u?void 0:u.title;return Object(w.jsxs)(M.a,{inline:!0,value:[c||a],onChange:function(t){return r(t[1])},children:[Object(w.jsxs)("p",{children:[e||n," ",D&&Object(w.jsx)(P.a,{placement:"right",trigger:"hover",speaker:Object(w.jsx)(f.a,{children:D}),children:Object(w.jsx)(m.a,{icon:"info-circle",style:{color:"lightgrey",fontSize:12}})})]}),i.map((function(t,n){var e=t.value,r=t.isSuggested,o=t.isDisabled,c=null===u||void 0===u?void 0:u[e];return Object(w.jsxs)("span",{children:[Object(w.jsx)(T.a,{indeterminate:r,value:e,disabled:o,children:e})," ",c&&Object(w.jsx)(P.a,{placement:"right",trigger:"hover",speaker:Object(w.jsx)(f.a,{children:c}),children:Object(w.jsx)(m.a,{icon:"info-circle",style:{color:"lightgrey",fontSize:12}})})]},n)}))]})},On=function(t){return Object(u.uniq)(t.flat().map((function(t){return Object.keys(t[0])})).flat())},ln=function(t){var n=On(t);return Object(u.map)(B,(function(t,e){return{panelName:e,namedVariables:Object(u.map)(t,(function(t,n){return{variable:n,humanName:t}})).filter((function(t){var e=t.variable;return n.includes(e)}))}})).filter((function(t){return t.namedVariables.length}))},dn=function(t){var n=On(t),e=Object.values(B).map(Object.values).flat();return{panelName:"Internals",namedVariables:Object(u.difference)(n,e).map((function(t){return{variable:t}}))}};var mn=function(){var t,n=Object(C.h)(Vt);switch(Object(C.h)(ft)){case mt.Normal:t=ln(n);break;case mt.Internal:t=[dn(n)].concat(Object(p.a)(ln(n)));break;case mt.ByDependencies:t=function(t){return t.map((function(t,n){return{panelName:"Group ".concat(n),namedVariables:t.map((function(t){return Object.keys(t[0])})).flat().map((function(t){return{variable:t}}))}}))}(n)}var e={width:100/(t.length+1)+"%"};return Object(w.jsxs)("div",{className:"TimerSetup",children:[Object(w.jsxs)(F.a,{style:{flexGrow:1,overflow:"scroll"},children:[t.map((function(t,n){var r=t.panelName,o=t.namedVariables;return Object(w.jsx)(F.a.Item,{style:e,children:Object(w.jsx)(h.a,{header:r,bordered:!0,shaded:!0,defaultExpanded:!0,children:o.map((function(t,n){var e=t.variable,r=t.humanName;return Object(w.jsx)(sn,{variable:e,humanName:r},n)}))})},r)})),Object(w.jsx)(F.a.Item,{style:e,children:Object(w.jsx)(h.a,{header:"Code",bordered:!0,shaded:!0,defaultExpanded:!0,children:Object(w.jsx)(on,{})})},"code")]}),Object(w.jsx)(Dn.a,{direction:"n",style:{width:"100%",bottom:0,flexGrow:0,borderTop:"1px solid lightgrey",height:200,touchAction:"none"},children:Object(w.jsx)($t,{style:{minHeight:300}})})]})},Rn="https://github.com/dbuezas/arduino-web-timers",pn=function(){var t=Object(C.h)(jt("timer")),n=Object(C.h)(jt("mcu")),e=Object(C.h)(Bt),r=Object(C.g)(ft),o=Object(i.a)(r,2),c=o[0],a=o[1],p=void 0===Bt||void 0===t;return Object(w.jsxs)(w.Fragment,{children:[Object(w.jsx)("link",{rel:"stylesheet",href:"https://cdnjs.cloudflare.com/ajax/libs/github-fork-ribbon-css/0.2.3/gh-fork-ribbon.min.css"}),Object(w.jsxs)("div",{children:[Object(w.jsx)(At,{}),!p&&Object(w.jsxs)(D.a,{className:"App",children:[Object(w.jsx)(s.a,{children:Object(w.jsxs)(O.a,{appearance:"inverse",children:[Object(w.jsxs)(O.a.Header,{children:["\xa0",Object(w.jsxs)("span",{children:[Object(w.jsx)("img",{src:"./logo.png",alt:"logo",style:{width:55.5,height:55.5,float:"left"}}),"\xa0",Object(w.jsxs)("span",{style:{float:"left",marginTop:7,textAlign:"center"},children:["ARDUINO WEB",Object(w.jsx)("br",{}),"TIMERS"]})]})]}),Object(w.jsxs)(O.a.Body,{children:[Object(w.jsx)(l.a,{children:Object(w.jsx)(d.a,{trigger:"click",icon:Object(w.jsx)(m.a,{icon:"microchip"}),title:n,placement:"bottomEnd",children:Object(u.map)(Rt,(function(t){return Object(w.jsx)(d.a.Item,{onSelect:function(t){return Dt({mcu:t,timer:"0"})},eventKey:t,children:t},t)}))})}),Object(w.jsx)(l.a,{activeKey:t,onSelect:function(t){return Dt({mcu:n,timer:t})},children:e.map((function(t,n){return Object(w.jsxs)(l.a.Item,{eventKey:""+n,icon:Object(w.jsx)(w.Fragment,{children:Object(w.jsx)(m.a,{icon:"line-chart"})}),children:["Timer ",n]},""+n)}))}),Object(w.jsxs)(l.a,{pullRight:!0,children:[Object(w.jsx)(d.a,{trigger:"click",icon:Object(w.jsx)(m.a,{icon:"cog"}),title:c,placement:"bottomEnd",children:Object(u.map)(mt,(function(t){return Object(w.jsx)(d.a.Item,{onSelect:a,eventKey:t,children:t},t)}))}),Object(w.jsxs)(d.a,{trigger:"click",icon:Object(w.jsx)(m.a,{icon:"help-o"}),title:"About",placement:"bottomEnd",children:[Object(w.jsx)(d.a.Item,{href:Rn+"/discussions/categories/show-and-tell",target:"_blank",children:"Share what you used this for!"}),Object(w.jsx)(d.a.Item,{href:Rn+"/discussions/categories/q-a",target:"_blank",children:"Q&A"}),Object(w.jsx)(d.a.Item,{href:Rn+"/discussions/categories/ideas",target:"_blank",children:"Propose a feature"}),Object(w.jsx)(d.a.Item,{href:Rn+"/issues/new/choose",target:"_blank",children:"Report a bug"})]})]}),Object(w.jsx)("iframe",{src:"https://ghbtns.com/github-btn.html?user=dbuezas&repo=arduino-web-timers&type=star&count=true",frameBorder:"0",scrolling:"0",width:"100",height:"20",title:"GitHub",style:{marginTop:18,float:"right"}})]})]})}),Object(w.jsx)(R.a,{style:{padding:10,background:"#fff",position:"relative"},children:Object(w.jsx)(mn,{},t+"-"+n)})]})]}),Object(w.jsx)("a",{className:"github-fork-ribbon right-bottom fixed",href:Rn,"data-ribbon":"Fork me on GitHub",title:"Fork me on GitHub",children:"Fork me on GitHub"})]})},Mn=function(t){t&&t instanceof Function&&e.e(3).then(e.bind(null,507)).then((function(n){var e=n.getCLS,r=n.getFID,o=n.getFCP,c=n.getLCP,a=n.getTTFB;e(t),r(t),o(t),c(t),a(t)}))};a.a.render(Object(w.jsx)(o.a.StrictMode,{children:Object(w.jsx)(C.b,{children:Object(w.jsx)(pn,{})})}),document.getElementById("root")),Mn()}},[[491,1,2]]]);
//# sourceMappingURL=main.a6880f10.chunk.js.map