Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar  6 19:58:15 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : acc_array
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 pool_out_reg[887][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pooltomax_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.927ns (43.521%)  route 1.203ns (56.479%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18517, unset)        0.508     0.508    clk
                         FDRE                                         r  pool_out_reg[887][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  pool_out_reg[887][0]/Q
                         net (fo=1, unplaced)         0.501     1.263    pool_out_reg[887]__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  pooltomax[0]_i_239/O
                         net (fo=1, unplaced)         0.000     1.382    pooltomax[0]_i_239_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.495 r  pooltomax_reg[0]_i_102/O
                         net (fo=1, unplaced)         0.000     1.495    pooltomax_reg[0]_i_102_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.044     1.539 r  pooltomax_reg[0]_i_34/O
                         net (fo=1, unplaced)         0.351     1.890    pooltomax_reg[0]_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.120     2.010 r  pooltomax[0]_i_15/O
                         net (fo=1, unplaced)         0.000     2.010    pooltomax[0]_i_15_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.123 r  pooltomax_reg[0]_i_6/O
                         net (fo=1, unplaced)         0.000     2.123    pooltomax_reg[0]_i_6_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.044     2.167 r  pooltomax_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.351     2.518    pooltomax_reg[0]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.120     2.638 r  pooltomax[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.638    pool_out[0]
                         FDRE                                         r  pooltomax_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18517, unset)        0.483     5.483    clk
                         FDRE                                         r  pooltomax_reg[0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_D)        0.064     5.511    pooltomax_reg[0]
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  2.873    




