# Computer-Organization
Design of a multicycle MIPS processor.
1. ALU + RF
2. ALUSTAGE, DECSTAGE, IFSTAGE, MEMSTAGE

3. Datapath Simulation

![Screenshot](https://github.com/amanesis/Computer-Organization/blob/master/Screenshot_20190320_222649.png)
      
PROGRAM:

addi r5,r0,8 

ori r3,r0,ABCD

sw r3,4(r0)

lw r10,-4(r5)

lb r16,4(r0)
nand r4,r10,r16
not r1, r5
ror r2,r4
bne r5,r5,8
b -2
add r1.r2,r3

4. Control and Exceptions
