Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Dec 31 18:14:09 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file MiniMIPS32_SYS_timing_summary_routed.rpt -warn_on_violation -rpx MiniMIPS32_SYS_timing_summary_routed.rpx
| Design       : MiniMIPS32_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2245 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.650        0.000                      0                 5569        0.052        0.000                      0                 5569        3.000        0.000                       0                  2243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_100M            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_100M                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.650        0.000                      0                 5569        0.135        0.000                      0                 5569        9.500        0.000                       0                  2239  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.652        0.000                      0                 5569        0.135        0.000                      0                 5569        9.500        0.000                       0                  2239  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.650        0.000                      0                 5569        0.052        0.000                      0                 5569  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.650        0.000                      0                 5569        0.052        0.000                      0                 5569  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_100M
  To Clock:  sys_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/if_stage0/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.004ns  (logic 6.105ns (32.125%)  route 12.899ns (67.875%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.849    -0.691    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.763 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.627     3.390    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[5]
    SLICE_X72Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.514 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.514    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=13, routed)          1.065     4.824    minimips32/cp0_reg0/bbstub_douta[31][28]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.293     5.117 f  minimips32/cp0_reg0/mulures__0_i_28/O
                         net (fo=6, routed)           0.998     6.115    minimips32/cp0_reg0/jump_addr_1[6]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.332     6.447 f  minimips32/cp0_reg0/exe_aluop[2]_i_10/O
                         net (fo=4, routed)           0.696     7.143    minimips32/cp0_reg0/exe_aluop[2]_i_10_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.267 f  minimips32/cp0_reg0/exe_exccode[4]_i_7/O
                         net (fo=1, routed)           0.997     8.264    minimips32/cp0_reg0/exe_exccode[4]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.388 f  minimips32/cp0_reg0/exe_exccode[4]_i_6/O
                         net (fo=3, routed)           0.889     9.277    minimips32/cp0_reg0/exe_exccode[4]_i_6_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     9.401 r  minimips32/cp0_reg0/stall_i_4/O
                         net (fo=41, routed)          1.505    10.906    minimips32/cp0_reg0/re1
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.030 r  minimips32/cp0_reg0/mulures__1_i_64/O
                         net (fo=1, routed)           0.757    11.787    minimips32/cp0_reg0/mulures__1_i_64_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  minimips32/cp0_reg0/mulures__1_i_36/O
                         net (fo=1, routed)           0.536    12.447    minimips32/cp0_reg0/mulures__1_i_36_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.571 r  minimips32/cp0_reg0/mulures__1_i_14/O
                         net (fo=10, routed)          1.408    13.979    minimips32/cp0_reg0/id_src1_o[3]
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  minimips32/cp0_reg0/pc[31]_i_66/O
                         net (fo=1, routed)           0.000    14.103    minimips32/cp0_reg0/pc[31]_i_66_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.653 r  minimips32/cp0_reg0/pc_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.653    minimips32/cp0_reg0/pc_reg[31]_i_50_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  minimips32/cp0_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.767    minimips32/cp0_reg0/pc_reg[31]_i_38_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.995 r  minimips32/cp0_reg0/pc_reg[31]_i_30/CO[2]
                         net (fo=1, routed)           0.719    15.714    minimips32/cp0_reg0/id_stage0/jtsel10
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.313    16.027 r  minimips32/cp0_reg0/pc[31]_i_21/O
                         net (fo=1, routed)           0.466    16.493    minimips32/cp0_reg0/pc[31]_i_21_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.617 f  minimips32/cp0_reg0/pc[31]_i_18/O
                         net (fo=2, routed)           0.300    16.917    minimips32/cp0_reg0/pc[31]_i_18_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.041 r  minimips32/cp0_reg0/pc[31]_i_8/O
                         net (fo=32, routed)          0.936    17.977    minimips32/cp0_reg0/jtsel[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    18.101 r  minimips32/cp0_reg0/pc[29]_i_2/O
                         net (fo=1, routed)           0.000    18.101    minimips32/exemem_reg0/p_0_in__0[29]
    SLICE_X40Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.313 r  minimips32/exemem_reg0/pc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.313    minimips32/if_stage0/id_pc_plus_4_reg[31]_0[29]
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.515    18.495    minimips32/if_stage0/clk_out1
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/C
                         clock pessimism              0.487    18.982    
                         clock uncertainty           -0.084    18.899    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.064    18.963    minimips32/if_stage0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 minimips32/exemem_reg0/mem_hilo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/memwb_reg0/wb_hilo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.632    -0.532    minimips32/exemem_reg0/clk_out1
    SLICE_X47Y46         FDRE                                         r  minimips32/exemem_reg0/mem_hilo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  minimips32/exemem_reg0/mem_hilo_reg[23]/Q
                         net (fo=2, routed)           0.308    -0.082    minimips32/memwb_reg0/mem_hilo_reg[63][23]
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.908    -0.765    minimips32/memwb_reg0/clk_out1
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/C
                         clock pessimism              0.501    -0.265    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.047    -0.218    minimips32/memwb_reg0/wb_hilo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y46     minimips32/exemem_reg0/mem_hilo_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y45     minimips32/exe_stage0/state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/if_stage0/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.004ns  (logic 6.105ns (32.125%)  route 12.899ns (67.875%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.849    -0.691    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.763 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.627     3.390    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[5]
    SLICE_X72Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.514 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.514    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=13, routed)          1.065     4.824    minimips32/cp0_reg0/bbstub_douta[31][28]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.293     5.117 f  minimips32/cp0_reg0/mulures__0_i_28/O
                         net (fo=6, routed)           0.998     6.115    minimips32/cp0_reg0/jump_addr_1[6]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.332     6.447 f  minimips32/cp0_reg0/exe_aluop[2]_i_10/O
                         net (fo=4, routed)           0.696     7.143    minimips32/cp0_reg0/exe_aluop[2]_i_10_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.267 f  minimips32/cp0_reg0/exe_exccode[4]_i_7/O
                         net (fo=1, routed)           0.997     8.264    minimips32/cp0_reg0/exe_exccode[4]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.388 f  minimips32/cp0_reg0/exe_exccode[4]_i_6/O
                         net (fo=3, routed)           0.889     9.277    minimips32/cp0_reg0/exe_exccode[4]_i_6_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     9.401 r  minimips32/cp0_reg0/stall_i_4/O
                         net (fo=41, routed)          1.505    10.906    minimips32/cp0_reg0/re1
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.030 r  minimips32/cp0_reg0/mulures__1_i_64/O
                         net (fo=1, routed)           0.757    11.787    minimips32/cp0_reg0/mulures__1_i_64_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  minimips32/cp0_reg0/mulures__1_i_36/O
                         net (fo=1, routed)           0.536    12.447    minimips32/cp0_reg0/mulures__1_i_36_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.571 r  minimips32/cp0_reg0/mulures__1_i_14/O
                         net (fo=10, routed)          1.408    13.979    minimips32/cp0_reg0/id_src1_o[3]
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  minimips32/cp0_reg0/pc[31]_i_66/O
                         net (fo=1, routed)           0.000    14.103    minimips32/cp0_reg0/pc[31]_i_66_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.653 r  minimips32/cp0_reg0/pc_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.653    minimips32/cp0_reg0/pc_reg[31]_i_50_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  minimips32/cp0_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.767    minimips32/cp0_reg0/pc_reg[31]_i_38_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.995 r  minimips32/cp0_reg0/pc_reg[31]_i_30/CO[2]
                         net (fo=1, routed)           0.719    15.714    minimips32/cp0_reg0/id_stage0/jtsel10
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.313    16.027 r  minimips32/cp0_reg0/pc[31]_i_21/O
                         net (fo=1, routed)           0.466    16.493    minimips32/cp0_reg0/pc[31]_i_21_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.617 f  minimips32/cp0_reg0/pc[31]_i_18/O
                         net (fo=2, routed)           0.300    16.917    minimips32/cp0_reg0/pc[31]_i_18_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.041 r  minimips32/cp0_reg0/pc[31]_i_8/O
                         net (fo=32, routed)          0.936    17.977    minimips32/cp0_reg0/jtsel[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    18.101 r  minimips32/cp0_reg0/pc[29]_i_2/O
                         net (fo=1, routed)           0.000    18.101    minimips32/exemem_reg0/p_0_in__0[29]
    SLICE_X40Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.313 r  minimips32/exemem_reg0/pc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.313    minimips32/if_stage0/id_pc_plus_4_reg[31]_0[29]
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.515    18.495    minimips32/if_stage0/clk_out1
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/C
                         clock pessimism              0.487    18.982    
                         clock uncertainty           -0.082    18.901    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.064    18.965    minimips32/if_stage0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 minimips32/exemem_reg0/mem_hilo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/memwb_reg0/wb_hilo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.632    -0.532    minimips32/exemem_reg0/clk_out1
    SLICE_X47Y46         FDRE                                         r  minimips32/exemem_reg0/mem_hilo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  minimips32/exemem_reg0/mem_hilo_reg[23]/Q
                         net (fo=2, routed)           0.308    -0.082    minimips32/memwb_reg0/mem_hilo_reg[63][23]
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.908    -0.765    minimips32/memwb_reg0/clk_out1
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/C
                         clock pessimism              0.501    -0.265    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.047    -0.218    minimips32/memwb_reg0/wb_hilo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y46     minimips32/exemem_reg0/mem_hilo_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y45     minimips32/exe_stage0/state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/if_stage0/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.004ns  (logic 6.105ns (32.125%)  route 12.899ns (67.875%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.849    -0.691    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.763 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.627     3.390    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[5]
    SLICE_X72Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.514 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.514    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=13, routed)          1.065     4.824    minimips32/cp0_reg0/bbstub_douta[31][28]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.293     5.117 f  minimips32/cp0_reg0/mulures__0_i_28/O
                         net (fo=6, routed)           0.998     6.115    minimips32/cp0_reg0/jump_addr_1[6]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.332     6.447 f  minimips32/cp0_reg0/exe_aluop[2]_i_10/O
                         net (fo=4, routed)           0.696     7.143    minimips32/cp0_reg0/exe_aluop[2]_i_10_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.267 f  minimips32/cp0_reg0/exe_exccode[4]_i_7/O
                         net (fo=1, routed)           0.997     8.264    minimips32/cp0_reg0/exe_exccode[4]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.388 f  minimips32/cp0_reg0/exe_exccode[4]_i_6/O
                         net (fo=3, routed)           0.889     9.277    minimips32/cp0_reg0/exe_exccode[4]_i_6_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     9.401 r  minimips32/cp0_reg0/stall_i_4/O
                         net (fo=41, routed)          1.505    10.906    minimips32/cp0_reg0/re1
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.030 r  minimips32/cp0_reg0/mulures__1_i_64/O
                         net (fo=1, routed)           0.757    11.787    minimips32/cp0_reg0/mulures__1_i_64_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  minimips32/cp0_reg0/mulures__1_i_36/O
                         net (fo=1, routed)           0.536    12.447    minimips32/cp0_reg0/mulures__1_i_36_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.571 r  minimips32/cp0_reg0/mulures__1_i_14/O
                         net (fo=10, routed)          1.408    13.979    minimips32/cp0_reg0/id_src1_o[3]
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  minimips32/cp0_reg0/pc[31]_i_66/O
                         net (fo=1, routed)           0.000    14.103    minimips32/cp0_reg0/pc[31]_i_66_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.653 r  minimips32/cp0_reg0/pc_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.653    minimips32/cp0_reg0/pc_reg[31]_i_50_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  minimips32/cp0_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.767    minimips32/cp0_reg0/pc_reg[31]_i_38_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.995 r  minimips32/cp0_reg0/pc_reg[31]_i_30/CO[2]
                         net (fo=1, routed)           0.719    15.714    minimips32/cp0_reg0/id_stage0/jtsel10
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.313    16.027 r  minimips32/cp0_reg0/pc[31]_i_21/O
                         net (fo=1, routed)           0.466    16.493    minimips32/cp0_reg0/pc[31]_i_21_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.617 f  minimips32/cp0_reg0/pc[31]_i_18/O
                         net (fo=2, routed)           0.300    16.917    minimips32/cp0_reg0/pc[31]_i_18_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.041 r  minimips32/cp0_reg0/pc[31]_i_8/O
                         net (fo=32, routed)          0.936    17.977    minimips32/cp0_reg0/jtsel[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    18.101 r  minimips32/cp0_reg0/pc[29]_i_2/O
                         net (fo=1, routed)           0.000    18.101    minimips32/exemem_reg0/p_0_in__0[29]
    SLICE_X40Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.313 r  minimips32/exemem_reg0/pc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.313    minimips32/if_stage0/id_pc_plus_4_reg[31]_0[29]
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.515    18.495    minimips32/if_stage0/clk_out1
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/C
                         clock pessimism              0.487    18.982    
                         clock uncertainty           -0.084    18.899    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.064    18.963    minimips32/if_stage0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 minimips32/exemem_reg0/mem_hilo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/memwb_reg0/wb_hilo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.632    -0.532    minimips32/exemem_reg0/clk_out1
    SLICE_X47Y46         FDRE                                         r  minimips32/exemem_reg0/mem_hilo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  minimips32/exemem_reg0/mem_hilo_reg[23]/Q
                         net (fo=2, routed)           0.308    -0.082    minimips32/memwb_reg0/mem_hilo_reg[63][23]
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.908    -0.765    minimips32/memwb_reg0/clk_out1
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/C
                         clock pessimism              0.501    -0.265    
                         clock uncertainty            0.084    -0.181    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.047    -0.134    minimips32/memwb_reg0/wb_hilo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/if_stage0/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.004ns  (logic 6.105ns (32.125%)  route 12.899ns (67.875%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.849    -0.691    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.763 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.627     3.390    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[5]
    SLICE_X72Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.514 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.514    inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.759 f  inst_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=13, routed)          1.065     4.824    minimips32/cp0_reg0/bbstub_douta[31][28]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.293     5.117 f  minimips32/cp0_reg0/mulures__0_i_28/O
                         net (fo=6, routed)           0.998     6.115    minimips32/cp0_reg0/jump_addr_1[6]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.332     6.447 f  minimips32/cp0_reg0/exe_aluop[2]_i_10/O
                         net (fo=4, routed)           0.696     7.143    minimips32/cp0_reg0/exe_aluop[2]_i_10_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.267 f  minimips32/cp0_reg0/exe_exccode[4]_i_7/O
                         net (fo=1, routed)           0.997     8.264    minimips32/cp0_reg0/exe_exccode[4]_i_7_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.388 f  minimips32/cp0_reg0/exe_exccode[4]_i_6/O
                         net (fo=3, routed)           0.889     9.277    minimips32/cp0_reg0/exe_exccode[4]_i_6_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     9.401 r  minimips32/cp0_reg0/stall_i_4/O
                         net (fo=41, routed)          1.505    10.906    minimips32/cp0_reg0/re1
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.030 r  minimips32/cp0_reg0/mulures__1_i_64/O
                         net (fo=1, routed)           0.757    11.787    minimips32/cp0_reg0/mulures__1_i_64_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  minimips32/cp0_reg0/mulures__1_i_36/O
                         net (fo=1, routed)           0.536    12.447    minimips32/cp0_reg0/mulures__1_i_36_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.571 r  minimips32/cp0_reg0/mulures__1_i_14/O
                         net (fo=10, routed)          1.408    13.979    minimips32/cp0_reg0/id_src1_o[3]
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  minimips32/cp0_reg0/pc[31]_i_66/O
                         net (fo=1, routed)           0.000    14.103    minimips32/cp0_reg0/pc[31]_i_66_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.653 r  minimips32/cp0_reg0/pc_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.653    minimips32/cp0_reg0/pc_reg[31]_i_50_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  minimips32/cp0_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.767    minimips32/cp0_reg0/pc_reg[31]_i_38_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.995 r  minimips32/cp0_reg0/pc_reg[31]_i_30/CO[2]
                         net (fo=1, routed)           0.719    15.714    minimips32/cp0_reg0/id_stage0/jtsel10
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.313    16.027 r  minimips32/cp0_reg0/pc[31]_i_21/O
                         net (fo=1, routed)           0.466    16.493    minimips32/cp0_reg0/pc[31]_i_21_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.617 f  minimips32/cp0_reg0/pc[31]_i_18/O
                         net (fo=2, routed)           0.300    16.917    minimips32/cp0_reg0/pc[31]_i_18_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    17.041 r  minimips32/cp0_reg0/pc[31]_i_8/O
                         net (fo=32, routed)          0.936    17.977    minimips32/cp0_reg0/jtsel[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    18.101 r  minimips32/cp0_reg0/pc[29]_i_2/O
                         net (fo=1, routed)           0.000    18.101    minimips32/exemem_reg0/p_0_in__0[29]
    SLICE_X40Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.313 r  minimips32/exemem_reg0/pc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.313    minimips32/if_stage0/id_pc_plus_4_reg[31]_0[29]
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        1.515    18.495    minimips32/if_stage0/clk_out1
    SLICE_X40Y61         FDRE                                         r  minimips32/if_stage0/pc_reg[29]/C
                         clock pessimism              0.487    18.982    
                         clock uncertainty           -0.084    18.899    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.064    18.963    minimips32/if_stage0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 minimips32/exemem_reg0/mem_hilo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minimips32/memwb_reg0/wb_hilo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.632    -0.532    minimips32/exemem_reg0/clk_out1
    SLICE_X47Y46         FDRE                                         r  minimips32/exemem_reg0/mem_hilo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  minimips32/exemem_reg0/mem_hilo_reg[23]/Q
                         net (fo=2, routed)           0.308    -0.082    minimips32/memwb_reg0/mem_hilo_reg[63][23]
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=2245, routed)        0.908    -0.765    minimips32/memwb_reg0/clk_out1
    SLICE_X59Y47         FDRE                                         r  minimips32/memwb_reg0/wb_hilo_reg[23]/C
                         clock pessimism              0.501    -0.265    
                         clock uncertainty            0.084    -0.181    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.047    -0.134    minimips32/memwb_reg0/wb_hilo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.052    





