#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 29 15:42:19 2023
# Process ID: 37986
# Current directory: /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex
# Command line: vivado -notrace -source /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/Vadd_A_B/Vadd_A_B_ex.tcl
# Log file: /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/vivado.log
# Journal file: /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/Vadd_A_B/Vadd_A_B_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/applications/Xilinx/19.2/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 6872.320 ; gain = 193.301 ; free physical = 162958 ; free virtual = 185852
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m01_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_Vadd_A_B_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_Vadd_A_B_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_Vadd_A_B_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_Vadd_A_B_vip'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/modelsim/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/modelsim/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/modelsim/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/questa/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/questa/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/questa/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/ies/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/ies/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/ies/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/vcs/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/vcs/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/vcs/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/riviera/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/riviera/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/riviera/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/activehdl/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/activehdl/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/activehdl/control_Vadd_A_B_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xcelium/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xcelium/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xcelium/control_Vadd_A_B_vip.h'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6936.617 ; gain = 0.000 ; free physical = 162143 ; free virtual = 185306
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_control_s_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_read_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_write_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_vadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B.v] -no_script -reset -force -quiet
remove_files  {/scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_control_s_axi.v /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_adder.v /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example.sv /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_read_master.sv /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_write_master.sv /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_counter.sv /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_vadd.sv /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B.v}
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_tb.sv
add_files -scan_for_includes {/scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_counter.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/testbench/Vadd_A_B_tb.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/B_axi_read_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_axi_write_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/A_axi_read_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_adder.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_vadd.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_B.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_control_s_axi.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/testbench/Vadd_A_B_tb.sv}
import_files {/scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_counter.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/testbench/Vadd_A_B_tb.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/B_axi_read_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_axi_write_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/A_axi_read_master.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_adder.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_example_vadd.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_B.sv /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/IP/Vadd_A_B_control_s_axi.v /scratch/pg519/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/src/testbench/Vadd_A_B_tb.sv}
move_files -fileset sim_1 [get_files  /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.srcs/sources_1/imports/src/testbench/Vadd_A_B_tb.sv]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /scratch/pg519/workspace/rtl_ke_t2/vivado_rtl_kernel/Vadd_A_B_ex/vivado_pid37986.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 15:50:19 2023...
