Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct 23 23:45:54 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP_dft            tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                               0.647    0.257 2.42e+07    0.928 100.0
  U13_CLK_GATE (CLK_GATE)              3.16e-02 5.53e-03 3.71e+04 3.71e-02   4.0
  U12_ALU (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                       1.40e-02 1.66e-02 8.95e+06 3.95e-02   4.3
    mult_24 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                       1.53e-03 1.97e-04 1.66e+06 3.39e-03   0.4
    add_18 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_0)
                                       1.95e-04 1.42e-04 2.07e+05 5.44e-04   0.1
    sub_21 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_sub_0)
                                       1.97e-04 1.46e-04 2.40e+05 5.83e-04   0.1
    div_29 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                       2.59e-03 1.99e-03 4.63e+06 9.21e-03   1.0
  U11_REG_FILE (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                       6.56e-02    0.125 5.30e+06    0.196  21.1
  U10_SYS_CTRL (SYSTEM_CTRL_BYTE8_test_1)
                                       1.05e-02 9.49e-03 7.37e+05 2.07e-02   2.2
  U9_UART_TOP (UART_DATA_WIDTH8_test_1)
                                       2.03e-02 9.11e-03 3.50e+06 3.29e-02   3.5
    U1_UART_RX (UART_RX_test_1)        1.38e-02 6.28e-03 2.50e+06 2.26e-02   2.4
      U0_stp_chk (stp_chk_test_1)         0.000 1.07e-04 3.75e+04 1.44e-04   0.0
      U0_par_chk (par_chk_DATA_WIDTH8_test_1)
                                       2.03e-05 1.14e-04 1.40e+05 2.75e-04   0.0
      U0_strt_chk (strt_chk_test_1)       0.000 1.16e-04 2.51e+04 1.41e-04   0.0
      U0_deserializer (deserializer_DATA_WIDTH8_test_1)
                                       2.03e-03 1.41e-03 3.44e+05 3.78e-03   0.4
      U0_data_sampling (data_sampling_test_1)
                                       1.68e-03 9.85e-04 5.14e+05 3.18e-03   0.3
      U0_edge_bit_counter (edge_bit_counter_test_1)
                                       5.24e-03 2.25e-03 6.30e+05 8.11e-03   0.9
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8_test_1)
                                       2.91e-03 9.25e-04 5.67e+05 4.40e-03   0.5
    U0_UART_TX (UART_TOP_test_1)       6.15e-03 2.77e-03 9.84e+05 9.91e-03   1.1
      MUX_DUT (UART_MUX_test_1)        7.52e-06 6.44e-05 4.61e+04 1.18e-04   0.0
      Parity_calc_DUT (UART_Parity_calc_test_1)
                                       1.84e-03 8.70e-04 3.45e+05 3.05e-03   0.3
      FSM_DUT (UART_T_FSM_test_1)      5.63e-04 3.82e-04 1.51e+05 1.10e-03   0.1
      Serial_DUT (UART_Serial_test_1)  2.39e-03 1.19e-03 3.82e+05 3.96e-03   0.4
  U8_CLK_DIV_RX (ClkDiv_width4_test_1) 1.66e-03 1.42e-03 4.76e+05 3.56e-03   0.4
  U7_PRE_MUX (Pres_MUX_WIDTH4_PRE_WD6) 1.61e-04 1.64e-05 1.50e+05 3.28e-04   0.0
  U6_CLK_DIV_TX (ClkDiv_width8_test_1) 4.55e-03 2.25e-03 7.86e+05 7.59e-03   0.8
    add_57 (ClkDiv_width8_DW01_inc_0)  1.53e-05 3.23e-06 9.75e+04 1.16e-04   0.0
  U4_PLSE_GEN1 (PULSE_GEN_test_1)      2.81e-07 1.18e-04 2.77e+04 1.46e-04   0.0
  U3_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                       3.34e-02 6.66e-02 3.58e+06    0.104  11.2
    U4 (FIFO_RD_test_1)                1.22e-03 6.83e-04 4.44e+05 2.35e-03   0.3
    U3 (FIFO_WR_test_1)                5.60e-03 7.19e-03 3.87e+05 1.32e-02   1.4
    U2 (DF_SYNC_test_1)                2.27e-03 6.21e-03 1.53e+05 8.63e-03   0.9
    U1 (DF_SYNC_test_0)                1.66e-03 9.58e-04 1.55e+05 2.78e-03   0.3
    U0 (FIFO_MEM_CTRL_test_1)          2.08e-02 5.12e-02 2.38e+06 7.43e-02   8.0
  U2_DATA_SYNC (DATA_SYNC_BUS_WIDTH8_test_1)
                                       4.58e-03 1.01e-02 3.17e+05 1.50e-02   1.6
  U1_RST_SYNC2 (RST_SYNC_test_0)       1.41e-04 3.72e-04 2.92e+04 5.43e-04   0.1
  U0_RST_SYNC1 (RST_SYNC_test_1)       4.02e-04 2.29e-03 3.02e+04 2.72e-03   0.3
  GEN_RST2_MUX (mux2X1_5)              3.72e-05 1.93e-05 1.40e+04 7.05e-05   0.0
  GEN_RST1_MUX (mux2X1_6)              1.01e-04 5.24e-05 1.39e+04 1.67e-04   0.0
  RST_MUX (mux2X1_0)                   4.14e-04 5.28e-05 1.37e+04 4.81e-04   0.1
  DIV_RX_MUX (mux2X1_2)                3.85e-03 1.69e-04 2.11e+04 4.04e-03   0.4
  DIV_TX_MUX (mux2X1_3)                1.91e-04 6.16e-06 2.11e+04 2.19e-04   0.0
  UART_CLK_MUX (mux2X1_4)              2.71e-03 1.56e-04 2.11e+04 2.89e-03   0.3
  REF_CLK_MUX (mux2X1_1)                  0.446 6.26e-03 2.11e+04    0.453  48.8
1
