--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml demux1to4.twx demux1to4.ncd -o demux1to4.twr demux1to4.pcf

Design file:              demux1to4.ncd
Physical constraint file: demux1to4.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
F           |   -1.343(F)|    3.131(F)|B_and0000         |   0.000|
            |   -0.029(F)|    1.915(F)|C_not0001         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock S1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
F           |   -0.140(R)|    1.548(R)|S1_IBUF           |   0.000|
            |   -1.084(F)|    2.806(F)|B_and0000         |   0.000|
            |    0.303(F)|    1.499(F)|C_not0001         |   0.000|
------------+------------+------------+------------------+--------+

Clock S0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
B           |    8.873(F)|B_and0000         |   0.000|
C           |    9.244(F)|C_not0001         |   0.000|
D           |    9.211(F)|C_not0001         |   0.000|
------------+------------+------------------+--------+

Clock S1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |    7.272(R)|S1_IBUF           |   0.000|
B           |    8.548(F)|B_and0000         |   0.000|
C           |    8.828(F)|C_not0001         |   0.000|
D           |    8.795(F)|C_not0001         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock S0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S0             |         |         |    1.437|    1.782|
S1             |         |         |    1.136|    1.782|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S0             |    0.463|    0.463|    1.769|    1.782|
S1             |         |         |    1.468|    1.782|
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 15 10:01:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4489 MB



