Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2ac9b69423e436595a5ff0b2f7dfae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_TB_behav xil_defaultlib.RISCV_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.riscv_vicilogic_package
Compiling architecture rtl of entity xil_defaultlib.CB32CLEIncValue [cb32cleincvalue_default]
Compiling architecture comb of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture combinational of entity xil_defaultlib.DEC [dec_default]
Compiling architecture rtl of entity xil_defaultlib.RB [rb_default]
Compiling architecture struct of entity xil_defaultlib.ID [id_default]
Compiling architecture comb of entity xil_defaultlib.ALU [alu_default]
Compiling architecture comb of entity xil_defaultlib.EX [ex_default]
Compiling architecture rtl of entity xil_defaultlib.MEM [mem_default]
Compiling architecture combinational of entity xil_defaultlib.WB [wb_default]
Compiling architecture struct of entity xil_defaultlib.RISCV [riscv_default]
Compiling architecture behavior of entity xil_defaultlib.riscv_tb
Built simulation snapshot RISCV_TB_behav
