\hypertarget{nm__bus__wrapper__stm32f7xx_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.c File Reference}
\label{nm__bus__wrapper__stm32f7xx_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}


S\+PI bus wrapper for S\+T\+M32\+F7xx microcontrollers.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include \char`\"{}stm32f7xx.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bus\+\_\+wrapper/include/nm\+\_\+bus\+\_\+wrapper.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bus__wrapper__stm32f7xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}~4096
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\+\_\+rw} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Mosi, \hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Miso, \hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16} u16\+Sz)
\begin{DoxyCompactList}\small\item\em S\+PI transfer. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}{nm\+\_\+bus\+\_\+init} (void $\ast$pvinit)
\begin{DoxyCompactList}\small\item\em S\+PI bus initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_aa98500dc13748397906e03440fb3892a}{nm\+\_\+bus\+\_\+ioctl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Cmd, void $\ast$pv\+Parameter)
\begin{DoxyCompactList}\small\item\em I\+O\+C\+TL command processing. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}{nm\+\_\+bus\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em S\+PI bus deinitialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static S\+P\+I\+\_\+\+Handle\+Type\+Def \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{S\+P\+I\+\_\+\+Handle}
\item 
static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}{tx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}
\item 
static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_af1d8e5f3079139edc69c503e92ab2718}{rx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}
\item 
\hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} \hyperlink{nm__bus__wrapper__stm32f7xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}{egstr\+Nm\+Bus\+Capabilities}
\begin{DoxyCompactList}\small\item\em Bus capabilities information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI bus wrapper for S\+T\+M32\+F7xx microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_afbc973888cb214292ecd9094a69adf68}\label{nm__bus__wrapper__stm32f7xx_8c_afbc973888cb214292ecd9094a69adf68}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}}
\index{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}{NM\_BUS\_MAX\_TRX\_SZ}}
{\footnotesize\ttfamily \#define N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ~4096}



Definition at line 38 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}\label{nm__bus__wrapper__stm32f7xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}}
\index{nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+deinit()}{nm\_bus\_deinit()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+deinit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



S\+PI bus deinitialization. 

De-\/initialize the bus wrapper.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 207 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.


\begin{DoxyCode}
208 \{
209    \textcolor{comment}{//Not implemented}
210    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
211 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}\label{nm__bus__wrapper__stm32f7xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}}
\index{nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+init()}{nm\_bus\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+init (\begin{DoxyParamCaption}\item[{void $\ast$}]{pvinit }\end{DoxyParamCaption})}



S\+PI bus initialization. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 99 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.


\begin{DoxyCode}
100 \{
101    GPIO\_InitTypeDef GPIO\_InitStructure;
102 
103    \textcolor{comment}{//Enable GPIO clocks}
104    CONF\_WILC\_SCK\_GPIO\_CLK\_ENABLE();
105    CONF\_WILC\_MOSI\_GPIO\_CLK\_ENABLE();
106    CONF\_WILC\_MISO\_GPIO\_CLK\_ENABLE();
107 
108    \textcolor{comment}{//Enable SPI clock}
109    CONF\_WILC\_SPI\_CLK\_ENABLE();
110 
111    \textcolor{comment}{//Configure SCK}
112    GPIO\_InitStructure.Pin = CONF\_WILC\_SCK\_PIN;
113    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
114    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
115    GPIO\_InitStructure.Speed = CONF\_WILC\_SCK\_SPEED;
116    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
117    HAL\_GPIO\_Init(CONF\_WILC\_SCK\_GPIO, &GPIO\_InitStructure);
118 
119    \textcolor{comment}{//Configure MOSI}
120    GPIO\_InitStructure.Pin = CONF\_WILC\_MOSI\_PIN;
121    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
122    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
123    GPIO\_InitStructure.Speed = CONF\_WILC\_MOSI\_SPEED;
124    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
125    HAL\_GPIO\_Init(CONF\_WILC\_MOSI\_GPIO, &GPIO\_InitStructure);
126 
127    \textcolor{comment}{//Configure MISO}
128    GPIO\_InitStructure.Pin = CONF\_WILC\_MISO\_PIN;
129    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
130    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
131    GPIO\_InitStructure.Speed = CONF\_WILC\_MISO\_SPEED;
132    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
133    HAL\_GPIO\_Init(CONF\_WILC\_MISO\_GPIO, &GPIO\_InitStructure);
134 
135    \textcolor{comment}{//Configure SPI}
136    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Instance = CONF\_WILC\_SPI;
137    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.Mode = SPI\_MODE\_MASTER;
138    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.Direction = SPI\_DIRECTION\_2LINES;
139    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.DataSize = SPI\_DATASIZE\_8BIT;
140    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CLKPolarity = SPI\_POLARITY\_LOW;
141    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CLKPhase = SPI\_PHASE\_1EDGE;
142    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.NSS = SPI\_NSS\_SOFT;
143    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.BaudRatePrescaler = CONF\_WILC\_SPI\_BAUDRATE\_PRE;
144    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.FirstBit = SPI\_FIRSTBIT\_MSB;
145    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.TIMode = SPI\_TIMODE\_DISABLED;
146    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CRCCalculation = SPI\_CRCCALCULATION\_DISABLED;
147    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CRCPolynomial = 7;
148    HAL\_SPI\_Init(&\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle});
149 
150    \textcolor{comment}{//Enable SPI}
151    \_\_HAL\_SPI\_ENABLE(&\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle});
152 
153    \textcolor{comment}{//Reset WILC1000}
154    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
155 
156    \textcolor{comment}{//Successful operation}
157    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
158 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_aa98500dc13748397906e03440fb3892a}\label{nm__bus__wrapper__stm32f7xx_8c_aa98500dc13748397906e03440fb3892a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}}
\index{nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+ioctl()}{nm\_bus\_ioctl()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+ioctl (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8}}]{u8\+Cmd,  }\item[{void $\ast$}]{pv\+Parameter }\end{DoxyParamCaption})}



I\+O\+C\+TL command processing. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em u8\+Cmd} & Command opcode \\
\hline
\mbox{\tt in}  & {\em pv\+Parameter} & Command parameters \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 168 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.


\begin{DoxyCode}
169 \{
170    \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} ret;
171 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
172    \hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *spiRwParams;
173 \textcolor{preprocessor}{#endif}
174 
175    \textcolor{comment}{//Check commande opcode}
176    \textcolor{keywordflow}{switch}(u8Cmd)
177    \{
178 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
179    \textcolor{comment}{//Read/write command?}
180    \textcolor{keywordflow}{case} \hyperlink{nm__bus__wrapper_8h_a7c9c01416493afd57406928672066506}{NM\_BUS\_IOCTL\_RW}:
181       \textcolor{comment}{//Retrieve command parameters}
182       spiRwParams = (\hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *) pvParameter;
183       \textcolor{comment}{//Perform SPI transfer}
184       ret = \hyperlink{nm__bus__wrapper__stm32f7xx_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\_rw}(spiRwParams->\hyperlink{structtstrNmSpiRw_aa0a0dd7106812c8af780cb0729e2d1ef}{pu8InBuf}, spiRwParams->\hyperlink{structtstrNmSpiRw_a6778f8ba906b9eb363ac0422fca66dd5}{pu8OutBuf}, spiRwParams->
      \hyperlink{structtstrNmSpiRw_a7daa8262b96cb0543eb9189c65622c72}{u16Sz});
185       \textcolor{keywordflow}{break};
186 \textcolor{preprocessor}{#endif}
187    \textcolor{comment}{//Invalid command?}
188    \textcolor{keywordflow}{default}:
189       \textcolor{comment}{//Debug message}
190       \hyperlink{nm__common_8h_a34d005df494e50b05cd38b80f318d7ac}{M2M\_ERR}(\textcolor{stringliteral}{"Invalid IOCTL command!\(\backslash\)r\(\backslash\)n"});
191       \textcolor{comment}{//Report an error}
192       ret = \hyperlink{nm__common_8h_a1337ea19161996276a331dc168c6b24b}{M2M\_ERR\_BUS\_FAIL};
193       \textcolor{keywordflow}{break};
194    \}
195 
196    \textcolor{comment}{//Return status code}
197    \textcolor{keywordflow}{return} ret;
198 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_ae656e55934eaeffc372287189b5e0d5b}\label{nm__bus__wrapper__stm32f7xx_8c_ae656e55934eaeffc372287189b5e0d5b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!spi\+\_\+rw@{spi\+\_\+rw}}
\index{spi\+\_\+rw@{spi\+\_\+rw}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{spi\+\_\+rw()}{spi\_rw()}}
{\footnotesize\ttfamily static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} spi\+\_\+rw (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Mosi,  }\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Miso,  }\item[{\hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16}}]{u16\+Sz }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



S\+PI transfer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pu8\+Mosi} & The data to be written to the slave device \\
\hline
\mbox{\tt out}  & {\em pu8\+Miso} & The data received from the slave device \\
\hline
\mbox{\tt in}  & {\em u16\+Sz} & Number of bytes to be transferred \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 67 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.


\begin{DoxyCode}
68 \{
69    \textcolor{comment}{//Pull the CS pin low}
70    HAL\_GPIO\_WritePin(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN, GPIO\_PIN\_RESET);
71 
72    \textcolor{comment}{//Copy data to TX buffer}
73    \textcolor{keywordflow}{if}(pu8Mosi != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
74       memcpy(\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer}, pu8Mosi, u16Sz);
75    \textcolor{keywordflow}{else}
76       memset(\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer}, 0, u16Sz);
77 
78    \textcolor{comment}{//Perform SPI transfer}
79    HAL\_SPI\_TransmitReceive(&\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}, \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer}, \hyperlink{nm__bus__wrapper__stm32f7xx_8c_af1d8e5f3079139edc69c503e92ab2718}{rxBuffer}, u16Sz, HAL\_MAX\_DELAY)
      ;
80 
81    \textcolor{comment}{//Copy data from RX buffer}
82    \textcolor{keywordflow}{if}(pu8Miso != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
83       memcpy(pu8Miso, \hyperlink{nm__bus__wrapper__stm32f7xx_8c_af1d8e5f3079139edc69c503e92ab2718}{rxBuffer}, u16Sz);
84 
85    \textcolor{comment}{//Terminate the operation by raising the CS pin}
86    HAL\_GPIO\_WritePin(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN, GPIO\_PIN\_SET);
87 
88    \textcolor{comment}{//Successful operation}
89    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
90 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}\label{nm__bus__wrapper__stm32f7xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}}
\index{egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{egstr\+Nm\+Bus\+Capabilities}{egstrNmBusCapabilities}}
{\footnotesize\ttfamily \hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} egstr\+Nm\+Bus\+Capabilities}

{\bfseries Initial value\+:}
\begin{DoxyCode}
=
\{
   \hyperlink{nm__bus__wrapper__stm32f7xx_8c_afbc973888cb214292ecd9094a69adf68}{NM\_BUS\_MAX\_TRX\_SZ}
\}
\end{DoxyCode}


Bus capabilities information. 

$<$ Bus capabilities. This structure must be declared at platform specific bus wrapper 

Definition at line 53 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.

\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_af1d8e5f3079139edc69c503e92ab2718}\label{nm__bus__wrapper__stm32f7xx_8c_af1d8e5f3079139edc69c503e92ab2718}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!rx\+Buffer@{rx\+Buffer}}
\index{rx\+Buffer@{rx\+Buffer}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{rx\+Buffer}{rxBuffer}}
{\footnotesize\ttfamily \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} rx\+Buffer\mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 46 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.

\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}\label{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!S\+P\+I\+\_\+\+Handle@{S\+P\+I\+\_\+\+Handle}}
\index{S\+P\+I\+\_\+\+Handle@{S\+P\+I\+\_\+\+Handle}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+Handle}{SPI\_Handle}}
{\footnotesize\ttfamily S\+P\+I\+\_\+\+Handle\+Type\+Def S\+P\+I\+\_\+\+Handle\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 41 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.

\mbox{\Hypertarget{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}\label{nm__bus__wrapper__stm32f7xx_8c_a38e2250244d3f7799048819b9aed0b1e}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}!tx\+Buffer@{tx\+Buffer}}
\index{tx\+Buffer@{tx\+Buffer}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c}}
\subsubsection{\texorpdfstring{tx\+Buffer}{txBuffer}}
{\footnotesize\ttfamily \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} tx\+Buffer\mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 44 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f7xx.\+c.

