// Seed: 2600334281
`define pp_6 0
`timescale 1ps / 1 ps
`define pp_7 0
`endcelldefine
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output reg id_3
    , id_6,
    input logic id_4,
    output logic id_5
);
  type_20(
      id_4, 1 + 1, (1)
  );
  logic id_7;
  always @(*) begin
    id_0 = id_6;
  end
  logic id_8 = id_4;
  assign id_5 = 1 == id_6;
  always @(posedge 1) id_3 <= #1 1;
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
