<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本节主要介绍了AHB协议的基本传输时序，并以基于简单AHB的SRAM读写实验加强理解。">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA系统设计之AHB总线">
<meta property="og:url" content="http://ssy的小天地.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本节主要介绍了AHB协议的基本传输时序，并以基于简单AHB的SRAM读写实验加强理解。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115230820046.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231418880.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231448284.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231918595.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231957611.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232046236.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232025085.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232257127.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233056582.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233149391.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233530441.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234234227.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234319720.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234427324.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234449316.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234521328.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115235342978.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115235415940.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241116000137915.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241116000412855.png">
<meta property="article:published_time" content="2024-11-14T04:07:12.000Z">
<meta property="article:modified_time" content="2024-11-16T04:56:28.947Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115230820046.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>FPGA系统设计之AHB总线 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA系统设计之AHB总线
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-11-14 12:07:12" itemprop="dateCreated datePublished" datetime="2024-11-14T12:07:12+08:00">2024-11-14</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-11-16 12:56:28" itemprop="dateModified" datetime="2024-11-16T12:56:28+08:00">2024-11-16</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本节主要介绍了AHB协议的基本传输时序，并以基于简单AHB的SRAM读写实验加强理解。</p>
<span id="more"></span>

<h1 id="AHB协议的基本介绍"><a href="#AHB协议的基本介绍" class="headerlink" title="AHB协议的基本介绍"></a>AHB协议的基本介绍</h1><ul>
<li><p>Advanced High-performance Bus（先进高性能总线）是一种适用于高性能可综合设计的总线接口</p>
</li>
<li><p>最常见的AHB slaver是内部存储器设备、外部存储器接口和高带宽外设</p>
</li>
<li><p>虽然低带宽外设可以作为AHB slaver，但出于系统性能原因，它们通常在APB上，AHB和APB之间的连接是使用APB桥完成的</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115230820046.png" alt="image-20241115230820046" style="zoom:50%;">
</li>
<li><p><strong>其分为地址阶段和数据阶段，支持2级流水线操作</strong></p>
</li>
<li><p>AHB总线组成（以AHB5（在AHB-lite上的改进）为例）：</p>
<ul>
<li><p>单layer：</p>
<ul>
<li><strong>分配给每个slave的地址空间最小地址空间为1KB</strong>，故master的设计不会执行地址范围超过1KB的增量传输</li>
</ul>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231418880.png" alt="image-20241115231418880"></p>
</li>
<li><p>多layer：</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231448284.png" alt="image-20241115231448284" style="zoom:75%;">

</li>
</ul>
</li>
</ul>
<hr>
<h1 id="AHB协议的基本传输时序"><a href="#AHB协议的基本传输时序" class="headerlink" title="AHB协议的基本传输时序"></a>AHB协议的基本传输时序</h1><ul>
<li>传输时序建议直接看AHB官方手册，这里只能粘贴一些基本的时序，具体理解还得自己上手操作</li>
</ul>
<h2 id="1-基础传输"><a href="#1-基础传输" class="headerlink" title="1.基础传输"></a>1.基础传输</h2><ul>
<li>两个传输阶段：<ul>
<li>地址阶段：一个时钟周期，用于准备好地址</li>
<li>数据阶段：一个或多个时钟周期，用于数据的读写</li>
</ul>
</li>
</ul>
<h3 id="1-1-写操作"><a href="#1-1-写操作" class="headerlink" title="1.1 写操作"></a>1.1 写操作</h3><ul>
<li><p>无等待：</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231918595.png" alt="image-20241115231918595" style="zoom: 100%;">
</li>
<li><p>有等待：</p>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115231957611.png" alt="image-20241115231957611"></p>
</li>
</ul>
<h3 id="1-2-读操作"><a href="#1-2-读操作" class="headerlink" title="1.2 读操作"></a>1.2 读操作</h3><ul>
<li><p>无等待：</p>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232046236.png" alt="image-20241115232046236"></p>
</li>
<li><p>有等待：</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232025085.png" alt="image-20241115232025085" style="zoom:90%;">

</li>
</ul>
<h3 id="1-3-读写操作"><a href="#1-3-读写操作" class="headerlink" title="1.3 读写操作"></a>1.3 读写操作</h3><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115232257127.png" alt="image-20241115232257127" style="zoom:90%;">

<h2 id="2-传输类型（HTRANS）"><a href="#2-传输类型（HTRANS）" class="headerlink" title="2.传输类型（HTRANS）"></a>2.传输类型（HTRANS）</h2><ul>
<li><p>IDLE（0b00）：Master无数据传输，slave回复HRESP=0并忽略传输</p>
</li>
<li><p>BUSY（0b01）：Master忙碌，在burst传输中间插入BUSY，请求传输延缓。slave回复HRESP=0并忽略传输</p>
</li>
<li><p>NONSEQ（0b10）：表明是单次传输或者是burst传输（≈连续传输）的第一个传输，下一个传输的地址和控制信号与之前的无关系</p>
</li>
<li><p>SEQ（0b11）：下一个传输的地址和控制信号与之前的有关系：<strong>下一个传输的地址=上一个地址+HSIZE的字节数（或者循环加上HSIZE的字节数）</strong></p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233056582.png" alt="image-20241115233056582" style="zoom: 67%;">

</li>
</ul>
<h2 id="3-传输大小（HSIZE）"><a href="#3-传输大小（HSIZE）" class="headerlink" title="3.传输大小（HSIZE）"></a>3.传输大小（HSIZE）</h2><ul>
<li><strong>HSIZE对应的传输数据位宽：$2^{HSIZE}byte=8*2^{HSIZE}bit$</strong></li>
</ul>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233149391.png" alt="image-20241115233149391" style="zoom:60%;">

<h2 id="4-突发操作（HBURST）"><a href="#4-突发操作（HBURST）" class="headerlink" title="4.突发操作（HBURST）"></a>4.突发操作（HBURST）</h2><ul>
<li><p>循环突发（Wrapping burst）对应的地址计算方式：<strong>首先计算总传输数据大小，然后将当前位置除以总传输数据大小，若不能整除则以当前地址传输数据，否则将当前地址减去总传输数据大小，作为传输地址。</strong></p>
</li>
<li><p><strong>HTRANS决定传输的模式（主要还是看突发还是非突发），那么HBURST就决定怎么个突发规则，而HSIZE则决定在该突发规则下，地址递增的值</strong></p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115233530441.png" alt="image-20241115233530441" style="zoom:60%;">

</li>
</ul>
<h3 id="4-1-Four-beat-wrapping-burst-WRAP4"><a href="#4-1-Four-beat-wrapping-burst-WRAP4" class="headerlink" title="4.1 Four-beat wrapping burst, WRAP4"></a>4.1 Four-beat wrapping burst, WRAP4</h3><ul>
<li><strong>其中4代表突发成功传输的个数为4，而在这4个数未传输完成时，HSIZE不能改变</strong></li>
</ul>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234234227.png" alt="image-20241115234234227"></p>
<h3 id="4-2-Four-beat-incrementing-burst-INCR4"><a href="#4-2-Four-beat-incrementing-burst-INCR4" class="headerlink" title="4.2 Four-beat incrementing burst, INCR4"></a>4.2 Four-beat incrementing burst, INCR4</h3><p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234319720.png" alt="image-20241115234319720"></p>
<h3 id="4-3-Eight-beat-wrapping-burst-WRAP8"><a href="#4-3-Eight-beat-wrapping-burst-WRAP8" class="headerlink" title="4.3 Eight-beat wrapping burst, WRAP8"></a>4.3 Eight-beat wrapping burst, WRAP8</h3><p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234427324.png" alt="image-20241115234427324"></p>
<h3 id="4-4-Eight-beat-incrementing-burst-INCR8"><a href="#4-4-Eight-beat-incrementing-burst-INCR8" class="headerlink" title="4.4 Eight-beat incrementing burst, INCR8"></a>4.4 Eight-beat incrementing burst, INCR8</h3><p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234449316.png" alt="image-20241115234449316"></p>
<h3 id="4-5-Undefined-length-bursts-INCR"><a href="#4-5-Undefined-length-bursts-INCR" class="headerlink" title="4.5 Undefined length bursts, INCR"></a>4.5 Undefined length bursts, INCR</h3><p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115234521328.png" alt="image-20241115234521328"></p>
<hr>
<h1 id="基于AHB总线的简单SRAM读写实验"><a href="#基于AHB总线的简单SRAM读写实验" class="headerlink" title="基于AHB总线的简单SRAM读写实验"></a>基于AHB总线的简单SRAM读写实验</h1><ul>
<li><p>设计顶层框图：</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115235342978.png" alt="image-20241115235342978" style="zoom:67%;">
</li>
<li><p>sram_interface框图：</p>
<img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241115235415940.png" alt="image-20241115235415940" style="zoom:67%;">

</li>
</ul>
<h2 id="1-源代码"><a href="#1-源代码" class="headerlink" title="1.源代码"></a>1.源代码</h2><ul>
<li><p>sram_top.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sram_top(</span><br><span class="line">    <span class="comment">// AHB Signal</span></span><br><span class="line">    <span class="keyword">input</span>           HCLK, </span><br><span class="line">    <span class="keyword">input</span>           HRESETn,</span><br><span class="line">    <span class="keyword">input</span>           HSEL  ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>]    HTRANS,    </span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">2</span>:<span class="number">0</span>]    HBURST,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">2</span>:<span class="number">0</span>]    HSIZE ,</span><br><span class="line">    <span class="keyword">input</span>           HWRITE,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>]   HADDR ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>]   HWDATA,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>          HREADY,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]    HRESP ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]   HRDATA</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Wires Between SRAM_interface and SRAM_core</span></span><br><span class="line">    <span class="keyword">wire</span>        SRAM_WEN_BANK0;</span><br><span class="line">    <span class="keyword">wire</span>        SRAM_WEN_BANK1;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">12</span>:<span class="number">0</span>] SRAM_ADDR     ;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  SRAM_CSN_BANK0;  </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  SRAM_CSN_BANK1;  </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] SRAM_WDATA    ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM0_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM1_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM2_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM3_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM4_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM5_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM6_q;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] SRAM7_q;</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                    SRAM Interface Instantiation                          \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    sram_interface u_interface(     </span><br><span class="line">        <span class="comment">//---------------AHB SIGNAL--------------</span></span><br><span class="line">        <span class="comment">//in</span></span><br><span class="line">        <span class="variable">.iHCLK</span>   (HCLK   ),</span><br><span class="line">        <span class="variable">.iHRESETn</span>(HRESETn),</span><br><span class="line">        <span class="variable">.iHSEL</span>   (HSEL   ),</span><br><span class="line">        <span class="variable">.iHBURST</span> (HBURST ),</span><br><span class="line">        <span class="variable">.iHWRITE</span> (HWRITE ),</span><br><span class="line">        <span class="variable">.iHTRANS</span> (HTRANS ),</span><br><span class="line">        <span class="variable">.iHSIZE</span>  (HSIZE  ),</span><br><span class="line">        <span class="variable">.iHWDATA</span> (HWDATA ),</span><br><span class="line">        <span class="variable">.iHADDR</span>  (HADDR  ),</span><br><span class="line">        <span class="comment">//out</span></span><br><span class="line">        <span class="variable">.oHRESP</span>  (HRESP  ),</span><br><span class="line">        <span class="variable">.oHREADY</span> (HREADY ),</span><br><span class="line">        <span class="variable">.oHRDATA</span> (HRDATA ),   </span><br><span class="line">        <span class="comment">//--------------SRAM SIGNAL--------------</span></span><br><span class="line">        <span class="comment">//in</span></span><br><span class="line">        <span class="variable">.iSRAM0_q</span>(SRAM0_q),</span><br><span class="line">        <span class="variable">.iSRAM1_q</span>(SRAM1_q),</span><br><span class="line">        <span class="variable">.iSRAM2_q</span>(SRAM2_q),</span><br><span class="line">        <span class="variable">.iSRAM3_q</span>(SRAM3_q),</span><br><span class="line">        <span class="variable">.iSRAM4_q</span>(SRAM4_q),</span><br><span class="line">        <span class="variable">.iSRAM5_q</span>(SRAM5_q),</span><br><span class="line">        <span class="variable">.iSRAM6_q</span>(SRAM6_q),</span><br><span class="line">        <span class="variable">.iSRAM7_q</span>(SRAM7_q),</span><br><span class="line">        <span class="comment">//out</span></span><br><span class="line">        <span class="variable">.oSRAM_WEN_BANK0</span>(SRAM_WEN_BANK0),</span><br><span class="line">        <span class="variable">.oSRAM_WEN_BANK1</span>(SRAM_WEN_BANK1),</span><br><span class="line">        <span class="variable">.oSRAM_CSN_BANK0</span>(SRAM_CSN_BANK0),</span><br><span class="line">        <span class="variable">.oSRAM_CSN_BANK1</span>(SRAM_CSN_BANK1),</span><br><span class="line">        <span class="variable">.oSRAM_ADDR</span>     (SRAM_ADDR),</span><br><span class="line">        <span class="variable">.oSRAM_WDATA</span>    (SRAM_WDATA)          </span><br><span class="line">    ); </span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                        SRAM Core Instantiation                           \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    sram_core u_core(</span><br><span class="line">        <span class="comment">//-----------  From AHB  ------------</span></span><br><span class="line">        <span class="variable">.iHCLK</span>          (HCLK   ),</span><br><span class="line">        <span class="comment">//--------- From Interface  ---------</span></span><br><span class="line">        <span class="variable">.iSRAM_WEN_BANK0</span> (SRAM_WEN_BANK0),</span><br><span class="line">        <span class="variable">.iSRAM_WEN_BANK1</span>(SRAM_WEN_BANK1),</span><br><span class="line">        <span class="variable">.iSRAM_ADDR</span>     (SRAM_ADDR     ),</span><br><span class="line">        <span class="variable">.iSRAM_CSN_BANK0</span>(SRAM_CSN_BANK0),  </span><br><span class="line">        <span class="variable">.iSRAM_CSN_BANK1</span>(SRAM_CSN_BANK1),  </span><br><span class="line">        <span class="variable">.iSRAM_WDATA</span>    (SRAM_WDATA    ),</span><br><span class="line">        <span class="comment">//----------  To Interface  ---------</span></span><br><span class="line">        <span class="variable">.oSRAM0_q</span>       (SRAM0_q),</span><br><span class="line">        <span class="variable">.oSRAM1_q</span>       (SRAM1_q),</span><br><span class="line">        <span class="variable">.oSRAM2_q</span>       (SRAM2_q),</span><br><span class="line">        <span class="variable">.oSRAM3_q</span>       (SRAM3_q),</span><br><span class="line">        <span class="variable">.oSRAM4_q</span>       (SRAM4_q),</span><br><span class="line">        <span class="variable">.oSRAM5_q</span>       (SRAM5_q),</span><br><span class="line">        <span class="variable">.oSRAM6_q</span>       (SRAM6_q),</span><br><span class="line">        <span class="variable">.oSRAM7_q</span>       (SRAM7_q)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>sram_interface.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sram_interface(</span><br><span class="line">    <span class="comment">//---------------AHB SIGNAL--------------</span></span><br><span class="line">    <span class="comment">//in</span></span><br><span class="line">    <span class="keyword">input</span>           iHCLK   ,</span><br><span class="line">    <span class="keyword">input</span>           iHRESETn,</span><br><span class="line">    <span class="keyword">input</span>           iHSEL   ,</span><br><span class="line">    <span class="keyword">input</span>           iHWRITE ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span> : <span class="number">0</span>]   iHBURST ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span> : <span class="number">0</span>]   iHTRANS ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span> : <span class="number">0</span>]   iHSIZE  ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span> : <span class="number">0</span>]  iHWDATA ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span> : <span class="number">0</span>]  iHADDR  ,</span><br><span class="line">    <span class="comment">//out </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span> : <span class="number">0</span>]  oHRESP  ,</span><br><span class="line">    <span class="keyword">output</span>          oHREADY ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span> : <span class="number">0</span>] oHRDATA ,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//--------------SRAM SIGNAL--------------</span></span><br><span class="line">    <span class="comment">//in</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM0_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM1_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM2_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM3_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM4_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM5_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM6_q,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span> : <span class="number">0</span>]   iSRAM7_q,</span><br><span class="line">    <span class="comment">//out</span></span><br><span class="line">    <span class="keyword">output</span>          oSRAM_WEN_BANK0,</span><br><span class="line">    <span class="keyword">output</span>          oSRAM_WEN_BANK1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> : <span class="number">0</span>]  oSRAM_CSN_BANK0,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> : <span class="number">0</span>]  oSRAM_CSN_BANK1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">12</span> : <span class="number">0</span>] oSRAM_ADDR,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span> : <span class="number">0</span>] oSRAM_WDATA    </span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                            AHB Signal Register                           \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    <span class="keyword">reg</span>           iHSEL_r   ;</span><br><span class="line">    <span class="keyword">reg</span>           iHWRITE_r ;</span><br><span class="line">    <span class="keyword">reg</span>           iHWRITE_2r;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">2</span> : <span class="number">0</span>]  iHBURST_r ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">1</span> : <span class="number">0</span>]  iHTRANS_r ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">2</span> : <span class="number">0</span>]  iHSIZE_r  ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">31</span> : <span class="number">0</span>] iHWDATA_r ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">15</span> : <span class="number">0</span>] iHADDR_r  ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">15</span> : <span class="number">0</span>] iHADDR_2r ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> iHCLK)  <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!iHRESETn) <span class="keyword">begin</span></span><br><span class="line">            iHSEL_r    &lt;= <span class="number">1&#x27;b0</span>; </span><br><span class="line">            iHWRITE_r  &lt;= <span class="number">1&#x27;b0</span>; </span><br><span class="line">            iHWRITE_2r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            iHBURST_r  &lt;= <span class="number">3&#x27;b0</span>; </span><br><span class="line">            iHTRANS_r  &lt;= <span class="number">2&#x27;b0</span>; </span><br><span class="line">            iHSIZE_r   &lt;= <span class="number">3&#x27;b0</span>;</span><br><span class="line">            iHWDATA_r  &lt;= <span class="number">32&#x27;b0</span>; </span><br><span class="line">            iHADDR_r   &lt;= <span class="number">16&#x27;b0</span>; </span><br><span class="line">            iHADDR_2r  &lt;= <span class="number">16&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            iHSEL_r    &lt;= iHSEL; </span><br><span class="line">            iHWRITE_r  &lt;= iHWRITE; </span><br><span class="line">            iHWRITE_2r &lt;= iHWRITE_r; </span><br><span class="line">            iHBURST_r  &lt;= iHBURST; </span><br><span class="line">            iHTRANS_r  &lt;= iHTRANS; </span><br><span class="line">            iHSIZE_r   &lt;= iHSIZE;</span><br><span class="line">            iHWDATA_r  &lt;= iHWDATA; </span><br><span class="line">            iHADDR_r   &lt;= iHADDR; </span><br><span class="line">            iHADDR_2r  &lt;= iHADDR_r;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                    AHB BUS  →  Interface  →  SRAM Core                   \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    <span class="comment">// SRAM Write Enable</span></span><br><span class="line">    <span class="keyword">assign</span> oSRAM_WEN_BANK0  = ( iHWRITE_r == <span class="number">1&#x27;b1</span> &amp;&amp;  iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span> oSRAM_WEN_BANK1  = ( iHWRITE_r == <span class="number">1&#x27;b1</span> &amp;&amp;  iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  </span><br><span class="line"></span><br><span class="line">    <span class="comment">// SRAM Bank CSN            select for read ↓                    select for write ↓</span></span><br><span class="line">    <span class="keyword">assign</span> oSRAM_CSN_BANK0 =  ( iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>    ||   (iHADDR[<span class="number">15</span>] == <span class="number">1&#x27;b0</span> &amp;&amp; iHWRITE == <span class="number">1&#x27;b0</span>) ) ? <span class="number">4&#x27;b1111</span> : <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    <span class="keyword">assign</span> oSRAM_CSN_BANK1 =  ( iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>    ||   (iHADDR[<span class="number">15</span>] == <span class="number">1&#x27;b1</span> &amp;&amp; iHWRITE == <span class="number">1&#x27;b0</span>) ) ? <span class="number">4&#x27;b1111</span> : <span class="number">4&#x27;b0000</span>; </span><br><span class="line">    </span><br><span class="line">    <span class="comment">// SRAM Addr</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">12</span> : <span class="number">0</span>] SRAM_WRITE_ADDR;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">12</span> : <span class="number">0</span>] SRAM_READ_ADDR; </span><br><span class="line">    <span class="keyword">assign</span> SRAM_WRITE_ADDR      = iHADDR_r[<span class="number">14</span> : <span class="number">2</span>];   <span class="comment">// WRITE:addr have to wait a T , sent together with data to SRAM_CORE</span></span><br><span class="line">    <span class="keyword">assign</span> SRAM_READ_ADDR       = iHADDR  [<span class="number">14</span> : <span class="number">2</span>];   <span class="comment">// READ :addr send to MEM at once </span></span><br><span class="line">    <span class="keyword">assign</span> oSRAM_ADDR = (iHWRITE_r == <span class="number">1&#x27;b1</span>) ? SRAM_WRITE_ADDR : SRAM_READ_ADDR; </span><br><span class="line">    </span><br><span class="line">    <span class="comment">// SRAM Write Data</span></span><br><span class="line">    <span class="keyword">assign</span> oSRAM_WDATA = iHWDATA;   </span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                    AHB BUS  ←  Interface  ←  SRAM Core                   \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    <span class="comment">// response to AHB MASTER</span></span><br><span class="line">    <span class="keyword">assign</span> oHREADY = (iHSEL_r == <span class="number">1&#x27;b1</span> &amp;&amp; (iHWRITE_r == <span class="number">1&#x27;b1</span> || iHWRITE_2r == <span class="number">1&#x27;b0</span>)) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span> ;</span><br><span class="line">    <span class="keyword">assign</span> oHRESP  = (iHSEL_r == <span class="number">1&#x27;b1</span>) ? <span class="number">2&#x27;b00</span> : <span class="number">2&#x27;b01</span>; <span class="comment">//OKAY = 2&#x27;b00</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// sram read data</span></span><br><span class="line">    <span class="keyword">assign</span> oHRDATA = (iHSEL_r == <span class="number">1&#x27;b1</span> &amp;&amp; iHWRITE_r == <span class="number">1&#x27;b0</span> &amp;&amp; iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>) ? &#123;iSRAM3_q, iSRAM2_q, iSRAM1_q, iSRAM0_q&#125;: </span><br><span class="line">                     (iHSEL_r == <span class="number">1&#x27;b1</span> &amp;&amp; iHWRITE_r == <span class="number">1&#x27;b0</span> &amp;&amp; iHADDR_r[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>) ? &#123;iSRAM7_q, iSRAM6_q, iSRAM5_q, iSRAM4_q&#125;: </span><br><span class="line">                     <span class="number">32&#x27;bz</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>sram_core.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sram_core(</span><br><span class="line">    <span class="comment">// From AHB </span></span><br><span class="line">    <span class="keyword">input</span> iHCLK   , </span><br><span class="line"></span><br><span class="line">    <span class="comment">// From sram_interface</span></span><br><span class="line">    <span class="keyword">input</span>           iSRAM_WEN_BANK0,</span><br><span class="line">    <span class="keyword">input</span>           iSRAM_WEN_BANK1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">12</span> : <span class="number">0</span>]  iSRAM_ADDR     ,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span> : <span class="number">0</span>]   iSRAM_CSN_BANK0,  </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span> : <span class="number">0</span>]   iSRAM_CSN_BANK1,  </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span> : <span class="number">0</span>]  iSRAM_WDATA    ,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// To sram_interface </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM0_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM1_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM2_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM3_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM4_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM5_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM6_q,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> : <span class="number">0</span>] oSRAM7_q</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                        BANK 0 Instantiation                              \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    sram_bist u_bank0_sram0 (</span><br><span class="line">      <span class="comment">// Function Mode IO</span></span><br><span class="line">      <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">      <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK0[<span class="number">0</span>]),</span><br><span class="line">      <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK0   ),</span><br><span class="line">      <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">      <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">7</span>:<span class="number">0</span>]  ), </span><br><span class="line">      <span class="variable">.oSRAM_RDATA</span>(oSRAM0_q          )</span><br><span class="line">    );</span><br><span class="line">                                      sram_bist u_bank0_sram1 (</span><br><span class="line">                                        <span class="comment">// Function Mode IO</span></span><br><span class="line">                                        <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">                                        <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK0[<span class="number">1</span>]),</span><br><span class="line">                                        <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK0   ),</span><br><span class="line">                                        <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">                                        <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">15</span>:<span class="number">8</span>] ), </span><br><span class="line">                                        <span class="variable">.oSRAM_RDATA</span>(oSRAM1_q          )</span><br><span class="line">                                      );</span><br><span class="line">    sram_bist u_bank0_sram2 (</span><br><span class="line">      <span class="comment">// Function Mode IO</span></span><br><span class="line">      <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">      <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK0[<span class="number">2</span>]),</span><br><span class="line">      <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK0   ),</span><br><span class="line">      <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">      <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">23</span>:<span class="number">16</span>]), </span><br><span class="line">      <span class="variable">.oSRAM_RDATA</span>(oSRAM2_q          )</span><br><span class="line">    );</span><br><span class="line">                                      sram_bist u_bank0_sram3 (</span><br><span class="line">                                        <span class="comment">// Function Mode IO</span></span><br><span class="line">                                        <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">                                        <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK0[<span class="number">3</span>]),</span><br><span class="line">                                        <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK0   ),</span><br><span class="line">                                        <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">                                        <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">31</span>:<span class="number">24</span>]), </span><br><span class="line">                                        <span class="variable">.oSRAM_RDATA</span>(oSRAM3_q          )</span><br><span class="line">                                      );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                        BANK 1 Instantiation                              \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span></span><br><span class="line">    sram_bist u_bank1_sram4 (</span><br><span class="line">      <span class="comment">// Function Mode IO</span></span><br><span class="line">      <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">      <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK1[<span class="number">0</span>]),</span><br><span class="line">      <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK1   ),</span><br><span class="line">      <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">      <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">7</span>:<span class="number">0</span>]  ), </span><br><span class="line">      <span class="variable">.oSRAM_RDATA</span>(oSRAM4_q          )</span><br><span class="line">    );</span><br><span class="line">                                      sram_bist u_bank1_sram5 (</span><br><span class="line">                                        <span class="comment">// Function Mode IO</span></span><br><span class="line">                                        <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">                                        <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK1[<span class="number">1</span>]),</span><br><span class="line">                                        <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK1   ),</span><br><span class="line">                                        <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">                                        <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">15</span>:<span class="number">8</span>] ), </span><br><span class="line">                                        <span class="variable">.oSRAM_RDATA</span>(oSRAM5_q          )</span><br><span class="line">                                      );</span><br><span class="line">    sram_bist u_bank1_sram6 (</span><br><span class="line">      <span class="comment">// Function Mode IO</span></span><br><span class="line">      <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">      <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK1[<span class="number">2</span>]),</span><br><span class="line">      <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK1   ),</span><br><span class="line">      <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">      <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">23</span>:<span class="number">16</span>]), </span><br><span class="line">      <span class="variable">.oSRAM_RDATA</span>(oSRAM6_q          )</span><br><span class="line">    );</span><br><span class="line">                                      sram_bist u_bank1_sram7 (</span><br><span class="line">                                        <span class="comment">// Function Mode IO</span></span><br><span class="line">                                        <span class="variable">.iSRAM_CLK</span>  (iHCLK             ),</span><br><span class="line">                                        <span class="variable">.iSRAM_CSN</span>  (iSRAM_CSN_BANK1[<span class="number">3</span>]),</span><br><span class="line">                                        <span class="variable">.iSRAM_WEN</span>  (iSRAM_WEN_BANK1   ),</span><br><span class="line">                                        <span class="variable">.iSRAM_ADDR</span> (iSRAM_ADDR        ), <span class="comment">//13 bits SRAM ADDR</span></span><br><span class="line">                                        <span class="variable">.iSRAM_WDATA</span>(iSRAM_WDATA[<span class="number">31</span>:<span class="number">24</span>]), </span><br><span class="line">                                        <span class="variable">.oSRAM_RDATA</span>(oSRAM7_q          )</span><br><span class="line">                                      );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="2-Testbench"><a href="#2-Testbench" class="headerlink" title="2.Testbench"></a>2.Testbench</h2><ul>
<li><p>sram_tb.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sram_tb #(</span><br><span class="line">    <span class="comment">//HRESP</span></span><br><span class="line">    <span class="keyword">parameter</span>    OKAY  = <span class="number">2&#x27;b00</span>   ,</span><br><span class="line">    <span class="keyword">parameter</span>    ERROR = <span class="number">2&#x27;b01</span>   ,</span><br><span class="line">    <span class="keyword">parameter</span>    SPLIT = <span class="number">2&#x27;b10</span>   ,</span><br><span class="line">    <span class="keyword">parameter</span>    RETRY = <span class="number">2&#x27;b11</span>   ,</span><br><span class="line">    <span class="comment">//HTRANS</span></span><br><span class="line">    <span class="keyword">parameter</span>    IDLE   = <span class="number">2&#x27;b00</span>  ,</span><br><span class="line">    <span class="keyword">parameter</span>    BUSY   = <span class="number">2&#x27;b01</span>  ,</span><br><span class="line">    <span class="keyword">parameter</span>    SEQ    = <span class="number">2&#x27;b10</span>  ,</span><br><span class="line">    <span class="keyword">parameter</span>    NONSEQ = <span class="number">2&#x27;b11</span>  ,</span><br><span class="line">    <span class="comment">//HSIZE</span></span><br><span class="line">    <span class="keyword">parameter</span>    BYTE  = <span class="number">3&#x27;b000</span>  ,</span><br><span class="line">    <span class="keyword">parameter</span>    WORD  = <span class="number">3&#x27;b001</span>  ,</span><br><span class="line">    <span class="keyword">parameter</span>    DWORD = <span class="number">3&#x27;b010</span>  ,</span><br><span class="line">    <span class="comment">//HBURST</span></span><br><span class="line">    <span class="keyword">parameter</span>    SINGLE = <span class="number">3&#x27;b000</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    INCR   = <span class="number">3&#x27;b001</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    WRAP4  = <span class="number">3&#x27;b010</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    INCR4  = <span class="number">3&#x27;b011</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    WARP8  = <span class="number">3&#x27;b100</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    INCR8  = <span class="number">3&#x27;b101</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    WARP16 = <span class="number">3&#x27;b110</span> ,</span><br><span class="line">    <span class="keyword">parameter</span>    INCR16 = <span class="number">3&#x27;b111</span> </span><br><span class="line"></span><br><span class="line">)();</span><br><span class="line"></span><br><span class="line">    <span class="comment">// input output declaration   </span></span><br><span class="line">    <span class="keyword">reg</span> HCLK;</span><br><span class="line">    <span class="keyword">reg</span> HRESETn;</span><br><span class="line">    <span class="keyword">reg</span>           HSEL  ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">1</span>:<span class="number">0</span>]    HTRANS;    </span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">2</span>:<span class="number">0</span>]    HBURST;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">2</span>:<span class="number">0</span>]    HSIZE ;</span><br><span class="line">    <span class="keyword">reg</span>           HWRITE;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">15</span>:<span class="number">0</span>]   HADDR ;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">31</span>:<span class="number">0</span>]   HWDATA;</span><br><span class="line">    <span class="keyword">wire</span>          HREADY;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    HRESP ;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   HRDATA;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// top module instantion</span></span><br><span class="line">    sram_top u_test(</span><br><span class="line">        <span class="variable">.HCLK</span>   (HCLK   ), </span><br><span class="line">        <span class="variable">.HRESETn</span>(HRESETn), </span><br><span class="line">        <span class="variable">.HSEL</span>   (HSEL   ),</span><br><span class="line">        <span class="variable">.HTRANS</span> (HTRANS ),    </span><br><span class="line">        <span class="variable">.HBURST</span> (HBURST ),</span><br><span class="line">        <span class="variable">.HSIZE</span>  (HSIZE  ),</span><br><span class="line">        <span class="variable">.HWRITE</span> (HWRITE ),</span><br><span class="line">        <span class="variable">.HADDR</span>  (HADDR  ),</span><br><span class="line">        <span class="variable">.HWDATA</span> (HWDATA ),</span><br><span class="line">        <span class="variable">.HREADY</span> (HREADY ),</span><br><span class="line">        <span class="variable">.HRESP</span>  (HRESP  ),</span><br><span class="line">        <span class="variable">.HRDATA</span> (HRDATA )</span><br><span class="line">    );</span><br><span class="line"> </span><br><span class="line">    <span class="comment">// Excitation Vector Generation</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">forever</span> #<span class="number">10</span> HCLK = ~HCLK;	<span class="comment">//50Mhz</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        HCLK  = <span class="number">0</span>;</span><br><span class="line">        HRESETn = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*————————————————————————————————————————————————————————————————————————*\</span></span><br><span class="line"><span class="comment">    /                        Testbench for FUNC Mode                           \</span></span><br><span class="line"><span class="comment">    \*————————————————————————————————————————————————————————————————————————*/</span>      </span><br><span class="line">        </span><br><span class="line">        HRESETn = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">        HSEL    &lt;= <span class="number">0</span>;</span><br><span class="line">        HTRANS  &lt;= <span class="number">3&#x27;b111</span>;    </span><br><span class="line">        HBURST  &lt;= <span class="number">2&#x27;b11</span>;</span><br><span class="line">        HSIZE   &lt;= <span class="number">3&#x27;b111</span>;</span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0000</span>; <span class="comment">//HADDR[1:0] have to be 2&#x27;b00 ( 4n )</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;h0</span>;</span><br><span class="line"></span><br><span class="line">        #<span class="number">51</span>  HRESETn = <span class="number">1</span>;</span><br><span class="line">        <span class="comment">//-------------------------WRITE MEM---------------</span></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);</span><br><span class="line">        <span class="comment">// write control0 </span></span><br><span class="line">        HSEL    &lt;= <span class="number">1</span>;</span><br><span class="line">        HTRANS  &lt;= NONSEQ;    </span><br><span class="line">        HBURST  &lt;= SINGLE;</span><br><span class="line">        HSIZE   &lt;= WORD;</span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0000</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data0 → mem(0x0000)     </span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;h11223344</span>;</span><br><span class="line">        <span class="comment">// write control 1        </span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0004</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data1 → mem(0x0004)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;h55667788</span>;</span><br><span class="line">        <span class="comment">// write control 2     </span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0008</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data2 → mem(0x0008)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;h99AABBCC</span>;</span><br><span class="line">        <span class="comment">//// write control 3</span></span><br><span class="line">        <span class="comment">//HWRITE  = 1&#x27;b1;</span></span><br><span class="line">        <span class="comment">//HADDR   = 16&#x27;h000C;</span></span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data3 → mem(0x000C)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hAAAAAAAA</span>;</span><br><span class="line">        <span class="comment">// write control 4</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0010</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data4 → mem(0x0010)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hBBBBBBBB</span>;</span><br><span class="line">        <span class="comment">// write control 5</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0014</span>;</span><br><span class="line"></span><br><span class="line">        </span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data5 → mem(0x0014)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hCCCCCCCC</span>;</span><br><span class="line">        <span class="comment">// write control 6</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8000</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// data6 → mem(0x8000)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hDDDDDDDD</span>;</span><br><span class="line">        <span class="comment">// write control 7</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8004</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);  </span><br><span class="line">        <span class="comment">// data7 → mem(0x8004)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hEEEEEEEE</span>;</span><br><span class="line">        <span class="comment">// write control 8</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8008</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);  </span><br><span class="line">        <span class="comment">// data8 → mem(0x8008)</span></span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;hFFFFFFFF</span>;</span><br><span class="line">        <span class="comment">// read control 0</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0000</span>;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">//--------------READ MEM----------------</span></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);</span><br><span class="line">        <span class="comment">// MASTER FINDS HREADY=0, SO MASTER WAITS</span></span><br><span class="line">        </span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// read control 1</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0004</span>;</span><br><span class="line">        HWDATA  &lt;= <span class="number">32&#x27;h00000000</span>; <span class="comment">// to test if hwdata will work when HWRTIE = 0</span></span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// read control 2</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0008</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// read control 3</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h000C</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);  </span><br><span class="line">        <span class="comment">// read control 4</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0010</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);  </span><br><span class="line">        <span class="comment">// read control 5</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h0014</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK);  </span><br><span class="line">        <span class="comment">// read control 6</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8000</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// read control 7</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8004</span>;</span><br><span class="line"></span><br><span class="line">        @(<span class="keyword">posedge</span> HCLK); </span><br><span class="line">        <span class="comment">// read control 8</span></span><br><span class="line">        HWRITE  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        HADDR   &lt;= <span class="number">16&#x27;h8008</span>;</span><br><span class="line"></span><br><span class="line">        #<span class="number">100</span> </span><br><span class="line">        <span class="built_in">$finish</span>();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="3-仿真结果"><a href="#3-仿真结果" class="headerlink" title="3.仿真结果"></a>3.仿真结果</h2><ul>
<li><p>AHB interface相关</p>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241116000137915.png" alt="image-20241116000137915"></p>
</li>
<li><p>sram_interface中的控制信号与sram_core interface的对应关系，<strong>即AHB接口如何对应到sram_core的接口</strong></p>
<p><img src="/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/image-20241116000412855.png" alt="image-20241116000412855"></p>
<ul>
<li><strong>HREADY信号之所以要拉低一拍的原因是</strong>：由于读数据用的是HADDR地址，而写数据用的是HADDR_r地址，地址其实时在连续输入的，但当由写切换到读状态时，此时虽然读写都使能（读bank0，写bank1），<strong>但只有一根地址线</strong>，其中bank1 HADDR_r以及对应的HWDATA被写入，而bank0读到的是HADDR_r的数据，并且它此时真正要读的地址HADDR并没有被打1拍缓存（这是由于在设计模块时，设计的就是直接读HADDR而不是HADDR_r），<strong>所以在读写切换的时刻到下一个clk这段时间的读地址丢失了，因为此时真正的读HADDR和写HADDR_r同时存在了，但sram_core地址线上选择的是写HADDR_r</strong>，这就导致在这一拍的读HADDR没有被采集到，所以才要拉低HREADY告诉master再拉高一次刚刚丢失的读HADDR</li>
</ul>
</li>
<li><p>其次，在HADDR映射到SRAM_ADDR时，只取了HADDR的$[14:2]$，这样做的原因是：<strong>当总线地址HADDR的值在0x0000—0x7FFF之间时代表地址指向BANK0，而在0x8000—0xFFFF之间时代表地址指向BANK1</strong>，故<strong>HADDR[15]只是用来指示是bank0还是bank1的</strong>，又因为每次传输的HSIZE都是32bit（4Byte），故地址只会出现0x0000、0x0004、0x0008、0x000c、0x0010等情况，然后仔细观察一下就会发现，0（0b<strong>00</strong>00）、4（0b<strong>01</strong>00）、8（0b<strong>10</strong>00）、c（0b<strong>11</strong>00）的低2bit都为0，它们代表的是每4byte的起始地址。<strong>可以认为$HADDR[1:0]$代表的是每4byte为一组，这组数据每个字节的索引，而真正每4byte去索引的实际是$HADDR[14:2]$</strong>，可以看到前述加粗部分正好是0、1、2、3这样子的index，正好对应SRAM的address。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// SRAM Addr</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">12</span> : <span class="number">0</span>] SRAM_WRITE_ADDR;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">12</span> : <span class="number">0</span>] SRAM_READ_ADDR; </span><br><span class="line"><span class="keyword">assign</span> SRAM_WRITE_ADDR      = iHADDR_r[<span class="number">14</span> : <span class="number">2</span>];   <span class="comment">// WRITE:addr have to wait a T , sent together with data to SRAM_CORE</span></span><br><span class="line"><span class="keyword">assign</span> SRAM_READ_ADDR       = iHADDR  [<span class="number">14</span> : <span class="number">2</span>];   <span class="comment">// READ :addr send to MEM at once </span></span><br><span class="line"><span class="keyword">assign</span> oSRAM_ADDR = (iHWRITE_r == <span class="number">1&#x27;b1</span>) ? SRAM_WRITE_ADDR : SRAM_READ_ADDR; </span><br></pre></td></tr></table></figure>

</li>
</ul>
<hr>
<h1 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h1><ul>
<li><a target="_blank" rel="noopener" href="https://www.cnblogs.com/sjtu-zsj-990702/p/17243626.html">「数字IC设计项目」 —— AHB SRAM控制器设计 &amp; March C-算法内建自测试的实现 - NorthCNuo - 博客园</a>（实验主要参考的博客）</li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/zgezi/article/details/106958725">基于AHB总线的sram控制器设计_ahb sram-CSDN博客</a>（这里面有不同HSIZE下的实现方式，有时间可以再看看）</li>
<li><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1Fj411671T/?spm_id_from=333.1007.top_right_bar_window_history.content.click&vd_source=221b76534ba13cfad544149d75ce9b6c">AHB总线协议 + AHB_SRAM代码实现（2）_哔哩哔哩_bilibili</a></li>
<li><a target="_blank" rel="noopener" href="https://www.cnblogs.com/xianyuIC/p/17301009.html">AMBA总线（2）—— AHB协议 - 咸鱼IC - 博客园</a></li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_43990751/article/details/131699311">AHB总线—wrap burst的理解_incrementing bursts-CSDN博客</a></li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_51613968/article/details/125865008">AHB中Hready_in和Hready_out深入理解_hreadyin hreadyout-CSDN博客</a></li>
</ul>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/11/14/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAHB%E6%80%BB%E7%BA%BF/" title="FPGA系统设计之AHB总线">http://ssy的小天地.com/2024/11/14/FPGA系统设计之AHB总线/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/11/13/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAPB%E6%80%BB%E7%BA%BF/" rel="prev" title="FPGA系统设计之APB总线">
      <i class="fa fa-chevron-left"></i> FPGA系统设计之APB总线
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/11/26/FPGA%E5%9B%BE%E5%83%8F%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E5%9B%BE%E5%83%8F%E4%BA%8C%E5%80%BC%E5%8C%96%E7%AE%97%E6%B3%95/" rel="next" title="FPGA图像处理之常用图像二值化算法">
      FPGA图像处理之常用图像二值化算法 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#AHB%E5%8D%8F%E8%AE%AE%E7%9A%84%E5%9F%BA%E6%9C%AC%E4%BB%8B%E7%BB%8D"><span class="nav-number">1.</span> <span class="nav-text">AHB协议的基本介绍</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#AHB%E5%8D%8F%E8%AE%AE%E7%9A%84%E5%9F%BA%E6%9C%AC%E4%BC%A0%E8%BE%93%E6%97%B6%E5%BA%8F"><span class="nav-number">2.</span> <span class="nav-text">AHB协议的基本传输时序</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%9F%BA%E7%A1%80%E4%BC%A0%E8%BE%93"><span class="nav-number">2.1.</span> <span class="nav-text">1.基础传输</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-%E5%86%99%E6%93%8D%E4%BD%9C"><span class="nav-number">2.1.1.</span> <span class="nav-text">1.1 写操作</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-2-%E8%AF%BB%E6%93%8D%E4%BD%9C"><span class="nav-number">2.1.2.</span> <span class="nav-text">1.2 读操作</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-3-%E8%AF%BB%E5%86%99%E6%93%8D%E4%BD%9C"><span class="nav-number">2.1.3.</span> <span class="nav-text">1.3 读写操作</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E4%BC%A0%E8%BE%93%E7%B1%BB%E5%9E%8B%EF%BC%88HTRANS%EF%BC%89"><span class="nav-number">2.2.</span> <span class="nav-text">2.传输类型（HTRANS）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BC%A0%E8%BE%93%E5%A4%A7%E5%B0%8F%EF%BC%88HSIZE%EF%BC%89"><span class="nav-number">2.3.</span> <span class="nav-text">3.传输大小（HSIZE）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E7%AA%81%E5%8F%91%E6%93%8D%E4%BD%9C%EF%BC%88HBURST%EF%BC%89"><span class="nav-number">2.4.</span> <span class="nav-text">4.突发操作（HBURST）</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#4-1-Four-beat-wrapping-burst-WRAP4"><span class="nav-number">2.4.1.</span> <span class="nav-text">4.1 Four-beat wrapping burst, WRAP4</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-2-Four-beat-incrementing-burst-INCR4"><span class="nav-number">2.4.2.</span> <span class="nav-text">4.2 Four-beat incrementing burst, INCR4</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-3-Eight-beat-wrapping-burst-WRAP8"><span class="nav-number">2.4.3.</span> <span class="nav-text">4.3 Eight-beat wrapping burst, WRAP8</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-4-Eight-beat-incrementing-burst-INCR8"><span class="nav-number">2.4.4.</span> <span class="nav-text">4.4 Eight-beat incrementing burst, INCR8</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-5-Undefined-length-bursts-INCR"><span class="nav-number">2.4.5.</span> <span class="nav-text">4.5 Undefined length bursts, INCR</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8EAHB%E6%80%BB%E7%BA%BF%E7%9A%84%E7%AE%80%E5%8D%95SRAM%E8%AF%BB%E5%86%99%E5%AE%9E%E9%AA%8C"><span class="nav-number">3.</span> <span class="nav-text">基于AHB总线的简单SRAM读写实验</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">3.1.</span> <span class="nav-text">1.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-Testbench"><span class="nav-number">3.2.</span> <span class="nav-text">2.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-number">3.3.</span> <span class="nav-text">3.仿真结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Reference"><span class="nav-number">4.</span> <span class="nav-text">Reference</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">156</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">42</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
