Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\thoye\Desktop\COMPSYS_701\GP2\Nios_V1.qsys --block-symbol-file --output-directory=C:\Users\thoye\Desktop\COMPSYS_701\GP2\Nios_V1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GP2/Nios_V1.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sys_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer
Progress: Adding tdma_recv_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_recv_addr
Progress: Adding tdma_recv_data [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_recv_data
Progress: Adding tdma_send_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_send_addr
Progress: Adding tdma_send_data [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_send_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_V1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\thoye\Desktop\COMPSYS_701\GP2\Nios_V1.qsys --synthesis=VHDL --output-directory=C:\Users\thoye\Desktop\COMPSYS_701\GP2\Nios_V1\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GP2/Nios_V1.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sys_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer
Progress: Adding tdma_recv_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_recv_addr
Progress: Adding tdma_recv_data [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_recv_data
Progress: Adding tdma_send_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_send_addr
Progress: Adding tdma_send_data [altera_avalon_pio 18.1]
Progress: Parameterizing module tdma_send_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_V1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_V1: Generating Nios_V1 "Nios_V1" for QUARTUS_SYNTH
Info: cpu: "Nios_V1" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'Nios_V1_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_V1_hex0 --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0002_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0002_hex0_gen//Nios_V1_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'Nios_V1_hex0'
Info: hex0: "Nios_V1" instantiated altera_avalon_pio "hex0"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_V1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_V1_jtag_uart_0 --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0003_jtag_uart_0_gen//Nios_V1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_V1_jtag_uart_0'
Info: jtag_uart_0: "Nios_V1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory: Starting RTL generation for module 'Nios_V1_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_V1_onchip_memory --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0004_onchip_memory_gen//Nios_V1_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Nios_V1_onchip_memory'
Info: onchip_memory: "Nios_V1" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sys_timer: Starting RTL generation for module 'Nios_V1_sys_timer'
Info: sys_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_V1_sys_timer --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0005_sys_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0005_sys_timer_gen//Nios_V1_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'Nios_V1_sys_timer'
Info: sys_timer: "Nios_V1" instantiated altera_avalon_timer "sys_timer"
Info: tdma_recv_addr: Starting RTL generation for module 'Nios_V1_tdma_recv_addr'
Info: tdma_recv_addr:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_V1_tdma_recv_addr --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0006_tdma_recv_addr_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0006_tdma_recv_addr_gen//Nios_V1_tdma_recv_addr_component_configuration.pl  --do_build_sim=0  ]
Info: tdma_recv_addr: Done RTL generation for module 'Nios_V1_tdma_recv_addr'
Info: tdma_recv_addr: "Nios_V1" instantiated altera_avalon_pio "tdma_recv_addr"
Info: tdma_recv_data: Starting RTL generation for module 'Nios_V1_tdma_recv_data'
Info: tdma_recv_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_V1_tdma_recv_data --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0007_tdma_recv_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0007_tdma_recv_data_gen//Nios_V1_tdma_recv_data_component_configuration.pl  --do_build_sim=0  ]
Info: tdma_recv_data: Done RTL generation for module 'Nios_V1_tdma_recv_data'
Info: tdma_recv_data: "Nios_V1" instantiated altera_avalon_pio "tdma_recv_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_V1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_V1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_V1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios_V1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_V1_cpu_cpu --dir=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/thoye/AppData/Local/Temp/alt0244_8259297329361693527.dir/0010_cpu_gen//Nios_V1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.05 16:08:51 (*) Starting Nios II generation
Info: cpu: # 2025.06.05 16:08:51 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.05 16:08:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.06.05 16:08:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.05 16:08:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.05 16:08:51 (*)   Plaintext license not found.
Info: cpu: # 2025.06.05 16:08:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.05 16:08:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.05 16:08:52 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.05 16:08:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.05 16:08:52 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.05 16:08:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_V1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/thoye/Desktop/COMPSYS_701/GP2/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/thoye/Desktop/COMPSYS_701/GP2/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/thoye/Desktop/COMPSYS_701/GP2/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_V1: Done "Nios_V1" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
