Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Dec  2 19:38:24 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatchE1_control_sets_placed.rpt
| Design       : stopwatchE1
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  clock_div_inst/CLK |                                         |                  |                1 |              2 |         2.00 |
|  clock_div_inst/CLK | statemachine/FSM_onehot_Cen_reg[1]_0[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clock_div_inst/CLK | statemachine/E[0]                       | rst_IBUF         |                2 |              4 |         2.00 |
|  clock_div_inst/CLK | stopwatch_counter_inst/digit1           | rst_IBUF         |                2 |              4 |         2.00 |
|  clock_div_inst/CLK | stopwatch_counter_inst/digit3_0         | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                         | rst_IBUF         |                7 |             22 |         3.14 |
+---------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


