<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3280" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3280{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3280{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3280{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3280{left:69px;bottom:1084px;letter-spacing:-0.08px;}
#t5_3280{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3280{left:69px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#t7_3280{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3280{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3280{left:69px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3280{left:69px;bottom:983px;}
#tb_3280{left:95px;bottom:987px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_3280{left:69px;bottom:960px;}
#td_3280{left:95px;bottom:964px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#te_3280{left:69px;bottom:938px;}
#tf_3280{left:95px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3280{left:69px;bottom:915px;}
#th_3280{left:95px;bottom:918px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_3280{left:69px;bottom:892px;}
#tj_3280{left:95px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_3280{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tl_3280{left:69px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tm_3280{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tn_3280{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3280{left:69px;bottom:796px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tp_3280{left:440px;bottom:756px;letter-spacing:-0.13px;}
#tq_3280{left:122px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tr_3280{left:122px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3280{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3280{left:69px;bottom:660px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#tu_3280{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3280{left:69px;bottom:617px;}
#tw_3280{left:95px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3280{left:69px;bottom:594px;}
#ty_3280{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tz_3280{left:69px;bottom:571px;}
#t10_3280{left:95px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3280{left:69px;bottom:548px;}
#t12_3280{left:95px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3280{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3280{left:69px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t15_3280{left:69px;bottom:493px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t16_3280{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t17_3280{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3280{left:69px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3280{left:69px;bottom:411px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1a_3280{left:440px;bottom:371px;letter-spacing:-0.13px;}
#t1b_3280{left:122px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_3280{left:122px;bottom:333px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_3280{left:122px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3280{left:122px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_3280{left:69px;bottom:249px;letter-spacing:-0.09px;}
#t1g_3280{left:154px;bottom:249px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1h_3280{left:69px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3280{left:69px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_3280{left:548px;bottom:208px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1k_3280{left:670px;bottom:208px;letter-spacing:-0.14px;}
#t1l_3280{left:700px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3280{left:831px;bottom:208px;}
#t1n_3280{left:69px;bottom:184px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1o_3280{left:69px;bottom:167px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_3280{left:69px;bottom:143px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1q_3280{left:392px;bottom:143px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t1r_3280{left:69px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_3280{left:69px;bottom:109px;letter-spacing:-0.18px;word-spacing:-0.46px;}

.s1_3280{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3280{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3280{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3280{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3280{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3280{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3280" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3280Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3280" style="-webkit-user-select: none;"><object width="935" height="1210" data="3280/3280.svg" type="image/svg+xml" id="pdf3280" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3280" class="t s1_3280">9-4 </span><span id="t2_3280" class="t s1_3280">Vol. 3A </span>
<span id="t3_3280" class="t s2_3280">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3280" class="t s3_3280">9.1.2.2 </span><span id="t5_3280" class="t s3_3280">Software Controlled Bus Locking </span>
<span id="t6_3280" class="t s4_3280">To explicitly force the LOCK semantics, software can use the LOCK prefix with the following instructions when they </span>
<span id="t7_3280" class="t s4_3280">are used to modify a memory location. An invalid-opcode exception (#UD) is generated when the LOCK prefix is </span>
<span id="t8_3280" class="t s4_3280">used with any other instruction or when no write operation is made to memory (that is, when the destination </span>
<span id="t9_3280" class="t s4_3280">operand is in a register). </span>
<span id="ta_3280" class="t s5_3280">• </span><span id="tb_3280" class="t s4_3280">The bit test and modify instructions (BTS, BTR, and BTC). </span>
<span id="tc_3280" class="t s5_3280">• </span><span id="td_3280" class="t s4_3280">The exchange instructions (XADD, CMPXCHG, CMPXCHG8B, and CMPXCHG16B). </span>
<span id="te_3280" class="t s5_3280">• </span><span id="tf_3280" class="t s4_3280">The LOCK prefix is automatically assumed for XCHG instruction. </span>
<span id="tg_3280" class="t s5_3280">• </span><span id="th_3280" class="t s4_3280">The following single-operand arithmetic and logical instructions: INC, DEC, NOT, and NEG. </span>
<span id="ti_3280" class="t s5_3280">• </span><span id="tj_3280" class="t s4_3280">The following two-operand arithmetic and logical instructions: ADD, ADC, SUB, SBB, AND, OR, and XOR. </span>
<span id="tk_3280" class="t s4_3280">A locked instruction is guaranteed to lock only the area of memory defined by the destination operand, but may be </span>
<span id="tl_3280" class="t s4_3280">interpreted by the system as a lock for a larger memory area. </span>
<span id="tm_3280" class="t s4_3280">Software should access semaphores (shared memory used for signalling between multiple processors) using iden- </span>
<span id="tn_3280" class="t s4_3280">tical addresses and operand lengths. For example, if one processor accesses a semaphore using a word access, </span>
<span id="to_3280" class="t s4_3280">other processors should not access the semaphore using a byte access. </span>
<span id="tp_3280" class="t s3_3280">NOTE </span>
<span id="tq_3280" class="t s4_3280">Do not implement semaphores using the WC memory type. Do not perform non-temporal stores to </span>
<span id="tr_3280" class="t s4_3280">a cache line containing a location used to implement a semaphore. </span>
<span id="ts_3280" class="t s4_3280">The integrity of a bus lock is not affected by the alignment of the memory field. The LOCK semantics are followed </span>
<span id="tt_3280" class="t s4_3280">for as many bus cycles as necessary to update the entire operand. However, it is recommend that locked accesses </span>
<span id="tu_3280" class="t s4_3280">be aligned on their natural boundaries for better system performance: </span>
<span id="tv_3280" class="t s5_3280">• </span><span id="tw_3280" class="t s4_3280">Any boundary for an 8-bit access (locked or otherwise). </span>
<span id="tx_3280" class="t s5_3280">• </span><span id="ty_3280" class="t s4_3280">16-bit boundary for locked word accesses. </span>
<span id="tz_3280" class="t s5_3280">• </span><span id="t10_3280" class="t s4_3280">32-bit boundary for locked doubleword accesses. </span>
<span id="t11_3280" class="t s5_3280">• </span><span id="t12_3280" class="t s4_3280">64-bit boundary for locked quadword accesses. </span>
<span id="t13_3280" class="t s4_3280">Locked operations are atomic with respect to all other memory operations and all externally visible events. Only </span>
<span id="t14_3280" class="t s4_3280">instruction fetch and page table accesses can pass locked instructions. Locked instructions can be used to synchro- </span>
<span id="t15_3280" class="t s4_3280">nize data written by one processor and read by another processor. </span>
<span id="t16_3280" class="t s4_3280">For the P6 family processors, locked operations serialize all outstanding load and store operations (that is, wait for </span>
<span id="t17_3280" class="t s4_3280">them to complete). This rule is also true for the Pentium 4 and Intel Xeon processors, with one exception. Load </span>
<span id="t18_3280" class="t s4_3280">operations that reference weakly ordered memory types (such as the WC memory type) may not be serialized. </span>
<span id="t19_3280" class="t s4_3280">Locked instructions should not be used to ensure that data written can be fetched as instructions. </span>
<span id="t1a_3280" class="t s3_3280">NOTE </span>
<span id="t1b_3280" class="t s4_3280">The locked instructions for the current versions of the Pentium 4, Intel Xeon, P6 family, Pentium, </span>
<span id="t1c_3280" class="t s4_3280">and Intel486 processors allow data written to be fetched as instructions. However, Intel </span>
<span id="t1d_3280" class="t s4_3280">recommends that developers who require the use of self-modifying code use a different synchro- </span>
<span id="t1e_3280" class="t s4_3280">nizing mechanism, described in the following sections. </span>
<span id="t1f_3280" class="t s3_3280">9.1.2.3 </span><span id="t1g_3280" class="t s3_3280">Features to Disable Bus Locks </span>
<span id="t1h_3280" class="t s4_3280">Because bus locks may adversely affect performance in certain situations, processors may support two features </span>
<span id="t1i_3280" class="t s4_3280">that system software can use to disable bus locking. These are called </span><span id="t1j_3280" class="t s6_3280">UC-lock disable </span><span id="t1k_3280" class="t s4_3280">and </span><span id="t1l_3280" class="t s6_3280">split-lock disable</span><span id="t1m_3280" class="t s4_3280">. </span>
<span id="t1n_3280" class="t s4_3280">A processor enumerates support for UC-lock disable by setting bit 4 of the IA32_CORE_CAPABILITIES MSR (MSR </span>
<span id="t1o_3280" class="t s4_3280">index CFH). Support for split-lock disable is enumerated by IA32_CORE_CAPABILITIES[5]. </span>
<span id="t1p_3280" class="t s4_3280">Software enables UC-lock disable by setting bit </span><span id="t1q_3280" class="t s4_3280">28 of the MSR_MEMORY_CTRL MSR (MSR index 33H). When this bit </span>
<span id="t1r_3280" class="t s4_3280">is set, a locked access using a memory type other than WB causes a general-protection exception (#GP) with a </span>
<span id="t1s_3280" class="t s4_3280">zero error code. The locked access does not occur. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
