{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1651044276424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bps_clkx4 GND " "Pin \"bps_clkx4\" is stuck at GND" {  } { { "led_ctl_by_uart.v" "" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1651044276550 "|led_ctl_by_uart|bps_clkx4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1651044276550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276650 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "motor_pwm\[0\]~buf0 " "Logic cell \"motor_pwm\[0\]~buf0\"" {  } { { "led_ctl_by_uart.v" "motor_pwm\[0\]~buf0" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_pwm\[1\]~buf0 " "Logic cell \"motor_pwm\[1\]~buf0\"" {  } { { "led_ctl_by_uart.v" "motor_pwm\[1\]~buf0" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_pwm\[2\]~buf0 " "Logic cell \"motor_pwm\[2\]~buf0\"" {  } { { "led_ctl_by_uart.v" "motor_pwm\[2\]~buf0" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_pwm\[3\]~buf0 " "Logic cell \"motor_pwm\[3\]~buf0\"" {  } { { "led_ctl_by_uart.v" "motor_pwm\[3\]~buf0" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[7\] " "Logic cell \"rx_module:u1\|RxData\[7\]\"" {  } { { "rx_module.v" "RxData\[7\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[6\] " "Logic cell \"rx_module:u1\|RxData\[6\]\"" {  } { { "rx_module.v" "RxData\[6\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[5\] " "Logic cell \"rx_module:u1\|RxData\[5\]\"" {  } { { "rx_module.v" "RxData\[5\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[4\] " "Logic cell \"rx_module:u1\|RxData\[4\]\"" {  } { { "rx_module.v" "RxData\[4\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[3\] " "Logic cell \"rx_module:u1\|RxData\[3\]\"" {  } { { "rx_module.v" "RxData\[3\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[2\] " "Logic cell \"rx_module:u1\|RxData\[2\]\"" {  } { { "rx_module.v" "RxData\[2\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[1\] " "Logic cell \"rx_module:u1\|RxData\[1\]\"" {  } { { "rx_module.v" "RxData\[1\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|RxData\[0\] " "Logic cell \"rx_module:u1\|RxData\[0\]\"" {  } { { "rx_module.v" "RxData\[0\]" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "clk_main " "Logic cell \"clk_main\"" {  } { { "led_ctl_by_uart.v" "clk_main" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_module:u1\|rx_bps " "Logic cell \"rx_module:u1\|rx_bps\"" {  } { { "rx_module.v" "rx_bps" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_parser:inst_uart_parser\|M1_Done_Sig " "Logic cell \"uart_parser:inst_uart_parser\|M1_Done_Sig\"" {  } { { "uart_parser.v" "M1_Done_Sig" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_parser:inst_uart_parser\|M2_Done_Sig " "Logic cell \"uart_parser:inst_uart_parser\|M2_Done_Sig\"" {  } { { "uart_parser.v" "M2_Done_Sig" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1651044276910 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1651044276910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1651044276912 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1651044276912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "588 " "Implemented 588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1651044276912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1651044276912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1651044276941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 15:24:36 2022 " "Processing ended: Wed Apr 27 15:24:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1651044276941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1651044276941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1651044276941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1651044276941 ""}
