// Seed: 3487198127
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input wand id_12
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 void id_3,
    output wire id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9,
    input tri1 id_10,
    input wand void id_11,
    input tri id_12
);
  wand id_14;
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_6, id_9, id_4, id_7, id_5, id_4, id_0, id_4, id_4, id_7
  );
  assign id_14 = 1 !== 1;
endmodule
