0.6
2019.1
May 24 2019
15:06:07
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sim_1/new/Datapath_tb.v,1607397292,verilog,,,,Datapath_tb,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/ALU.v,1607318898,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Control.v,,ALU,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Control.v,1607397061,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/DataMem.v,,Control,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/DataMem.v,1607395516,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Datapath.v,,DataMem,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Datapath.v,1607453725,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Instruction_Memory.v,,Datapath,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/Instruction_Memory.v,1607319189,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/PC.v,,Instruction_Memory,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/PC.v,1607318837,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/PCADD.v,,PC,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/PCADD.v,1607318858,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/regfile32.v,,PCADD,,,,,,,,
C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sources_1/new/regfile32.v,1607318930,verilog,,C:/Users/Julian/Desktop/VivadoProjects/cecs341/final_lab/final_lab.srcs/sim_1/new/Datapath_tb.v,,regfile32,,,,,,,,
