// Seed: 2803740988
`timescale 1ps / 1ps
module module_0 (
    input wor id_0,
    output id_1,
    output id_2
);
  always @(negedge 1) begin
    id_2 <= id_0[1];
  end
endmodule
