#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Mar 29 05:59:42 2018
# Process ID: 10315
# Current directory: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_synth_1
# Command line: vivado -log test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.tcl
# Log file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_synth_1/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.vds
# Journal file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_synth_1/vivado.jou
#-----------------------------------------------------------
source test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.562 ; gain = 176.086 ; free physical = 97399 ; free virtual = 148354
INFO: [Synth 8-638] synthesizing module 'test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1' [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1/synth/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1' (4#1) [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1/synth/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.031 ; gain = 218.555 ; free physical = 97354 ; free virtual = 148310
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.031 ; gain = 218.555 ; free physical = 97354 ; free virtual = 148310
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1521.422 ; gain = 0.000 ; free physical = 96869 ; free virtual = 147825
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 96796 ; free virtual = 147751
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 96796 ; free virtual = 147751
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 96796 ; free virtual = 147751
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 96793 ; free virtual = 147749
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 96788 ; free virtual = 147744
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name          | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+-----------------+
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 16 x 18              | RAM16X1D x 18   | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97173 ; free virtual = 148129
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97172 ; free virtual = 148128
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97169 ; free virtual = 148125
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAM16X1D |    18|
|2     |FDRE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1521.422 ; gain = 590.945 ; free physical = 97157 ; free virtual = 148113
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.422 ; gain = 496.441 ; free physical = 97050 ; free virtual = 148006
