!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	/6262ea62/
ACCU	ACCU.vhd	/^entity ACCU is$/;"	e
ADDR_COUNTER	wgu.vhd	/^	ADDR_COUNTER:$/;"	Q	architecture:wgu.behav
ADDR_LSB	MyAcc_v3_0_S01_AXI.vhd	/^	constant ADDR_LSB  : integer := (C_S_AXI_DATA_WIDTH\/32)+ 1;$/;"	c	architecture:MyAcc_v3_0_S01_AXI.arch_imp
ADDR_LSB	MyAccelerator_v2_0_S00_AXI.vhd	/^	constant ADDR_LSB  : integer := (data_width\/32)+ 1;$/;"	c	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
ADDR_TRIG_GEN	wgu.vhd	/^	ADDR_TRIG_GEN:$/;"	Q	architecture:wgu.behav
ADDR_WIDTH	ACCU.vhd	/^		  ADDR_WIDTH : natural $/;"	g	component:ACCU.behav.SPM
ADDR_WIDTH	SPM.vhd	/^	  ADDR_WIDTH : natural $/;"	g	entity:SPM
ADDR_WIDTH	not use/dlau_pkg.vhd	/^	constant ADDR_WIDTH : natural := 8;   -- Address range 0-255$/;"	c	package:general_pkg
ADDR_WIDTH	wgu.vhd	/^		  ADDR_WIDTH : natural $/;"	g	component:wgu.behav.SPM
AGU	AGU.vhd	/^entity AGU is$/;"	e
AGU	old/AGU.vhd	/^entity AGU is$/;"	e
ALU	ALU.vhd	/^entity ALU is$/;"	e
ALU_OUT_V	not use/dlau_pkg.vhd	/^	subtype ALU_OUT_V is std_logic_vector((2*(BYTE_WIDTH-1)) + BIW + BYTE_WIDTH downto 0);    -- AL/;"	T	package:general_pkg
ALU_TEMP_ARRAY	not use/dlau_pkg.vhd	/^	type ALU_TEMP_ARRAY is array(BIW-1 downto 0) of ALU_OUT_V;$/;"	t	package:general_pkg
ALU_W_V	not use/dlau_pkg.vhd	/^	subtype ALU_W_V is std_logic_vector ((2*TILE_WIDTH)-1 downto 0);                   -- ALU weigh/;"	T	package:general_pkg
ALU_X_V	not use/dlau_pkg.vhd	/^	subtype ALU_X_V is std_logic_vector (TILE_WIDTH-1 downto 0);                               -- A/;"	T	package:general_pkg
BIW	not use/dlau_pkg.vhd	/^	constant BIW : integer := TILE_WIDTH\/BYTE_WIDTH;$/;"	c	package:general_pkg
BYTE_FIFO_TYPE	MyAcc_v3_0_S00_AXIS.vhd	/^	type BYTE_FIFO_TYPE is array (0 to (NUMBER_OF_INPUT_WORDS-1)) of std_logic_vector(((C_S_AXIS_TD/;"	t	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
BYTE_WIDTH	not use/dlau_pkg.vhd	/^	constant BYTE_WIDTH : integer := 8;$/;"	c	package:general_pkg
Behavioral	ALU.vhd	/^architecture Behavioral of ALU is$/;"	a	entity:ALU
Behavioral	SPM.vhd	/^architecture Behavioral of SPM is$/;"	a	entity:SPM
Behavioral	not use/DPU.vhd	/^architecture Behavioral of DPU is$/;"	a	entity:DPU
CLK_PERIOD	not use/dlau_pkg.vhd	/^	constant CLK_PERIOD : time := 50 ns;$/;"	c	package:general_pkg
CLK_PERIOD	not use/top.vhd	/^	constant CLK_PERIOD : time := 50 ns;$/;"	c	architecture:agu_tb.behav
COMPUTE_COUNTER	main_fsm.vhd	/^	COMPUTE_COUNTER:$/;"	Q	architecture:main_fsm.behav
COMP_COUNTER	old/AGU.vhd	/^	COMP_COUNTER:$/;"	Q	architecture:AGU.behav
C_M00_AXIS_START_COUNT	MyAcc_v3_0.vhd	/^		C_M00_AXIS_START_COUNT	: integer	:= 32$/;"	g	entity:MyAcc_v3_0
C_M00_AXIS_TDATA_WIDTH	MyAcc_v3_0.vhd	/^		C_M00_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAcc_v3_0
C_M01_AXIS_START_COUNT	MyAccelerator_v2_0.vhd	/^		C_M01_AXIS_START_COUNT	: integer	:= 32$/;"	g	entity:MyAccelerator_v2_0
C_M01_AXIS_TDATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_M01_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAccelerator_v2_0
C_M_AXIS_TDATA_WIDTH	MyAcc_v3_0.vhd	/^		C_M_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
C_M_AXIS_TDATA_WIDTH	MyAcc_v3_0_M00_AXIS.vhd	/^		C_M_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAcc_v3_0_M00_AXIS
C_M_AXIS_TDATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_M_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
C_M_AXIS_TDATA_WIDTH	MyAccelerator_v2_0_M01_AXIS.vhd	/^		C_M_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAccelerator_v2_0_M01_AXIS
C_M_AXIS_TDATA_WIDTH	acc_wrapper.vhd	/^				C_M_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
C_M_START_COUNT	MyAcc_v3_0.vhd	/^		C_M_START_COUNT	: integer	:= 32$/;"	g	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
C_M_START_COUNT	MyAcc_v3_0_M00_AXIS.vhd	/^		C_M_START_COUNT	: integer	:= 32$/;"	g	entity:MyAcc_v3_0_M00_AXIS
C_M_START_COUNT	MyAccelerator_v2_0.vhd	/^		C_M_START_COUNT	: integer	:= 32$/;"	g	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
C_M_START_COUNT	MyAccelerator_v2_0_M01_AXIS.vhd	/^		C_M_START_COUNT	: integer	:= 32$/;"	g	entity:MyAccelerator_v2_0_M01_AXIS
C_M_START_COUNT	acc_wrapper.vhd	/^				C_M_START_COUNT	: integer	:= 32$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
C_S00_AXIS_TDATA_WIDTH	MyAcc_v3_0.vhd	/^		C_S00_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAcc_v3_0
C_S00_AXIS_TDATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S00_AXIS_TDATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAccelerator_v2_0
C_S00_AXI_ADDR_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S00_AXI_ADDR_WIDTH	: integer	:= 5;$/;"	g	entity:MyAccelerator_v2_0
C_S00_AXI_DATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S00_AXI_DATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAccelerator_v2_0
C_S01_AXI_ADDR_WIDTH	MyAcc_v3_0.vhd	/^		C_S01_AXI_ADDR_WIDTH	: integer	:= 4;$/;"	g	entity:MyAcc_v3_0
C_S01_AXI_DATA_WIDTH	MyAcc_v3_0.vhd	/^		C_S01_AXI_DATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAcc_v3_0
C_S_AXIS_TDATA_WIDTH	MyAcc_v3_0.vhd	/^		C_S_AXIS_TDATA_WIDTH	: integer	:= 32$/;"	g	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
C_S_AXIS_TDATA_WIDTH	MyAcc_v3_0_S00_AXIS.vhd	/^		C_S_AXIS_TDATA_WIDTH	: integer	:= 32$/;"	g	entity:MyAcc_v3_0_S00_AXIS
C_S_AXIS_TDATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S_AXIS_TDATA_WIDTH	: integer	:= 32$/;"	g	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
C_S_AXI_ADDR_WIDTH	MyAcc_v3_0.vhd	/^		C_S_AXI_ADDR_WIDTH	: integer	:= 4$/;"	g	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
C_S_AXI_ADDR_WIDTH	MyAcc_v3_0_S01_AXI.vhd	/^		C_S_AXI_ADDR_WIDTH	: integer	:= 4$/;"	g	entity:MyAcc_v3_0_S01_AXI
C_S_AXI_ADDR_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S_AXI_ADDR_WIDTH	: integer	:= 5$/;"	g	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
C_S_AXI_DATA_WIDTH	MyAcc_v3_0.vhd	/^		C_S_AXI_DATA_WIDTH	: integer	:= 32;$/;"	g	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
C_S_AXI_DATA_WIDTH	MyAcc_v3_0_S01_AXI.vhd	/^		C_S_AXI_DATA_WIDTH	: integer	:= 32;$/;"	g	entity:MyAcc_v3_0_S01_AXI
C_S_AXI_DATA_WIDTH	MyAccelerator_v2_0.vhd	/^		C_S_AXI_DATA_WIDTH	: integer	:= 32;$/;"	g	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
Clock	not use/jk_ff.vhd	/^         Clock: in std_logic;$/;"	q	entity:jk_ff
Clock_enable	not use/jk_ff.vhd	/^         Clock_enable: in std_logic;$/;"	q	entity:jk_ff
DATA_WORD_WIDTH	not use/dlau_pkg.vhd	/^	constant DATA_WORD_WIDTH : natural := 128;$/;"	c	package:general_pkg
DPU	not use/DPU.vhd	/^entity DPU is$/;"	e
DPU_DO	not use/DPU.vhd	/^        DPU_DO : out std_logic_vector(OUTPUT_WIDTH-1 downto 0);$/;"	q	entity:DPU
DPU_VALID	not use/DPU.vhd	/^		DPU_VALID : out std_logic$/;"	q	entity:DPU
IMAGE_INST_COUNTER	main_fsm.vhd	/^	IMAGE_INST_COUNTER:$/;"	Q	architecture:main_fsm.behav
INPUT_DEPTH_BIT_WIDTH	MyAccelerator_v2_0_S00_AXI.vhd	/^		INPUT_DEPTH_BIT_WIDTH : natural;$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
INPUT_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^			INPUT_DEPTH_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
INPUT_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^			INPUT_DEPTH_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
INPUT_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^		INPUT_DEPTH_BIT_WIDTH : natural := 13;$/;"	g	entity:acc_wrapper
INPUT_DEPTH_BIT_WIDTH	main_fsm.vhd	/^		INPUT_DEPTH_BIT_WIDTH : natural;$/;"	g	entity:main_fsm
INPUT_SIZE_BIT_WIDTH	MyAccelerator_v2_0_S00_AXI.vhd	/^		INPUT_SIZE_BIT_WIDTH : natural;$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
INPUT_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^			INPUT_SIZE_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
INPUT_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^			INPUT_SIZE_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
INPUT_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^		INPUT_SIZE_BIT_WIDTH : natural := 16;$/;"	g	entity:acc_wrapper
INPUT_SIZE_BIT_WIDTH	main_fsm.vhd	/^		INPUT_SIZE_BIT_WIDTH : natural;$/;"	g	entity:main_fsm
INPUT_WIDTH	ACCU.vhd	/^		  INPUT_WIDTH : natural;$/;"	g	component:ACCU.behav.SPM
INPUT_WIDTH	SPM.vhd	/^      INPUT_WIDTH : natural;$/;"	g	entity:SPM
INPUT_WIDTH	wgu.vhd	/^		  INPUT_WIDTH : natural;$/;"	g	component:wgu.behav.SPM
J	not use/jk_ff.vhd	/^   port( J,K: in  std_logic;$/;"	q	entity:jk_ff
JK_FF_INST	wgu.vhd	/^	JK_FF_INST:$/;"	Q	architecture:wgu.behav
K	not use/jk_ff.vhd	/^   port( J,K: in  std_logic;$/;"	q	entity:jk_ff
KERNEL_DEPTH_BIT_WIDTH	MyAccelerator_v2_0_S00_AXI.vhd	/^		KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
KERNEL_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
KERNEL_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
KERNEL_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.wgu
KERNEL_DEPTH_BIT_WIDTH	acc_wrapper.vhd	/^		KERNEL_DEPTH_BIT_WIDTH : natural := 13;$/;"	g	entity:acc_wrapper
KERNEL_DEPTH_BIT_WIDTH	main_fsm.vhd	/^		KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	entity:main_fsm
KERNEL_DEPTH_BIT_WIDTH	wgu.vhd	/^		KERNEL_DEPTH_BIT_WIDTH : natural;$/;"	g	entity:wgu
KERNEL_SIZE_BIT_WIDTH	MyAccelerator_v2_0_S00_AXI.vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural;	$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
KERNEL_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
KERNEL_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
KERNEL_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^			KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	component:acc_wrapper.behav.wgu
KERNEL_SIZE_BIT_WIDTH	acc_wrapper.vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural := 8;$/;"	g	entity:acc_wrapper
KERNEL_SIZE_BIT_WIDTH	main_fsm.vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	entity:main_fsm
KERNEL_SIZE_BIT_WIDTH	w_sticker(old).vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	entity:w_sticker
KERNEL_SIZE_BIT_WIDTH	w_sticker.vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural$/;"	g	entity:w_sticker
KERNEL_SIZE_BIT_WIDTH	wgu.vhd	/^			KERNEL_SIZE_BIT_WIDTH : natural$/;"	g	component:wgu.behav.w_sticker
KERNEL_SIZE_BIT_WIDTH	wgu.vhd	/^		KERNEL_SIZE_BIT_WIDTH : natural;$/;"	g	entity:wgu
LSB	not use/DPU.vhd	/^    signal  MSB,LSB : integer range 0 to 65535;$/;"	s	architecture:DPU.Behavioral
MAIN_MUX	acc_wrapper.vhd	/^	MAIN_MUX:$/;"	Q	architecture:acc_wrapper.behav
MAIN_MUX	old/acc_wrapper.vhd	/^	MAIN_MUX:$/;"	Q	architecture:acc_wrapper.behav
MAX_KERNEL_DEPTH	acc_wrapper.vhd	/^			MAX_KERNEL_DEPTH : natural; $/;"	g	component:acc_wrapper.behav.wgu
MAX_KERNEL_DEPTH	acc_wrapper.vhd	/^		MAX_KERNEL_DEPTH : natural := 512;$/;"	g	entity:acc_wrapper
MAX_KERNEL_DEPTH	wgu.vhd	/^		MAX_KERNEL_DEPTH : natural; $/;"	g	entity:wgu
MAX_KERNEL_SIZE	w_sticker.vhd	/^		MAX_KERNEL_SIZE : natural := 5;					-- Maximum support kernel size 5x5$/;"	g	entity:w_sticker
MAX_KERNEL_SIZE	wgu.vhd	/^			MAX_KERNEL_SIZE : natural := 5;$/;"	g	component:wgu.behav.w_sticker
MEM_ARRAY_SIZE	not use/dlau_pkg.vhd	/^	constant MEM_ARRAY_SIZE : natural := 256;$/;"	c	package:general_pkg
MEM_DEPTH	ACCU.vhd	/^		  MEM_DEPTH : natural;$/;"	g	component:ACCU.behav.SPM
MEM_DEPTH	SPM.vhd	/^      MEM_DEPTH : natural;$/;"	g	entity:SPM
MEM_DEPTH	wgu.vhd	/^		  MEM_DEPTH : natural;$/;"	g	component:wgu.behav.SPM
MSB	not use/DPU.vhd	/^    signal  MSB,LSB : integer range 0 to 65535;$/;"	s	architecture:DPU.Behavioral
M_AXIS_ACLK	MyAcc_v3_0.vhd	/^		M_AXIS_ACLK	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_ACLK	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_ACLK	: in std_logic;$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_ACLK	MyAccelerator_v2_0.vhd	/^		M_AXIS_ACLK	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_ACLK	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_ACLK	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_ACLK	acc_wrapper.vhd	/^				M_AXIS_ACLK	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_ARESETN	MyAcc_v3_0.vhd	/^		M_AXIS_ARESETN	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_ARESETN	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_ARESETN	: in std_logic;$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_ARESETN	MyAccelerator_v2_0.vhd	/^		M_AXIS_ARESETN	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_ARESETN	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_ARESETN	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_ARESETN	acc_wrapper.vhd	/^				M_AXIS_ARESETN	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TDATA	MyAcc_v3_0.vhd	/^		M_AXIS_TDATA	: out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_TDATA	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_TDATA	: out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_TDATA	MyAccelerator_v2_0.vhd	/^		M_AXIS_TDATA	: out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TDATA	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_TDATA	: out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_TDATA	acc_wrapper.vhd	/^				M_AXIS_TDATA	: out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TLAST	MyAcc_v3_0.vhd	/^		M_AXIS_TLAST	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_TLAST	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_TLAST	: out std_logic;$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_TLAST	MyAccelerator_v2_0.vhd	/^		M_AXIS_TLAST	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TLAST	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_TLAST	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_TLAST	acc_wrapper.vhd	/^				M_AXIS_TLAST	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TREADY	MyAcc_v3_0.vhd	/^		M_AXIS_TREADY	: in std_logic$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_TREADY	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_TREADY	: in std_logic$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_TREADY	MyAccelerator_v2_0.vhd	/^		M_AXIS_TREADY	: in std_logic$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TREADY	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_TREADY	: in std_logic$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_TREADY	acc_wrapper.vhd	/^				M_AXIS_TREADY	: in std_logic$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TSTRB	MyAcc_v3_0.vhd	/^		M_AXIS_TSTRB	: out std_logic_vector((C_M_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_TSTRB	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_TSTRB	: out std_logic_vector((C_M_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_TSTRB	MyAccelerator_v2_0.vhd	/^		M_AXIS_TSTRB	: out std_logic_vector((C_M_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TSTRB	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_TSTRB	: out std_logic_vector((C_M_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_TSTRB	acc_wrapper.vhd	/^				M_AXIS_TSTRB	: out std_logic_vector((C_M_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TVALID	MyAcc_v3_0.vhd	/^		M_AXIS_TVALID	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_M00_AXIS
M_AXIS_TVALID	MyAcc_v3_0_M00_AXIS.vhd	/^		M_AXIS_TVALID	: out std_logic;$/;"	q	entity:MyAcc_v3_0_M00_AXIS
M_AXIS_TVALID	MyAccelerator_v2_0.vhd	/^		M_AXIS_TVALID	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_M01_AXIS
M_AXIS_TVALID	MyAccelerator_v2_0_M01_AXIS.vhd	/^		M_AXIS_TVALID	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_M01_AXIS
M_AXIS_TVALID	acc_wrapper.vhd	/^				M_AXIS_TVALID	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_M01_AXIS
MyAcc_v3_0	MyAcc_v3_0.vhd	/^entity MyAcc_v3_0 is$/;"	e
MyAcc_v3_0_M00_AXIS	MyAcc_v3_0_M00_AXIS.vhd	/^entity MyAcc_v3_0_M00_AXIS is$/;"	e
MyAcc_v3_0_S00_AXIS	MyAcc_v3_0_S00_AXIS.vhd	/^entity MyAcc_v3_0_S00_AXIS is$/;"	e
MyAcc_v3_0_S01_AXI	MyAcc_v3_0_S01_AXI.vhd	/^entity MyAcc_v3_0_S01_AXI is$/;"	e
MyAccelerator_v2_0	MyAccelerator_v2_0.vhd	/^entity MyAccelerator_v2_0 is$/;"	e
MyAccelerator_v2_0_M01_AXIS	MyAccelerator_v2_0_M01_AXIS.vhd	/^entity MyAccelerator_v2_0_M01_AXIS is$/;"	e
MyAccelerator_v2_0_S00_AXI	MyAccelerator_v2_0_S00_AXI.vhd	/^entity MyAccelerator_v2_0_S00_AXI is$/;"	e
NEXT_STATE_DECODE	main_fsm.vhd	/^	NEXT_STATE_DECODE:$/;"	Q	architecture:main_fsm.behav
NEXT_STATE_DECODE	not use/fsm_agu.vhd	/^	NEXT_STATE_DECODE:$/;"	Q	architecture:fsm_agu.behav
NEXT_STATE_DECODE	old/AGU.vhd	/^	NEXT_STATE_DECODE:$/;"	Q	architecture:AGU.behav
NUMBER_OF_INPUT_WORDS	MyAcc_v3_0_S00_AXIS.vhd	/^	constant NUMBER_OF_INPUT_WORDS  : integer := 8;$/;"	c	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
NUMBER_OF_OUTPUT_WORDS	MyAcc_v3_0_M00_AXIS.vhd	/^	constant NUMBER_OF_OUTPUT_WORDS : integer := 8;                                   $/;"	c	architecture:MyAcc_v3_0_M00_AXIS.implementation
NUMBER_OF_OUTPUT_WORDS	MyAccelerator_v2_0_M01_AXIS.vhd	/^	constant NUMBER_OF_OUTPUT_WORDS : integer := 8;                                   $/;"	c	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
OPT_MEM_ADDR_BITS	MyAcc_v3_0_S01_AXI.vhd	/^	constant OPT_MEM_ADDR_BITS : integer := 1;$/;"	c	architecture:MyAcc_v3_0_S01_AXI.arch_imp
OPT_MEM_ADDR_BITS	MyAccelerator_v2_0_S00_AXI.vhd	/^	constant OPT_MEM_ADDR_BITS : integer := 2;$/;"	c	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
OUTPUT_DECODE	main_fsm.vhd	/^	OUTPUT_DECODE:$/;"	Q	architecture:main_fsm.behav
OUTPUT_DECODE	not use/fsm_agu.vhd	/^	OUTPUT_DECODE:$/;"	Q	architecture:fsm_agu.behav
OUTPUT_WIDTH	not use/DPU.vhd	/^      OUTPUT_WIDTH : natural$/;"	g	entity:DPU
Output	not use/jk_ff.vhd	/^         Output: out std_logic);$/;"	q	entity:jk_ff
PREP_COUNTER	old/AGU.vhd	/^	PREP_COUNTER:$/;"	Q	architecture:AGU.behav
PROC_COUNT	not use/data_fifo.vhd	/^  PROC_COUNT : process(head, tail)$/;"	Q	architecture:data_fifo.rtl
PROC_HEAD	not use/data_fifo.vhd	/^  PROC_HEAD : process(clk)$/;"	Q	architecture:data_fifo.rtl
PROC_RAM	not use/data_fifo.vhd	/^  PROC_RAM : process(clk)$/;"	Q	architecture:data_fifo.rtl
PROC_TAIL	not use/data_fifo.vhd	/^  PROC_TAIL : process(clk)$/;"	Q	architecture:data_fifo.rtl
RAM	SPM.vhd	/^    signal RAM : ram_type; $/;"	s	architecture:SPM.Behavioral
RAM_DEPTH	not use/data_fifo.vhd	/^    RAM_DEPTH : natural$/;"	g	entity:data_fifo
RAM_WIDTH	not use/data_fifo.vhd	/^    RAM_WIDTH : natural;$/;"	g	entity:data_fifo
Reset	not use/jk_ff.vhd	/^         Reset: in std_logic;$/;"	q	entity:jk_ff
SET_OUTPUT_VAR	main_fsm.vhd	/^	SET_OUTPUT_VAR:$/;"	Q	architecture:main_fsm.behav
SPM	SPM.vhd	/^entity SPM is$/;"	e
STATE_SYNC	main_fsm.vhd	/^	STATE_SYNC: $/;"	Q	architecture:main_fsm.behav
STATE_SYNC	not use/fsm_agu.vhd	/^	STATE_SYNC: $/;"	Q	architecture:fsm_agu.behav
STATE_SYNC	old/AGU.vhd	/^	STATE_SYNC: $/;"	Q	architecture:AGU.behav
STORE_ARRAY	w_sticker(old).vhd	/^	STORE_ARRAY: $/;"	Q	architecture:w_sticker.behav
STORE_ARRAY	w_sticker.vhd	/^	STORE_ARRAY: $/;"	Q	architecture:w_sticker.behav
STRIDE_BIT_WIDTH	MyAccelerator_v2_0_S00_AXI.vhd	/^		STRIDE_BIT_WIDTH : natural;  $/;"	g	entity:MyAccelerator_v2_0_S00_AXI
STRIDE_BIT_WIDTH	acc_wrapper.vhd	/^			STRIDE_BIT_WIDTH : natural;  $/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
STRIDE_BIT_WIDTH	acc_wrapper.vhd	/^			STRIDE_BIT_WIDTH : natural;  $/;"	g	component:acc_wrapper.behav.main_fsm
STRIDE_BIT_WIDTH	acc_wrapper.vhd	/^		STRIDE_BIT_WIDTH : natural := 3;  $/;"	g	entity:acc_wrapper
STRIDE_BIT_WIDTH	main_fsm.vhd	/^		STRIDE_BIT_WIDTH : natural;  $/;"	g	entity:main_fsm
S_AXIS_ACLK	MyAcc_v3_0.vhd	/^		S_AXIS_ACLK	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_ACLK	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_ACLK	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_ACLK	MyAccelerator_v2_0.vhd	/^		S_AXIS_ACLK	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_ACLK	not use/DPU.vhd	/^		S_AXIS_ACLK : in std_logic;$/;"	q	entity:DPU
S_AXIS_ARESETN	MyAcc_v3_0.vhd	/^		S_AXIS_ARESETN	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_ARESETN	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_ARESETN	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_ARESETN	MyAccelerator_v2_0.vhd	/^		S_AXIS_ARESETN	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_ARESETN	not use/DPU.vhd	/^		S_AXIS_ARESETN : in std_logic;                          -- Active-Low reset signal$/;"	q	entity:DPU
S_AXIS_TDATA	MyAcc_v3_0.vhd	/^		S_AXIS_TDATA	: in std_logic_vector(C_S_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_TDATA	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_TDATA	: in std_logic_vector(C_S_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_TDATA	MyAccelerator_v2_0.vhd	/^		S_AXIS_TDATA	: in std_logic_vector(C_S_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_TDATA	not use/DPU.vhd	/^		S_AXIS_TDATA : in std_logic_vector(TRANSFER_WIDTH-1 downto 0);$/;"	q	entity:DPU
S_AXIS_TDATA_WIDTH	not use/fsm_agu.vhd	/^		S_AXIS_TDATA_WIDTH : natural := 32;$/;"	g	entity:fsm_agu
S_AXIS_TLAST	MyAcc_v3_0.vhd	/^		S_AXIS_TLAST	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_TLAST	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_TLAST	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_TLAST	MyAccelerator_v2_0.vhd	/^		S_AXIS_TLAST	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_TLAST	not use/DPU.vhd	/^		S_AXIS_TLAST	: in std_logic;$/;"	q	entity:DPU
S_AXIS_TREADY	MyAcc_v3_0.vhd	/^		S_AXIS_TREADY	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_TREADY	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_TREADY	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_TREADY	MyAccelerator_v2_0.vhd	/^		S_AXIS_TREADY	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_TREADY	not use/DPU.vhd	/^        S_AXIS_TREADY : out std_logic;	$/;"	q	entity:DPU
S_AXIS_TSTRB	MyAcc_v3_0.vhd	/^		S_AXIS_TSTRB	: in std_logic_vector((C_S_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_TSTRB	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_TSTRB	: in std_logic_vector((C_S_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_TSTRB	MyAccelerator_v2_0.vhd	/^		S_AXIS_TSTRB	: in std_logic_vector((C_S_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_TSTRB	not use/DPU.vhd	/^		S_AXIS_TSTRB	: in std_logic_vector((TRANSFER_WIDTH\/8)-1 downto 0);$/;"	q	entity:DPU
S_AXIS_TVALID	MyAcc_v3_0.vhd	/^		S_AXIS_TVALID	: in std_logic$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S00_AXIS
S_AXIS_TVALID	MyAcc_v3_0_S00_AXIS.vhd	/^		S_AXIS_TVALID	: in std_logic$/;"	q	entity:MyAcc_v3_0_S00_AXIS
S_AXIS_TVALID	MyAccelerator_v2_0.vhd	/^		S_AXIS_TVALID	: in std_logic$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXIS
S_AXIS_TVALID	not use/DPU.vhd	/^		S_AXIS_TVALID : in std_logic;$/;"	q	entity:DPU
S_AXI_ACLK	MyAcc_v3_0.vhd	/^		S_AXI_ACLK	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ACLK	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ACLK	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ACLK	MyAccelerator_v2_0.vhd	/^		S_AXI_ACLK	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ACLK	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ACLK	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ACLK	acc_wrapper.vhd	/^		S_AXI_ACLK	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_ARADDR	MyAcc_v3_0.vhd	/^		S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ARADDR	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ARADDR	MyAccelerator_v2_0.vhd	/^		S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ARADDR	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ARADDR	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ARADDR	acc_wrapper.vhd	/^		S_AXI_ARADDR	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_ARESETN	MyAcc_v3_0.vhd	/^		S_AXI_ARESETN	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ARESETN	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ARESETN	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ARESETN	MyAccelerator_v2_0.vhd	/^		S_AXI_ARESETN	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ARESETN	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ARESETN	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ARESETN	acc_wrapper.vhd	/^		S_AXI_ARESETN	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_ARPROT	MyAcc_v3_0.vhd	/^		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ARPROT	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ARPROT	MyAccelerator_v2_0.vhd	/^		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ARPROT	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ARPROT	acc_wrapper.vhd	/^		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_ARREADY	MyAcc_v3_0.vhd	/^		S_AXI_ARREADY	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ARREADY	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ARREADY	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ARREADY	MyAccelerator_v2_0.vhd	/^		S_AXI_ARREADY	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ARREADY	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ARREADY	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ARREADY	acc_wrapper.vhd	/^		S_AXI_ARREADY	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_ARVALID	MyAcc_v3_0.vhd	/^		S_AXI_ARVALID	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_ARVALID	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_ARVALID	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_ARVALID	MyAccelerator_v2_0.vhd	/^		S_AXI_ARVALID	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_ARVALID	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_ARVALID	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_ARVALID	acc_wrapper.vhd	/^		S_AXI_ARVALID	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_AWADDR	MyAcc_v3_0.vhd	/^		S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_AWADDR	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_AWADDR	MyAccelerator_v2_0.vhd	/^		S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_AWADDR	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_AWADDR	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_AWADDR	acc_wrapper.vhd	/^		S_AXI_AWADDR	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_AWPROT	MyAcc_v3_0.vhd	/^		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_AWPROT	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_AWPROT	MyAccelerator_v2_0.vhd	/^		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_AWPROT	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_AWPROT	acc_wrapper.vhd	/^		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_AWREADY	MyAcc_v3_0.vhd	/^		S_AXI_AWREADY	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_AWREADY	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_AWREADY	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_AWREADY	MyAccelerator_v2_0.vhd	/^		S_AXI_AWREADY	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_AWREADY	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_AWREADY	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_AWREADY	acc_wrapper.vhd	/^		S_AXI_AWREADY	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_AWVALID	MyAcc_v3_0.vhd	/^		S_AXI_AWVALID	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_AWVALID	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_AWVALID	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_AWVALID	MyAccelerator_v2_0.vhd	/^		S_AXI_AWVALID	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_AWVALID	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_AWVALID	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_AWVALID	acc_wrapper.vhd	/^		S_AXI_AWVALID	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_BREADY	MyAcc_v3_0.vhd	/^		S_AXI_BREADY	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_BREADY	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_BREADY	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_BREADY	MyAccelerator_v2_0.vhd	/^		S_AXI_BREADY	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_BREADY	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_BREADY	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_BREADY	acc_wrapper.vhd	/^		S_AXI_BREADY	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_BRESP	MyAcc_v3_0.vhd	/^		S_AXI_BRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_BRESP	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_BRESP	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_BRESP	MyAccelerator_v2_0.vhd	/^		S_AXI_BRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_BRESP	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_BRESP	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_BRESP	acc_wrapper.vhd	/^		S_AXI_BRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_BVALID	MyAcc_v3_0.vhd	/^		S_AXI_BVALID	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_BVALID	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_BVALID	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_BVALID	MyAccelerator_v2_0.vhd	/^		S_AXI_BVALID	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_BVALID	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_BVALID	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_BVALID	acc_wrapper.vhd	/^		S_AXI_BVALID	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_RDATA	MyAcc_v3_0.vhd	/^		S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_RDATA	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_RDATA	MyAccelerator_v2_0.vhd	/^		S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_RDATA	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_RDATA	: out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_RDATA	acc_wrapper.vhd	/^		S_AXI_RDATA	: out std_logic_vector(data_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_RREADY	MyAcc_v3_0.vhd	/^		S_AXI_RREADY	: in std_logic$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_RREADY	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_RREADY	: in std_logic$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_RREADY	MyAccelerator_v2_0.vhd	/^		S_AXI_RREADY	: in std_logic$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_RREADY	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_RREADY	: in std_logic$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_RREADY	acc_wrapper.vhd	/^		S_AXI_RREADY	: in std_logic$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_RRESP	MyAcc_v3_0.vhd	/^		S_AXI_RRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_RRESP	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_RRESP	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_RRESP	MyAccelerator_v2_0.vhd	/^		S_AXI_RRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_RRESP	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_RRESP	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_RRESP	acc_wrapper.vhd	/^		S_AXI_RRESP	: out std_logic_vector(1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_RVALID	MyAcc_v3_0.vhd	/^		S_AXI_RVALID	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_RVALID	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_RVALID	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_RVALID	MyAccelerator_v2_0.vhd	/^		S_AXI_RVALID	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_RVALID	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_RVALID	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_RVALID	acc_wrapper.vhd	/^		S_AXI_RVALID	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_WDATA	MyAcc_v3_0.vhd	/^		S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_WDATA	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_WDATA	MyAccelerator_v2_0.vhd	/^		S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_WDATA	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_WDATA	: in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_WDATA	acc_wrapper.vhd	/^		S_AXI_WDATA	: in std_logic_vector(data_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_WREADY	MyAcc_v3_0.vhd	/^		S_AXI_WREADY	: out std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_WREADY	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_WREADY	: out std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_WREADY	MyAccelerator_v2_0.vhd	/^		S_AXI_WREADY	: out std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_WREADY	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_WREADY	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_WREADY	acc_wrapper.vhd	/^		S_AXI_WREADY	: out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_WSTRB	MyAcc_v3_0.vhd	/^		S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_WSTRB	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_WSTRB	MyAccelerator_v2_0.vhd	/^		S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH\/8)-1 downto 0);$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_WSTRB	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_WSTRB	: in std_logic_vector((data_width\/8)-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_WSTRB	acc_wrapper.vhd	/^		S_AXI_WSTRB	: in std_logic_vector((data_width\/8)-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
S_AXI_WVALID	MyAcc_v3_0.vhd	/^		S_AXI_WVALID	: in std_logic;$/;"	q	component:MyAcc_v3_0.arch_imp.MyAcc_v3_0_S01_AXI
S_AXI_WVALID	MyAcc_v3_0_S01_AXI.vhd	/^		S_AXI_WVALID	: in std_logic;$/;"	q	entity:MyAcc_v3_0_S01_AXI
S_AXI_WVALID	MyAccelerator_v2_0.vhd	/^		S_AXI_WVALID	: in std_logic;$/;"	q	component:MyAccelerator_v2_0.arch_imp.MyAccelerator_v2_0_S00_AXI
S_AXI_WVALID	MyAccelerator_v2_0_S00_AXI.vhd	/^		S_AXI_WVALID	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
S_AXI_WVALID	acc_wrapper.vhd	/^		S_AXI_WVALID	: in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
TILE_WIDTH	not use/dlau_pkg.vhd	/^	constant TILE_WIDTH : natural := 128;                    -- Bit width of each tile$/;"	c	package:general_pkg
TRANSFER_WIDTH	not use/dlau_pkg.vhd	/^	constant TRANSFER_WIDTH : natural := 32;  -- channel width from PS to PL$/;"	c	package:general_pkg
WAIT_COUNT_BITS	MyAcc_v3_0_M00_AXIS.vhd	/^	 constant  WAIT_COUNT_BITS  : integer := clogb2(C_M_START_COUNT-1);               $/;"	c	architecture:MyAcc_v3_0_M00_AXIS.implementation
WAIT_COUNT_BITS	MyAccelerator_v2_0_M01_AXIS.vhd	/^	 constant  WAIT_COUNT_BITS  : integer := clogb2(C_M_START_COUNT-1);               $/;"	c	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
WEIGHT_WORD_WIDTH	not use/dlau_pkg.vhd	/^	constant WEIGHT_WORD_WIDTH : natural := 256;$/;"	c	package:general_pkg
W_ARRAY	not use/dlau_pkg.vhd	/^	type W_ARRAY is array(BIW-1 downto 0) of std_logic_vector(2*BYTE_WIDTH-1 downto 0);$/;"	t	package:general_pkg
W_AVAILABLE	not use/fsm_agu.vhd	/^	W_AVAILABLE:$/;"	Q	architecture:fsm_agu.behav
XAXIS_ACLK	old/acc_wrapper.vhd	/^		XAXIS_ACLK : in std_logic;$/;"	q	entity:acc_wrapper
XAXIS_ARSTN	old/acc_wrapper.vhd	/^		XAXIS_ARSTN : in std_logic;$/;"	q	entity:acc_wrapper
XAXIS_TDATA	old/acc_wrapper.vhd	/^		XAXIS_TDATA : in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
XAXIS_TLAST	old/acc_wrapper.vhd	/^		XAXIS_TLAST : in std_logic;$/;"	q	entity:acc_wrapper
XAXIS_TREADY	old/acc_wrapper.vhd	/^		XAXIS_TREADY : out std_logic;$/;"	q	entity:acc_wrapper
XAXIS_TVALID	old/acc_wrapper.vhd	/^		XAXIS_TVALID : in std_logic;$/;"	q	entity:acc_wrapper
X_ARRAY	not use/dlau_pkg.vhd	/^	type X_ARRAY is array(BIW-1 downto 0) of std_logic_vector(BYTE_WIDTH-1 downto 0);$/;"	t	package:general_pkg
X_PREP_COUNTER	main_fsm.vhd	/^	X_PREP_COUNTER:	$/;"	Q	architecture:main_fsm.behav
acc_wrapper	acc_wrapper.vhd	/^entity acc_wrapper is$/;"	e
acc_wrapper	old/acc_wrapper.vhd	/^entity acc_wrapper is$/;"	e
accu_ready	ACCU.vhd	/^		accu_ready : out std_logic$/;"	q	entity:ACCU
accu_ready	acc_wrapper.vhd	/^	signal accu_ready : std_logic;$/;"	s	architecture:acc_wrapper.behav
accu_ready	old/acc_wrapper.vhd	/^			accu_ready : out std_logic$/;"	q	component:acc_wrapper.behav.ACCU
accu_ready	old/acc_wrapper.vhd	/^	signal accu_ready : std_logic;$/;"	s	architecture:acc_wrapper.behav
addr	ACCU.vhd	/^		  addr   : in std_logic_vector(ADDR_WIDTH-1 downto 0);   						$/;"	q	component:ACCU.behav.SPM
addr	SPM.vhd	/^      addr   : in std_logic_vector(ADDR_WIDTH-1 downto 0);   						$/;"	q	entity:SPM
addr	wgu.vhd	/^		  addr   : in std_logic_vector(ADDR_WIDTH-1 downto 0);   						$/;"	q	component:wgu.behav.SPM
addr_en	wgu.vhd	/^	signal we0,we1,we_sel, addr_trg, addr_en : std_logic;$/;"	s	architecture:wgu.behav
addr_trg	wgu.vhd	/^	signal we0,we1,we_sel, addr_trg, addr_en : std_logic;$/;"	s	architecture:wgu.behav
addr_width	MyAccelerator_v2_0_S00_AXI.vhd	/^		addr_width	: natural$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
addr_width	acc_wrapper.vhd	/^			addr_width	: natural$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
addr_width	acc_wrapper.vhd	/^			addr_width : natural$/;"	g	component:acc_wrapper.behav.main_fsm
addr_width	acc_wrapper.vhd	/^			addr_width : natural$/;"	g	component:acc_wrapper.behav.wgu
addr_width	acc_wrapper.vhd	/^		addr_width : natural := 8;$/;"	g	entity:acc_wrapper
addr_width	main_fsm.vhd	/^		addr_width : natural$/;"	g	entity:main_fsm
addr_width	old/acc_wrapper.vhd	/^			addr_width : natural$/;"	g	component:acc_wrapper.behav.wgu
addr_width	old/acc_wrapper.vhd	/^			addr_width : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
addr_width	old/acc_wrapper.vhd	/^		addr_width : natural := 8;$/;"	g	entity:acc_wrapper
addr_width	wgu.vhd	/^		addr_width : natural$/;"	g	entity:wgu
agu_en	AGU.vhd	/^		agu_en : in std_logic;$/;"	q	entity:AGU
agu_en	acc_wrapper.vhd	/^			agu_en : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
agu_en	acc_wrapper.vhd	/^	signal agu_en : std_logic;$/;"	s	architecture:acc_wrapper.behav
agu_en	main_fsm.vhd	/^		agu_en : out std_logic;$/;"	q	entity:main_fsm
agu_en_s	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
agu_in	AGU.vhd	/^		agu_in : in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:AGU
agu_in	not use/top.vhd	/^			agu_in : in std_logic_vector(byte_width-1 downto 0);$/;"	q	component:agu_tb.behav.AGU
agu_in	not use/top.vhd	/^	signal agu_in : std_logic_vector(byte_width-1 downto 0);$/;"	s	architecture:agu_tb.behav
agu_in	old/AGU.vhd	/^		agu_in : in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:AGU
agu_in	old/acc_wrapper.vhd	/^			agu_in : in std_logic_vector(data_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.AGU
agu_out	AGU.vhd	/^		agu_out : out std_logic_vector((compute_byte*data_width)-1 downto 0)$/;"	q	entity:AGU
agu_out	acc_wrapper.vhd	/^	signal agu_out : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
agu_out	not use/top.vhd	/^			agu_out : out std_logic_vector((compute_byte*byte_width)-1 downto 0);$/;"	q	component:agu_tb.behav.AGU
agu_out	not use/top.vhd	/^	signal agu_out : std_logic_vector((compute_byte*byte_width)-1 downto 0);$/;"	s	architecture:agu_tb.behav
agu_out	old/AGU.vhd	/^		agu_out : out std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	q	entity:AGU
agu_out	old/acc_wrapper.vhd	/^			agu_out : out std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	q	component:acc_wrapper.behav.AGU
agu_out	old/acc_wrapper.vhd	/^	signal agu_out : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
agu_out_test	old/acc_wrapper.vhd	/^		agu_out_test : out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
agu_ready	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
agu_ready	old/AGU.vhd	/^		agu_ready : out std_logic;$/;"	q	entity:AGU
agu_ready	old/acc_wrapper.vhd	/^			agu_ready : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
agu_ready	old/acc_wrapper.vhd	/^			agu_ready : out std_logic;$/;"	q	component:acc_wrapper.behav.AGU
agu_ready	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
agu_tdata	acc_wrapper.vhd	/^	signal agu_tdata : std_logic_vector(s00_axis_tdata'range);$/;"	s	architecture:acc_wrapper.behav
agu_tdata	old/acc_wrapper.vhd	/^	signal agu_tdata : std_logic_vector(XAXIS_TDATA'range);$/;"	s	architecture:acc_wrapper.behav
agu_tvalid	acc_wrapper.vhd	/^	signal agu_tvalid : std_logic;$/;"	s	architecture:acc_wrapper.behav
agu_tvalid	old/acc_wrapper.vhd	/^	signal agu_tvalid : std_logic;$/;"	s	architecture:acc_wrapper.behav
agu_valid_test	old/acc_wrapper.vhd	/^		done_test, compute_en_test, agu_valid_test , input_mux_test, main_en_test : out std_logic;$/;"	q	entity:acc_wrapper
alu_en	acc_wrapper.vhd	/^			alu_en : out std_logic$/;"	q	component:acc_wrapper.behav.main_fsm
alu_en	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
alu_en	main_fsm.vhd	/^		alu_en : out std_logic$/;"	q	entity:main_fsm
alu_out	ALU.vhd	/^		alu_out : out std_logic_vector(input_width - 1 downto 0);$/;"	q	entity:ALU
alu_out	old/acc_wrapper.vhd	/^			alu_out : out std_logic_vector((2*input_width + compute_byte) - 1 downto 0);$/;"	q	component:acc_wrapper.behav.ALU
alu_out0	acc_wrapper.vhd	/^	signal alu_out0, alu_out1 : std_logic_vector((2*data_width + compute_byte) - 1 downto 0);$/;"	s	architecture:acc_wrapper.behav
alu_out0	old/acc_wrapper.vhd	/^	signal alu_out0, alu_out1 : std_logic_vector((2*data_width + compute_byte) - 1 downto 0);$/;"	s	architecture:acc_wrapper.behav
alu_out1	acc_wrapper.vhd	/^	signal alu_out0, alu_out1 : std_logic_vector((2*data_width + compute_byte) - 1 downto 0);$/;"	s	architecture:acc_wrapper.behav
alu_out1	old/acc_wrapper.vhd	/^	signal alu_out0, alu_out1 : std_logic_vector((2*data_width + compute_byte) - 1 downto 0);$/;"	s	architecture:acc_wrapper.behav
alu_valid	ALU.vhd	/^		alu_valid : out std_logic          -- Indication for output to Accumulation Unit$/;"	q	entity:ALU
alu_valid	old/acc_wrapper.vhd	/^			alu_valid : out std_logic          $/;"	q	component:acc_wrapper.behav.ALU
alu_valid0	acc_wrapper.vhd	/^	signal alu_valid0, alu_valid1  : std_logic;$/;"	s	architecture:acc_wrapper.behav
alu_valid0	old/acc_wrapper.vhd	/^	signal alu_valid0, alu_valid1  : std_logic;$/;"	s	architecture:acc_wrapper.behav
alu_valid1	acc_wrapper.vhd	/^	signal alu_valid0, alu_valid1  : std_logic;$/;"	s	architecture:acc_wrapper.behav
alu_valid1	old/acc_wrapper.vhd	/^	signal alu_valid0, alu_valid1  : std_logic;$/;"	s	architecture:acc_wrapper.behav
anonProcess03904179010f	MyAcc_v3_0_M00_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                                        $/;"	Q	architecture:MyAcc_v3_0_M00_AXIS.implementation
anonProcess03904179020f	MyAcc_v3_0_M00_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                                           $/;"	Q	architecture:MyAcc_v3_0_M00_AXIS.implementation
anonProcess03904179030f	MyAcc_v3_0_M00_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                       $/;"	Q	architecture:MyAcc_v3_0_M00_AXIS.implementation
anonProcess03904179040f	MyAcc_v3_0_M00_AXIS.vhd	/^	  process(M_AXIS_ACLK)                                                          $/;"	Q	architecture:MyAcc_v3_0_M00_AXIS.implementation
anonProcess294471bf010f	MyAcc_v3_0_S00_AXIS.vhd	/^	process(S_AXIS_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
anonProcess294471bf020f	MyAcc_v3_0_S00_AXIS.vhd	/^	process(S_AXIS_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
anonProcess294471bf030f	MyAcc_v3_0_S00_AXIS.vhd	/^	  process(S_AXIS_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
anonProcess3c233657010f	MyAccelerator_v2_0_M01_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                                        $/;"	Q	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
anonProcess3c233657020f	MyAccelerator_v2_0_M01_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                                           $/;"	Q	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
anonProcess3c233657030f	MyAccelerator_v2_0_M01_AXIS.vhd	/^	process(M_AXIS_ACLK)                                                       $/;"	Q	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
anonProcess3c233657040f	MyAccelerator_v2_0_M01_AXIS.vhd	/^	  process(M_AXIS_ACLK)                                                          $/;"	Q	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
anonProcess60b7cb42010f	not use/jk_ff.vhd	/^   process (Clock) $/;"	Q	architecture:jk_ff.behav
anonProcess6de7896d010f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d020f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d030f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d040f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d050f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d060f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d070f	MyAcc_v3_0_S01_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d080f	MyAcc_v3_0_S01_AXI.vhd	/^	process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, axi_araddr, S_AXI_ARESETN, slv_reg_rden)$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess6de7896d090f	MyAcc_v3_0_S01_AXI.vhd	/^	process( S_AXI_ACLK ) is$/;"	Q	architecture:MyAcc_v3_0_S01_AXI.arch_imp
anonProcess8e677889010f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889020f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889030f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889040f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889050f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889060f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889070f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (S_AXI_ACLK)$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889080f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, slv_reg4, axi_araddr, S_AXI_ARESETN, slv_reg_r/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcess8e677889090f	MyAccelerator_v2_0_S00_AXI.vhd	/^	process( S_AXI_ACLK ) is$/;"	Q	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
anonProcessb90a9e45010f	SPM.vhd	/^		process (clk)   $/;"	Q	architecture:SPM.Behavioral
arch_imp	MyAcc_v3_0.vhd	/^architecture arch_imp of MyAcc_v3_0 is$/;"	a	entity:MyAcc_v3_0
arch_imp	MyAcc_v3_0_S00_AXIS.vhd	/^architecture arch_imp of MyAcc_v3_0_S00_AXIS is$/;"	a	entity:MyAcc_v3_0_S00_AXIS
arch_imp	MyAcc_v3_0_S01_AXI.vhd	/^architecture arch_imp of MyAcc_v3_0_S01_AXI is$/;"	a	entity:MyAcc_v3_0_S01_AXI
arch_imp	MyAccelerator_v2_0.vhd	/^architecture arch_imp of MyAccelerator_v2_0 is$/;"	a	entity:MyAccelerator_v2_0
arch_imp	MyAccelerator_v2_0_S00_AXI.vhd	/^architecture arch_imp of MyAccelerator_v2_0_S00_AXI is$/;"	a	entity:MyAccelerator_v2_0_S00_AXI
arstn	ACCU.vhd	/^		clk, arstn : in std_logic;$/;"	q	entity:ACCU
arstn	AGU.vhd	/^			arstn : in std_logic;$/;"	q	component:AGU.behav.dff
arstn	AGU.vhd	/^		arstn : in std_logic;$/;"	q	entity:AGU
arstn	acc_wrapper.vhd	/^			arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
arstn	acc_wrapper.vhd	/^			arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
arstn	dff.vhd	/^		arstn : in std_logic;$/;"	q	entity:dff
arstn	main_fsm.vhd	/^		arstn : in std_logic;$/;"	q	entity:main_fsm
arstn	not use/fsm_agu.vhd	/^		arstn : in std_logic;$/;"	q	entity:fsm_agu
arstn	not use/top.vhd	/^			arstn : in std_logic;$/;"	q	component:agu_tb.behav.AGU
arstn	not use/top.vhd	/^	signal arstn : std_logic;$/;"	s	architecture:agu_tb.behav
arstn	old/AGU.vhd	/^		arstn : in std_logic;$/;"	q	entity:AGU
arstn	old/acc_wrapper.vhd	/^			arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.AGU
arstn	old/acc_wrapper.vhd	/^			arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
arstn	old/acc_wrapper.vhd	/^			arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
arstn	old/acc_wrapper.vhd	/^			clk, arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.ACCU
arstn	w_sticker(old).vhd	/^		arstn : in std_logic;$/;"	q	entity:w_sticker
arstn	w_sticker.vhd	/^		arstn : in std_logic;$/;"	q	entity:w_sticker
arstn	wgu.vhd	/^			arstn : in std_logic;$/;"	q	component:wgu.behav.w_sticker
arstn	wgu.vhd	/^		arstn : in std_logic;$/;"	q	entity:wgu
aw_en	MyAcc_v3_0_S01_AXI.vhd	/^	signal aw_en	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
aw_en	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal aw_en	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_araddr	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_araddr	: std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_araddr	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_araddr	: std_logic_vector(addr_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_arready	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_arready	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_arready	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_arready	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_awaddr	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_awaddr	: std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_awaddr	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_awaddr	: std_logic_vector(addr_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_awready	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_awready	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_awready	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_awready	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_bresp	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_bresp	: std_logic_vector(1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_bresp	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_bresp	: std_logic_vector(1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_bvalid	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_bvalid	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_bvalid	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_bvalid	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_rdata	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_rdata	: std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_rdata	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_rdata	: std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_rresp	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_rresp	: std_logic_vector(1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_rresp	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_rresp	: std_logic_vector(1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_rvalid	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_rvalid	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_rvalid	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_rvalid	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axi_wready	MyAcc_v3_0_S01_AXI.vhd	/^	signal axi_wready	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
axi_wready	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal axi_wready	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
axis_tlast	MyAcc_v3_0_M00_AXIS.vhd	/^	signal axis_tlast	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
axis_tlast	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal axis_tlast	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
axis_tlast_delay	MyAcc_v3_0_M00_AXIS.vhd	/^	signal axis_tlast_delay	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
axis_tlast_delay	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal axis_tlast_delay	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
axis_tready	MyAcc_v3_0_S00_AXIS.vhd	/^	signal axis_tready	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
axis_tready	not use/DPU.vhd	/^    signal axis_tready : std_logic;$/;"	s	architecture:DPU.Behavioral
axis_tvalid	MyAcc_v3_0_M00_AXIS.vhd	/^	signal axis_tvalid	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
axis_tvalid	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal axis_tvalid	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
axis_tvalid_delay	MyAcc_v3_0_M00_AXIS.vhd	/^	signal axis_tvalid_delay	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
axis_tvalid_delay	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal axis_tvalid_delay	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
behav	ACCU.vhd	/^architecture behav of ACCU is$/;"	a	entity:ACCU
behav	AGU.vhd	/^architecture behav of AGU is$/;"	a	entity:AGU
behav	acc_wrapper.vhd	/^architecture behav of acc_wrapper is$/;"	a	entity:acc_wrapper
behav	main_fsm.vhd	/^architecture behav of main_fsm is$/;"	a	entity:main_fsm
behav	mux_2_1.vhd	/^architecture behav of mux_2_1 is$/;"	a	entity:mux_2_1
behav	not use/fsm_agu.vhd	/^architecture behav of fsm_agu is$/;"	a	entity:fsm_agu
behav	not use/jk_ff.vhd	/^architecture behav of jk_ff is$/;"	a	entity:jk_ff
behav	not use/top.vhd	/^architecture behav of agu_tb is$/;"	a	entity:agu_tb
behav	old/AGU.vhd	/^architecture behav of AGU is$/;"	a	entity:AGU
behav	old/acc_wrapper.vhd	/^architecture behav of acc_wrapper is$/;"	a	entity:acc_wrapper
behav	w_sticker(old).vhd	/^architecture behav of w_sticker is$/;"	a	entity:w_sticker
behav	w_sticker.vhd	/^architecture behav of w_sticker is$/;"	a	entity:w_sticker
behav	wgu.vhd	/^architecture behav of wgu is$/;"	a	entity:wgu
bit_num	MyAcc_v3_0_M00_AXIS.vhd	/^	constant bit_num : integer := clogb2(depth);                                      $/;"	c	architecture:MyAcc_v3_0_M00_AXIS.implementation
bit_num	MyAcc_v3_0_S00_AXIS.vhd	/^	constant bit_num  : integer := clogb2(NUMBER_OF_INPUT_WORDS-1);$/;"	c	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
bit_num	MyAccelerator_v2_0_M01_AXIS.vhd	/^	constant bit_num : integer := clogb2(depth);                                      $/;"	c	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
bit_width	mux_2_1.vhd	/^		bit_width : natural$/;"	g	entity:mux_2_1
buf_update_proc	not use/DPU.vhd	/^  buf_update_proc : process(S_AXIS_ACLK,S_AXIS_ARESETN, done) $/;"	Q	architecture:DPU.Behavioral
byte_index	MyAcc_v3_0_S00_AXIS.vhd	/^	signal  byte_index : integer;    $/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
byte_index	MyAcc_v3_0_S01_AXI.vhd	/^	signal byte_index	: integer;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
byte_index	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal byte_index	: integer;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
byte_width	not use/top.vhd	/^			byte_width : natural := 8;$/;"	g	component:agu_tb.behav.AGU
byte_width	not use/top.vhd	/^	constant byte_width : natural := 8;$/;"	c	architecture:agu_tb.behav
c_state	main_fsm.vhd	/^	signal c_state, n_state : state_type;$/;"	s	architecture:main_fsm.behav
c_state	not use/fsm_agu.vhd	/^	signal c_state,n_state : state_type;$/;"	s	architecture:fsm_agu.behav
c_state	old/AGU.vhd	/^	signal c_state,n_state : state_type;$/;"	s	architecture:AGU.behav
c_t_f	main_fsm.vhd	/^	signal c_t_f : std_logic;$/;"	s	architecture:main_fsm.behav
clk	ACCU.vhd	/^		  clk : in std_logic;   $/;"	q	component:ACCU.behav.SPM
clk	ACCU.vhd	/^		clk, arstn : in std_logic;$/;"	q	entity:ACCU
clk	AGU.vhd	/^			clk : in std_logic;$/;"	q	component:AGU.behav.dff
clk	AGU.vhd	/^		clk : in std_logic;$/;"	q	entity:AGU
clk	ALU.vhd	/^		clk : in std_logic;$/;"	q	entity:ALU
clk	SPM.vhd	/^      clk : in std_logic;   $/;"	q	entity:SPM
clk	acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
clk	acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
clk	dff.vhd	/^		clk : in std_logic;$/;"	q	entity:dff
clk	main_fsm.vhd	/^		clk : in std_logic;$/;"	q	entity:main_fsm
clk	not use/data_fifo.vhd	/^    clk : in std_logic;$/;"	q	entity:data_fifo
clk	not use/fsm_agu.vhd	/^		clk : in std_logic;$/;"	q	entity:fsm_agu
clk	not use/top.vhd	/^			clk : in std_logic;$/;"	q	component:agu_tb.behav.AGU
clk	not use/top.vhd	/^	signal clk : std_logic := '0';$/;"	s	architecture:agu_tb.behav
clk	old/AGU.vhd	/^			clk : in std_logic;$/;"	q	component:AGU.behav.dff
clk	old/AGU.vhd	/^		clk : in std_logic;$/;"	q	entity:AGU
clk	old/acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.AGU
clk	old/acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.ALU
clk	old/acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
clk	old/acc_wrapper.vhd	/^			clk : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
clk	old/acc_wrapper.vhd	/^			clk, arstn : in std_logic;$/;"	q	component:acc_wrapper.behav.ACCU
clk	old/dff.vhd	/^		clk : in std_logic;$/;"	q	entity:dff
clk	w_sticker(old).vhd	/^		clk : in std_logic;$/;"	q	entity:w_sticker
clk	w_sticker.vhd	/^		clk : in std_logic;$/;"	q	entity:w_sticker
clk	wgu.vhd	/^			clk : in std_logic;$/;"	q	component:wgu.behav.w_sticker
clk	wgu.vhd	/^		  clk : in std_logic;   $/;"	q	component:wgu.behav.SPM
clk	wgu.vhd	/^		clk : in std_logic;$/;"	q	entity:wgu
clk_gen	not use/dlau_pkg.vhd	/^	procedure clk_gen(signal clk : inout std_logic) is$/;"	p	package:general_pkg
clogb2	MyAcc_v3_0_M00_AXIS.vhd	/^	function clogb2 (bit_depth : integer) return integer is                  $/;"	f	architecture:MyAcc_v3_0_M00_AXIS.implementation
clogb2	MyAcc_v3_0_S00_AXIS.vhd	/^	function clogb2 (bit_depth : integer) return integer is $/;"	f	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
clogb2	MyAccelerator_v2_0_M01_AXIS.vhd	/^	function clogb2 (bit_depth : integer) return integer is                  $/;"	f	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
col	ACCU.vhd	/^	signal row,col, input_count : integer range 0 to 255;$/;"	s	architecture:ACCU.behav
col	w_sticker(old).vhd	/^	signal row, col : integer range 0 to 255; $/;"	s	architecture:w_sticker.behav
col	w_sticker.vhd	/^	signal row, col : integer range 0 to 255; $/;"	s	architecture:w_sticker.behav
col_c	old/AGU.vhd	/^		row_c, col_c : out std_logic_vector(rowcol_width-1 downto 0)$/;"	q	entity:AGU
col_c	old/acc_wrapper.vhd	/^			row_c, col_c : in std_logic_vector(rowcol_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
col_c	old/acc_wrapper.vhd	/^			row_c, col_c : out std_logic_vector(rowcol_width-1 downto 0)$/;"	q	component:acc_wrapper.behav.AGU
col_c	old/acc_wrapper.vhd	/^	signal row_c, col_c : std_logic_vector(rowcol_width-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
col_count	old/AGU.vhd	/^	signal prep_count, col_count, row_count : integer range 0 to 65535;$/;"	s	architecture:AGU.behav
comp_done	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
comp_en	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
compute_byte	ACCU.vhd	/^		compute_byte : natural$/;"	g	entity:ACCU
compute_byte	AGU.vhd	/^		compute_byte : natural; 			-- number of byte send to output PU maximum support by 5x5 $/;"	g	entity:AGU
compute_byte	ALU.vhd	/^		compute_byte : natural$/;"	g	entity:ALU
compute_byte	acc_wrapper.vhd	/^			compute_byte : natural; 			-- number of byte send to output PU maximum support by 5x5 $/;"	g	component:acc_wrapper.behav.main_fsm
compute_byte	acc_wrapper.vhd	/^			compute_byte : natural; 		$/;"	g	component:acc_wrapper.behav.wgu
compute_byte	acc_wrapper.vhd	/^		compute_byte : natural := 25;$/;"	g	entity:acc_wrapper
compute_byte	main_fsm.vhd	/^		compute_byte : natural; 			-- number of byte send to output PU maximum support by 5x5 $/;"	g	entity:main_fsm
compute_byte	not use/top.vhd	/^			compute_byte : natural := 25 	-- number of byte send to output PU maximum support by 5x5 $/;"	g	component:agu_tb.behav.AGU
compute_byte	not use/top.vhd	/^	constant compute_byte : natural := 25;$/;"	c	architecture:agu_tb.behav
compute_byte	old/AGU.vhd	/^		compute_byte : natural; 			-- number of byte send to output PU maximum support by 5x5 $/;"	g	entity:AGU
compute_byte	old/acc_wrapper.vhd	/^			compute_byte : natural$/;"	g	component:acc_wrapper.behav.ACCU
compute_byte	old/acc_wrapper.vhd	/^			compute_byte : natural$/;"	g	component:acc_wrapper.behav.ALU
compute_byte	old/acc_wrapper.vhd	/^			compute_byte : natural; $/;"	g	component:acc_wrapper.behav.AGU
compute_byte	old/acc_wrapper.vhd	/^			compute_byte : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
compute_byte	old/acc_wrapper.vhd	/^			compute_byte : natural;$/;"	g	component:acc_wrapper.behav.wgu
compute_byte	old/acc_wrapper.vhd	/^		compute_byte : natural := 25;$/;"	g	entity:acc_wrapper
compute_byte	w_sticker(old).vhd	/^		compute_byte : natural;$/;"	g	entity:w_sticker
compute_byte	w_sticker.vhd	/^		compute_byte : natural;$/;"	g	entity:w_sticker
compute_byte	wgu.vhd	/^			compute_byte : natural;$/;"	g	component:wgu.behav.w_sticker
compute_byte	wgu.vhd	/^		compute_byte : natural; 		$/;"	g	entity:wgu
compute_c_en	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
compute_done	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
compute_done	old/AGU.vhd	/^		compute_done : out std_logic;$/;"	q	entity:AGU
compute_done	old/acc_wrapper.vhd	/^			compute_done : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
compute_done	old/acc_wrapper.vhd	/^			compute_done : out std_logic;$/;"	q	component:acc_wrapper.behav.AGU
compute_done	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
compute_en	ALU.vhd	/^		compute_en : in std_logic;$/;"	q	entity:ALU
compute_en	old/acc_wrapper.vhd	/^			compute_en : in std_logic;$/;"	q	component:acc_wrapper.behav.ALU
compute_en	old/acc_wrapper.vhd	/^			compute_en : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
compute_en	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
compute_en_test	old/acc_wrapper.vhd	/^		done_test, compute_en_test, agu_valid_test , input_mux_test, main_en_test : out std_logic;$/;"	q	entity:acc_wrapper
compute_proc	ALU.vhd	/^	compute_proc : process(clk)$/;"	Q	architecture:ALU.Behavioral
count	MyAcc_v3_0_M00_AXIS.vhd	/^	 	variable count  : integer := 1;                                       $/;"	v	function:MyAcc_v3_0_M00_AXIS.implementation.clogb2
count	MyAcc_v3_0_M00_AXIS.vhd	/^	signal count	: std_logic_vector(WAIT_COUNT_BITS-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
count	MyAccelerator_v2_0_M01_AXIS.vhd	/^	 	variable count  : integer := 1;                                       $/;"	v	function:MyAccelerator_v2_0_M01_AXIS.implementation.clogb2
count	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal count	: std_logic_vector(WAIT_COUNT_BITS-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
count_en	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
counter	not use/dlau_pkg.vhd	/^	procedure counter(signal c_inst : inout integer;$/;"	p	package:general_pkg
current_state	not use/DPU.vhd	/^    signal current_state, next_state : state_type;$/;"	s	architecture:DPU.Behavioral
d	AGU.vhd	/^			d : in std_logic_vector(input_width-1 downto 0);$/;"	q	component:AGU.behav.dff
d	dff.vhd	/^		d : in std_logic_vector(input_width-1 downto 0);$/;"	q	entity:dff
d	old/AGU.vhd	/^			d : in std_logic_vector(input_width-1 downto 0);$/;"	q	component:AGU.behav.dff
d	old/dff.vhd	/^		d : in std_logic_vector(input_width-1 downto 0);$/;"	q	entity:dff
d_in	acc_wrapper.vhd	/^			d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
d_in	old/acc_wrapper.vhd	/^			d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
d_in	w_sticker(old).vhd	/^		d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	entity:w_sticker
d_in	w_sticker.vhd	/^		d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	entity:w_sticker
d_in	wgu.vhd	/^			d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	component:wgu.behav.w_sticker
d_in	wgu.vhd	/^		d_in : in std_logic_vector(input_width-1 downto 0);$/;"	q	entity:wgu
d_out	w_sticker(old).vhd	/^		d_out : out std_logic_vector((compute_byte*input_width)-1 downto 0)$/;"	q	entity:w_sticker
d_out	w_sticker.vhd	/^		d_out : out std_logic_vector((compute_byte*input_width)-1 downto 0)$/;"	q	entity:w_sticker
d_out	wgu.vhd	/^			d_out : out std_logic_vector((compute_byte*input_width)-1 downto 0)$/;"	q	component:wgu.behav.w_sticker
data_array	AGU.vhd	/^	type data_array is array((input_size*kernel_size) - 1 downto 0) of std_logic_vector(data_width-/;"	t	architecture:AGU.behav
data_array	old/AGU.vhd	/^	type data_array is array((input_size*kernel_size) - 1 downto 0) of std_logic_vector(data_width-/;"	t	architecture:AGU.behav
data_fifo	not use/data_fifo.vhd	/^entity data_fifo is$/;"	e
data_valid	w_sticker(old).vhd	/^	signal data_valid : std_logic;$/;"	s	architecture:w_sticker.behav
data_valid	w_sticker.vhd	/^	signal data_valid : std_logic;$/;"	s	architecture:w_sticker.behav
data_width	AGU.vhd	/^		data_width : natural;$/;"	g	entity:AGU
data_width	MyAccelerator_v2_0_S00_AXI.vhd	/^		data_width	: natural;	$/;"	g	entity:MyAccelerator_v2_0_S00_AXI
data_width	acc_wrapper.vhd	/^			data_width	: natural;$/;"	g	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
data_width	acc_wrapper.vhd	/^			data_width : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
data_width	acc_wrapper.vhd	/^		data_width : natural := 32;$/;"	g	entity:acc_wrapper
data_width	main_fsm.vhd	/^		data_width : natural;$/;"	g	entity:main_fsm
data_width	old/AGU.vhd	/^		data_width : natural;$/;"	g	entity:AGU
data_width	old/acc_wrapper.vhd	/^			data_width : natural;$/;"	g	component:acc_wrapper.behav.AGU
data_width	old/acc_wrapper.vhd	/^			data_width : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
data_width	old/acc_wrapper.vhd	/^		data_width : natural := 32;$/;"	g	entity:acc_wrapper
depth	MyAcc_v3_0_M00_AXIS.vhd	/^	 	variable depth  : integer := bit_depth;                               $/;"	v	function:MyAcc_v3_0_M00_AXIS.implementation.clogb2
depth	MyAcc_v3_0_M00_AXIS.vhd	/^	constant depth : integer := NUMBER_OF_OUTPUT_WORDS;                               $/;"	c	architecture:MyAcc_v3_0_M00_AXIS.implementation
depth	MyAcc_v3_0_S00_AXIS.vhd	/^	variable depth  : integer := bit_depth;$/;"	v	function:MyAcc_v3_0_S00_AXIS.arch_imp.clogb2
depth	MyAccelerator_v2_0_M01_AXIS.vhd	/^	 	variable depth  : integer := bit_depth;                               $/;"	v	function:MyAccelerator_v2_0_M01_AXIS.implementation.clogb2
depth	MyAccelerator_v2_0_M01_AXIS.vhd	/^	constant depth : integer := NUMBER_OF_OUTPUT_WORDS;                               $/;"	c	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
dff	dff.vhd	/^entity dff is$/;"	e
dff	old/dff.vhd	/^entity dff is$/;"	e
di	ACCU.vhd	/^		  di  : in std_logic_vector(INPUT_WIDTH-1 downto 0);   $/;"	q	component:ACCU.behav.SPM
di	SPM.vhd	/^      di  : in std_logic_vector(INPUT_WIDTH-1 downto 0);   $/;"	q	entity:SPM
di	wgu.vhd	/^		  di  : in std_logic_vector(INPUT_WIDTH-1 downto 0);   $/;"	q	component:wgu.behav.SPM
din0	ACCU.vhd	/^		din0, din1 : in std_logic_vector((2*input_width + compute_byte) - 1 downto 0);$/;"	q	entity:ACCU
din0	old/acc_wrapper.vhd	/^			din0, din1 : in std_logic_vector((2*input_width + compute_byte) - 1 downto 0);$/;"	q	component:acc_wrapper.behav.ACCU
din1	ACCU.vhd	/^		din0, din1 : in std_logic_vector((2*input_width + compute_byte) - 1 downto 0);$/;"	q	entity:ACCU
din1	old/acc_wrapper.vhd	/^			din0, din1 : in std_logic_vector((2*input_width + compute_byte) - 1 downto 0);$/;"	q	component:acc_wrapper.behav.ACCU
do	ACCU.vhd	/^		  do  : out std_logic_vector(INPUT_WIDTH-1 downto 0)$/;"	q	component:ACCU.behav.SPM
do	SPM.vhd	/^      do  : out std_logic_vector(INPUT_WIDTH-1 downto 0)$/;"	q	entity:SPM
do	wgu.vhd	/^		  do  : out std_logic_vector(INPUT_WIDTH-1 downto 0)$/;"	q	component:wgu.behav.SPM
done	MyAccelerator_v2_0_S00_AXI.vhd	/^		done : in std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
done	acc_wrapper.vhd	/^		done : in std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
done	not use/DPU.vhd	/^    signal done : std_logic;$/;"	s	architecture:DPU.Behavioral
done	old/acc_wrapper.vhd	/^			done : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
done_s	acc_wrapper.vhd	/^	signal done_s : std_logic;$/;"	s	architecture:acc_wrapper.behav
done_test	old/acc_wrapper.vhd	/^		done_test, compute_en_test, agu_valid_test , input_mux_test, main_en_test : out std_logic;$/;"	q	entity:acc_wrapper
empty	not use/data_fifo.vhd	/^    empty : out std_logic;$/;"	q	entity:data_fifo
empty_i	not use/data_fifo.vhd	/^  signal empty_i : std_logic;$/;"	s	architecture:data_fifo.rtl
empty_next	not use/data_fifo.vhd	/^    empty_next : out std_logic;$/;"	q	entity:data_fifo
en	AGU.vhd	/^			en : in std_logic;$/;"	q	component:AGU.behav.dff
en	dff.vhd	/^		en : in std_logic;$/;"	q	entity:dff
en	not use/fsm_agu.vhd	/^		en : in std_logic;$/;"	q	entity:fsm_agu
en	old/AGU.vhd	/^			en : in std_logic;$/;"	q	component:AGU.behav.dff
en	old/dff.vhd	/^		en : in std_logic;$/;"	q	entity:dff
en0	ACCU.vhd	/^		en0, en1 : in std_logic;$/;"	q	entity:ACCU
en0	old/acc_wrapper.vhd	/^			en0, en1 : in std_logic;$/;"	q	component:acc_wrapper.behav.ACCU
en1	ACCU.vhd	/^		en0, en1 : in std_logic;$/;"	q	entity:ACCU
en1	old/acc_wrapper.vhd	/^			en0, en1 : in std_logic;$/;"	q	component:acc_wrapper.behav.ACCU
eor	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
fifo_full_flag	MyAcc_v3_0_S00_AXIS.vhd	/^	signal fifo_full_flag : std_logic;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
fifo_wren	MyAcc_v3_0_S00_AXIS.vhd	/^	signal fifo_wren : std_logic;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
fill_count	not use/data_fifo.vhd	/^    fill_count : out integer range RAM_DEPTH - 1 downto 0$/;"	q	entity:data_fifo
fill_count_i	not use/data_fifo.vhd	/^  signal fill_count_i : integer range RAM_DEPTH - 1 downto 0;$/;"	s	architecture:data_fifo.rtl
flatten	w_sticker(old).vhd	/^	function flatten (x : temp_array)$/;"	f	architecture:w_sticker.behav
flatten	w_sticker.vhd	/^	function flatten (x : temp_array)$/;"	f	architecture:w_sticker.behav
fsm_agu	not use/fsm_agu.vhd	/^entity fsm_agu is$/;"	e
fsm_state_test	old/acc_wrapper.vhd	/^			fsm_state_test : out std_logic_vector(2 downto 0)$/;"	q	component:acc_wrapper.behav.main_fsm
fsm_state_test	old/acc_wrapper.vhd	/^		fsm_state_test : out std_logic_vector(2 downto 0) $/;"	q	entity:acc_wrapper
full	not use/data_fifo.vhd	/^    full : out std_logic;$/;"	q	entity:data_fifo
full_i	not use/data_fifo.vhd	/^  signal full_i : std_logic;$/;"	s	architecture:data_fifo.rtl
full_next	not use/data_fifo.vhd	/^    full_next : out std_logic;$/;"	q	entity:data_fifo
general_pkg	not use/dlau_pkg.vhd	/^package body general_pkg is$/;"	P
general_pkg	not use/dlau_pkg.vhd	/^package general_pkg is $/;"	P
head	not use/data_fifo.vhd	/^  signal head : index_type;$/;"	s	architecture:data_fifo.rtl
hw_acc_en	MyAccelerator_v2_0_S00_AXI.vhd	/^		hw_acc_en : out std_logic;$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
hw_acc_en	acc_wrapper.vhd	/^			hw_acc_en : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
hw_acc_en	acc_wrapper.vhd	/^		hw_acc_en : out std_logic;$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
hw_acc_en	main_fsm.vhd	/^		hw_acc_en : in std_logic;$/;"	q	entity:main_fsm
hw_acc_en_s	acc_wrapper.vhd	/^	signal hw_acc_en_s : std_logic;$/;"	s	architecture:acc_wrapper.behav
hw_acc_en_test	acc_wrapper.vhd	/^		hw_acc_en_test : out std_logic$/;"	q	entity:acc_wrapper
image_height	not use/fsm_agu.vhd	/^		image_height : integer;$/;"	g	entity:fsm_agu
image_size	not use/top.vhd	/^			image_size : integer ;$/;"	g	component:agu_tb.behav.AGU
image_size	not use/top.vhd	/^	constant image_size : natural := 12;$/;"	c	architecture:agu_tb.behav
image_width	not use/fsm_agu.vhd	/^		image_width : integer ;$/;"	g	entity:fsm_agu
implementation	MyAcc_v3_0_M00_AXIS.vhd	/^architecture implementation of MyAcc_v3_0_M00_AXIS is$/;"	a	entity:MyAcc_v3_0_M00_AXIS
implementation	MyAccelerator_v2_0_M01_AXIS.vhd	/^architecture implementation of MyAccelerator_v2_0_M01_AXIS is$/;"	a	entity:MyAccelerator_v2_0_M01_AXIS
in_array	not use/top.vhd	/^	type in_array is array(compute_byte-1 downto 0) of std_logic_vector(byte_width-1 downto 0);$/;"	t	architecture:agu_tb.behav
in_valid	w_sticker(old).vhd	/^		in_valid : in std_logic;$/;"	q	entity:w_sticker
in_valid	w_sticker.vhd	/^		in_valid : in std_logic;$/;"	q	entity:w_sticker
in_valid	wgu.vhd	/^			in_valid : in std_logic;$/;"	q	component:wgu.behav.w_sticker
incr	not use/data_fifo.vhd	/^  procedure incr(signal index : inout index_type) is$/;"	p	architecture:data_fifo.rtl
index_counter	ACCU.vhd	/^	index_counter: $/;"	Q	architecture:ACCU.behav
index_incr	not use/DPU.vhd	/^  index_incr : process (S_AXIS_ACLK,S_AXIS_ARESETN)$/;"	Q	architecture:DPU.Behavioral
index_type	not use/data_fifo.vhd	/^  subtype index_type is integer range ram_type'range;$/;"	T	architecture:data_fifo.rtl
input	not use/relu.vhd	/^		input : std_logic_vector((weight_width + data_width + compute_byte) - 1 downto 0);$/;"	q	entity:relu
input_count	ACCU.vhd	/^	signal row,col, input_count : integer range 0 to 255;$/;"	s	architecture:ACCU.behav
input_count	main_fsm.vhd	/^	signal x_row, x_col, x_prep_c, input_count : integer range 0 to 255;$/;"	s	architecture:main_fsm.behav
input_decode	ACCU.vhd	/^	input_decode:$/;"	Q	architecture:ACCU.behav
input_depth	ACCU.vhd	/^		input_depth : natural;$/;"	g	entity:ACCU
input_depth	MyAccelerator_v2_0_S00_AXI.vhd	/^		input_depth : out unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
input_depth	acc_wrapper.vhd	/^			input_depth : in unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
input_depth	acc_wrapper.vhd	/^		input_depth : out unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
input_depth	main_fsm.vhd	/^		input_depth : in unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:main_fsm
input_depth	old/acc_wrapper.vhd	/^			input_depth : natural;$/;"	g	component:acc_wrapper.behav.ACCU
input_depth	old/acc_wrapper.vhd	/^		input_depth : natural := 1; 					-- Need todo sth with this param$/;"	g	entity:acc_wrapper
input_depth_s	acc_wrapper.vhd	/^    signal input_depth_s 		: unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);	$/;"	s	architecture:acc_wrapper.behav
input_depth_test	acc_wrapper.vhd	/^		input_depth_test 		: out unsigned(INPUT_DEPTH_BIT_WIDTH-1 downto 0);	$/;"	q	entity:acc_wrapper
input_mux	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
input_mux	old/acc_wrapper.vhd	/^			input_mux : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
input_mux	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
input_mux_test	old/acc_wrapper.vhd	/^		done_test, compute_en_test, agu_valid_test , input_mux_test, main_en_test : out std_logic;$/;"	q	entity:acc_wrapper
input_size	ACCU.vhd	/^		input_size : natural;$/;"	g	entity:ACCU
input_size	AGU.vhd	/^		input_size : natural;$/;"	g	entity:AGU
input_size	ALU.vhd	/^		input_size : natural;$/;"	g	entity:ALU
input_size	MyAccelerator_v2_0_S00_AXI.vhd	/^		input_size : out unsigned(INPUT_SIZE_BIT_WIDTH -1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
input_size	acc_wrapper.vhd	/^			input_size : in unsigned(INPUT_SIZE_BIT_WIDTH -1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
input_size	acc_wrapper.vhd	/^		input_size : out unsigned(INPUT_SIZE_BIT_WIDTH -1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
input_size	main_fsm.vhd	/^		input_size : in unsigned(INPUT_SIZE_BIT_WIDTH -1 downto 0);$/;"	q	entity:main_fsm
input_size	old/AGU.vhd	/^		input_size : natural;$/;"	g	entity:AGU
input_size	old/acc_wrapper.vhd	/^			input_size : natural;$/;"	g	component:acc_wrapper.behav.ACCU
input_size	old/acc_wrapper.vhd	/^			input_size : natural;$/;"	g	component:acc_wrapper.behav.AGU
input_size	old/acc_wrapper.vhd	/^			input_size : natural;$/;"	g	component:acc_wrapper.behav.ALU
input_size	old/acc_wrapper.vhd	/^			input_size : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
input_size	old/acc_wrapper.vhd	/^		input_size : natural := 28;$/;"	g	entity:acc_wrapper
input_size_s	acc_wrapper.vhd	/^	signal input_size_s 		: unsigned(INPUT_SIZE_BIT_WIDTH-1 downto 0);		$/;"	s	architecture:acc_wrapper.behav
input_size_test	acc_wrapper.vhd	/^		input_size_test 		: out unsigned(INPUT_SIZE_BIT_WIDTH-1 downto 0);		$/;"	q	entity:acc_wrapper
input_temp	not use/DPU.vhd	/^    signal input_temp, input_temp1 : unsigned(DPU_DO'range) ;$/;"	s	architecture:DPU.Behavioral
input_temp1	not use/DPU.vhd	/^    signal input_temp, input_temp1 : unsigned(DPU_DO'range) ;$/;"	s	architecture:DPU.Behavioral
input_width	ACCU.vhd	/^		input_width : natural;$/;"	g	entity:ACCU
input_width	AGU.vhd	/^			input_width : integer$/;"	g	component:AGU.behav.dff
input_width	ALU.vhd	/^		input_width : natural;$/;"	g	entity:ALU
input_width	acc_wrapper.vhd	/^			input_width : natural;			-- Number of bit for input data (default = 32)$/;"	g	component:acc_wrapper.behav.wgu
input_width	dff.vhd	/^		input_width : natural $/;"	g	entity:dff
input_width	old/AGU.vhd	/^			input_width : integer$/;"	g	component:AGU.behav.dff
input_width	old/acc_wrapper.vhd	/^			input_width : natural;			$/;"	g	component:acc_wrapper.behav.wgu
input_width	old/acc_wrapper.vhd	/^			input_width : natural;$/;"	g	component:acc_wrapper.behav.ACCU
input_width	old/acc_wrapper.vhd	/^			input_width : natural;$/;"	g	component:acc_wrapper.behav.ALU
input_width	old/dff.vhd	/^		input_width : natural $/;"	g	entity:dff
input_width	w_sticker(old).vhd	/^		input_width : natural;$/;"	g	entity:w_sticker
input_width	w_sticker.vhd	/^		input_width : natural;$/;"	g	entity:w_sticker
input_width	wgu.vhd	/^			input_width : natural;$/;"	g	component:wgu.behav.w_sticker
input_width	wgu.vhd	/^		input_width : natural;			-- Number of bit for input data (default = 32)$/;"	g	entity:wgu
jk_ff	not use/jk_ff.vhd	/^entity jk_ff is$/;"	e
kernel_depth	ACCU.vhd	/^		kernel_depth : natural;$/;"	g	entity:ACCU
kernel_depth	MyAccelerator_v2_0_S00_AXI.vhd	/^		kernel_depth : out unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
kernel_depth	acc_wrapper.vhd	/^			kernel_depth : in unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
kernel_depth	acc_wrapper.vhd	/^			kernel_depth : in unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
kernel_depth	acc_wrapper.vhd	/^		kernel_depth : out unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
kernel_depth	main_fsm.vhd	/^		kernel_depth : in unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:main_fsm
kernel_depth	old/acc_wrapper.vhd	/^			kernel_depth : natural;	$/;"	g	component:acc_wrapper.behav.wgu
kernel_depth	old/acc_wrapper.vhd	/^			kernel_depth : natural;$/;"	g	component:acc_wrapper.behav.ACCU
kernel_depth	old/acc_wrapper.vhd	/^			kernel_depth : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
kernel_depth	old/acc_wrapper.vhd	/^		kernel_depth : natural := 16;$/;"	g	entity:acc_wrapper
kernel_depth	wgu.vhd	/^		kernel_depth : in unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:wgu
kernel_depth_s	acc_wrapper.vhd	/^	signal kernel_depth_s		: unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
kernel_depth_test	acc_wrapper.vhd	/^		kernel_depth_test		: out unsigned(KERNEL_DEPTH_BIT_WIDTH-1 downto 0);$/;"	q	entity:acc_wrapper
kernel_size	ACCU.vhd	/^		kernel_size : natural;$/;"	g	entity:ACCU
kernel_size	AGU.vhd	/^		kernel_size : natural;             $/;"	g	entity:AGU
kernel_size	MyAccelerator_v2_0_S00_AXI.vhd	/^		kernel_size : out unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
kernel_size	acc_wrapper.vhd	/^			kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0); $/;"	q	component:acc_wrapper.behav.wgu
kernel_size	acc_wrapper.vhd	/^			kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
kernel_size	acc_wrapper.vhd	/^		kernel_size : out unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
kernel_size	main_fsm.vhd	/^		kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	q	entity:main_fsm
kernel_size	not use/fsm_agu.vhd	/^		kernel_size : integer ;             $/;"	g	entity:fsm_agu
kernel_size	not use/top.vhd	/^			kernel_size : integer ;             $/;"	g	component:agu_tb.behav.AGU
kernel_size	not use/top.vhd	/^	constant kernel_size : natural := 5;$/;"	c	architecture:agu_tb.behav
kernel_size	old/AGU.vhd	/^		kernel_size : natural;             $/;"	g	entity:AGU
kernel_size	old/acc_wrapper.vhd	/^			kernel_size : natural;		$/;"	g	component:acc_wrapper.behav.wgu
kernel_size	old/acc_wrapper.vhd	/^			kernel_size : natural;             $/;"	g	component:acc_wrapper.behav.AGU
kernel_size	old/acc_wrapper.vhd	/^			kernel_size : natural;             $/;"	g	component:acc_wrapper.behav.main_fsm
kernel_size	old/acc_wrapper.vhd	/^			kernel_size : natural;$/;"	g	component:acc_wrapper.behav.ACCU
kernel_size	old/acc_wrapper.vhd	/^		kernel_size : natural := 3;             $/;"	g	entity:acc_wrapper
kernel_size	w_sticker(old).vhd	/^		kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0); $/;"	q	entity:w_sticker
kernel_size	w_sticker.vhd	/^		kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0); $/;"	q	entity:w_sticker
kernel_size	wgu.vhd	/^			kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0); $/;"	q	component:wgu.behav.w_sticker
kernel_size	wgu.vhd	/^		kernel_size : in unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0); $/;"	q	entity:wgu
kernel_size_s	acc_wrapper.vhd	/^    signal kernel_size_s 		: unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
kernel_size_test	acc_wrapper.vhd	/^		kernel_size_test 		: out unsigned(KERNEL_SIZE_BIT_WIDTH-1 downto 0);$/;"	q	entity:acc_wrapper
last_input	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
loc_addr	MyAcc_v3_0_S01_AXI.vhd	/^	variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0); $/;"	v	process:MyAcc_v3_0_S01_AXI.arch_imp.anonProcess6de7896d040f
loc_addr	MyAcc_v3_0_S01_AXI.vhd	/^	variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);$/;"	v	process:MyAcc_v3_0_S01_AXI.arch_imp.anonProcess6de7896d080f
loc_addr	MyAccelerator_v2_0_S00_AXI.vhd	/^		variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0); $/;"	v	process:MyAccelerator_v2_0_S00_AXI.arch_imp.anonProcess8e677889040f
loc_addr	MyAccelerator_v2_0_S00_AXI.vhd	/^	variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);$/;"	v	process:MyAccelerator_v2_0_S00_AXI.arch_imp.anonProcess8e677889080f
m00_axis_aclk	MyAcc_v3_0.vhd	/^		m00_axis_aclk	: in std_logic;$/;"	q	entity:MyAcc_v3_0
m00_axis_aresetn	MyAcc_v3_0.vhd	/^		m00_axis_aresetn	: in std_logic;$/;"	q	entity:MyAcc_v3_0
m00_axis_tdata	MyAcc_v3_0.vhd	/^		m00_axis_tdata	: out std_logic_vector(C_M00_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
m00_axis_tlast	MyAcc_v3_0.vhd	/^		m00_axis_tlast	: out std_logic;$/;"	q	entity:MyAcc_v3_0
m00_axis_tready	MyAcc_v3_0.vhd	/^		m00_axis_tready	: in std_logic$/;"	q	entity:MyAcc_v3_0
m00_axis_tstrb	MyAcc_v3_0.vhd	/^		m00_axis_tstrb	: out std_logic_vector((C_M00_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0
m00_axis_tvalid	MyAcc_v3_0.vhd	/^		m00_axis_tvalid	: out std_logic;$/;"	q	entity:MyAcc_v3_0
m01_axis_aclk	MyAccelerator_v2_0.vhd	/^		m01_axis_aclk	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
m01_axis_aclk	acc_wrapper.vhd	/^		m01_axis_aclk	: in std_logic;$/;"	q	entity:acc_wrapper
m01_axis_aresetn	MyAccelerator_v2_0.vhd	/^		m01_axis_aresetn	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
m01_axis_aresetn	acc_wrapper.vhd	/^		m01_axis_aresetn	: in std_logic;$/;"	q	entity:acc_wrapper
m01_axis_tdata	MyAccelerator_v2_0.vhd	/^		m01_axis_tdata	: out std_logic_vector(C_M01_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
m01_axis_tdata	acc_wrapper.vhd	/^		m01_axis_tdata	: out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
m01_axis_tlast	MyAccelerator_v2_0.vhd	/^		m01_axis_tlast	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
m01_axis_tlast	acc_wrapper.vhd	/^		m01_axis_tlast	: out std_logic;$/;"	q	entity:acc_wrapper
m01_axis_tready	MyAccelerator_v2_0.vhd	/^		m01_axis_tready	: in std_logic$/;"	q	entity:MyAccelerator_v2_0
m01_axis_tready	acc_wrapper.vhd	/^		m01_axis_tready	: in std_logic;$/;"	q	entity:acc_wrapper
m01_axis_tstrb	MyAccelerator_v2_0.vhd	/^		m01_axis_tstrb	: out std_logic_vector((C_M01_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
m01_axis_tstrb	acc_wrapper.vhd	/^		m01_axis_tstrb	: out std_logic_vector((data_width\/8)-1 downto 0);$/;"	q	entity:acc_wrapper
m01_axis_tvalid	MyAccelerator_v2_0.vhd	/^		m01_axis_tvalid	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
m01_axis_tvalid	acc_wrapper.vhd	/^		m01_axis_tvalid	: out std_logic;$/;"	q	entity:acc_wrapper
main	dff.vhd	/^	main : process (clk, arstn) $/;"	Q	architecture:dff.str
main	old/dff.vhd	/^	main : process (clk) $/;"	Q	architecture:dff.str
main_counter_en	old/AGU.vhd	/^	signal main_counter_en : std_logic;$/;"	s	architecture:AGU.behav
main_en	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
main_en	old/AGU.vhd	/^		main_en : in std_logic;$/;"	q	entity:AGU
main_en	old/acc_wrapper.vhd	/^			main_en : in std_logic;$/;"	q	component:acc_wrapper.behav.AGU
main_en	old/acc_wrapper.vhd	/^			main_en : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
main_en	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
main_en_test	old/acc_wrapper.vhd	/^		done_test, compute_en_test, agu_valid_test , input_mux_test, main_en_test : out std_logic;$/;"	q	entity:acc_wrapper
main_fsm	main_fsm.vhd	/^entity main_fsm	is$/;"	e
max_pos	not use/dlau_pkg.vhd	/^							  variable max_pos : integer;$/;"	v	procedure:general_pkg.rotate_left
max_stored_row	not use/fsm_agu.vhd	/^		max_stored_row : natural := 8;$/;"	g	entity:fsm_agu
mem_addr	wgu.vhd	/^	signal mem_addr : std_logic_vector(addr_width-1 downto 0);$/;"	s	architecture:wgu.behav
mst_exec_state	MyAcc_v3_0_M00_AXIS.vhd	/^	signal  mst_exec_state : state;                                                   $/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
mst_exec_state	MyAcc_v3_0_S00_AXIS.vhd	/^	signal  mst_exec_state : state;  $/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
mst_exec_state	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal  mst_exec_state : state;                                                   $/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
mux_2_1	mux_2_1.vhd	/^entity mux_2_1 is$/;"	e
mux_in0	mux_2_1.vhd	/^		mux_in0 : in std_logic_vector(bit_width-1 downto 0);$/;"	q	entity:mux_2_1
mux_in1	mux_2_1.vhd	/^		mux_in1 : in std_logic_vector(bit_width-1 downto 0);$/;"	q	entity:mux_2_1
mux_out	mux_2_1.vhd	/^		mux_out : in std_logic_vector(bit_width-1 downto 0);$/;"	q	entity:mux_2_1
mux_sel	acc_wrapper.vhd	/^			mux_sel : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
mux_sel	acc_wrapper.vhd	/^	signal mux_sel : std_logic;$/;"	s	architecture:acc_wrapper.behav
mux_sel	main_fsm.vhd	/^		mux_sel : out std_logic;$/;"	q	entity:main_fsm
mux_sel	mux_2_1.vhd	/^		mux_sel : in std_logic$/;"	q	entity:mux_2_1
mux_sel	old/acc_wrapper.vhd	/^	signal mux_sel : std_logic;$/;"	s	architecture:acc_wrapper.behav
n_state	main_fsm.vhd	/^	signal c_state, n_state : state_type;$/;"	s	architecture:main_fsm.behav
n_state	not use/fsm_agu.vhd	/^	signal c_state,n_state : state_type;$/;"	s	architecture:fsm_agu.behav
n_state	old/AGU.vhd	/^	signal c_state,n_state : state_type;$/;"	s	architecture:AGU.behav
next_state	not use/DPU.vhd	/^    signal current_state, next_state : state_type;$/;"	s	architecture:DPU.Behavioral
next_state_decode	not use/DPU.vhd	/^  next_state_decode : process(current_state,S_AXIS_TVALID,done, S_AXIS_TLAST)$/;"	Q	architecture:DPU.Behavioral
o_a	w_sticker(old).vhd	/^	signal o_a : temp_array;$/;"	s	architecture:w_sticker.behav
o_a	w_sticker.vhd	/^	signal o_a : temp_array;$/;"	s	architecture:w_sticker.behav
o_c	ACCU.vhd	/^		variable o_r,o_c : integer range 0 to 255;$/;"	v	process:ACCU.behav.output_gen
o_r	ACCU.vhd	/^		variable o_r,o_c : integer range 0 to 255;$/;"	v	process:ACCU.behav.output_gen
old0	ACCU.vhd	/^	signal old0, old1, out0, out1 : signed(din0'range);$/;"	s	architecture:ACCU.behav
old1	ACCU.vhd	/^	signal old0, old1, out0, out1 : signed(din0'range);$/;"	s	architecture:ACCU.behav
out0	ACCU.vhd	/^	signal old0, old1, out0, out1 : signed(din0'range);$/;"	s	architecture:ACCU.behav
out1	ACCU.vhd	/^	signal old0, old1, out0, out1 : signed(din0'range);$/;"	s	architecture:ACCU.behav
out_valid	w_sticker(old).vhd	/^		out_valid : out std_logic;$/;"	q	entity:w_sticker
out_valid	w_sticker.vhd	/^		out_valid : out std_logic;$/;"	q	entity:w_sticker
out_valid	wgu.vhd	/^			out_valid : out std_logic;$/;"	q	component:wgu.behav.w_sticker
output_buf	not use/DPU.vhd	/^	signal output_buf : std_logic_vector(DPU_DO'range);$/;"	s	architecture:DPU.Behavioral
output_gen	ACCU.vhd	/^	output_gen:$/;"	Q	architecture:ACCU.behav
output_size	ACCU.vhd	/^	constant output_size : natural := (input_size - kernel_size)\/stride + 1;$/;"	c	architecture:ACCU.behav
output_size	AGU.vhd	/^	constant output_size : natural := (input_size - kernel_size)\/stride + 1;$/;"	c	architecture:AGU.behav
output_size	main_fsm.vhd	/^	signal output_size : unsigned(data_width-1 downto 0);$/;"	s	architecture:main_fsm.behav
output_size	old/AGU.vhd	/^	constant output_size : natural := (input_size - kernel_size)\/stride + 1;$/;"	c	architecture:AGU.behav
output_size	w_sticker(old).vhd	/^		output_size : natural := 5;$/;"	g	entity:w_sticker
pixel_last	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
prep_count	old/AGU.vhd	/^	signal prep_count, col_count, row_count : integer range 0 to 65535;$/;"	s	architecture:AGU.behav
prep_done	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
prep_en	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
q	AGU.vhd	/^			q : out std_logic_vector(input_width-1 downto 0)$/;"	q	component:AGU.behav.dff
q	dff.vhd	/^		q : out std_logic_vector(input_width-1 downto 0)$/;"	q	entity:dff
q	old/AGU.vhd	/^			q : out std_logic_vector(input_width-1 downto 0)$/;"	q	component:AGU.behav.dff
q	old/dff.vhd	/^		q : out std_logic_vector(input_width-1 downto 0)$/;"	q	entity:dff
r_clr	old/AGU.vhd	/^	signal eor,prep_en,comp_en, prep_done,  r_clr, comp_done : std_logic;$/;"	s	architecture:AGU.behav
r_col	not use/fsm_agu.vhd	/^		r_col : in integer range 0 to image_width;$/;"	q	entity:fsm_agu
r_en	not use/fsm_agu.vhd	/^		r_en : out std_logic;			-- Read en$/;"	q	entity:fsm_agu
r_row	not use/fsm_agu.vhd	/^		r_row : in integer range 0 to max_stored_row;$/;"	q	entity:fsm_agu
r_valid	not use/top.vhd	/^			r_valid : out std_logic$/;"	q	component:agu_tb.behav.AGU
r_valid	not use/top.vhd	/^	signal w_ready,w_valid,r_valid : std_logic;$/;"	s	architecture:agu_tb.behav
ram	ACCU.vhd	/^	signal ram : ram_type;$/;"	s	architecture:ACCU.behav
ram	not use/data_fifo.vhd	/^  signal ram : ram_type;$/;"	s	architecture:data_fifo.rtl
ram_mm	ACCU.vhd	/^	ram_mm:$/;"	Q	architecture:ACCU.behav
ram_type	ACCU.vhd	/^	type ram_type is array (kernel_depth-1 downto 0, output_size*output_size-1 downto 0) of signed(/;"	t	architecture:ACCU.behav
ram_type	SPM.vhd	/^	type ram_type is array (MEM_DEPTH-1 downto 0) of std_logic_vector(di'range); $/;"	t	architecture:SPM.Behavioral
ram_type	not use/data_fifo.vhd	/^  type ram_type is array (0 to RAM_DEPTH - 1) of$/;"	t	architecture:data_fifo.rtl
rd_data	not use/data_fifo.vhd	/^    rd_data : out std_logic_vector(RAM_WIDTH - 1 downto 0);$/;"	q	entity:data_fifo
rd_en	not use/data_fifo.vhd	/^    rd_en : in std_logic;$/;"	q	entity:data_fifo
rd_valid	not use/data_fifo.vhd	/^    rd_valid : out std_logic;$/;"	q	entity:data_fifo
read_a	SPM.vhd	/^	signal read_a : std_logic_vector(ADDR_WIDTH-1 downto 0);  $/;"	s	architecture:SPM.Behavioral
read_pointer	MyAcc_v3_0_M00_AXIS.vhd	/^	signal read_pointer : integer range 0 to depth-1;                               $/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
read_pointer	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal read_pointer : integer range 0 to depth-1;                               $/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
reg_data_out	MyAcc_v3_0_S01_AXI.vhd	/^	signal reg_data_out	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
reg_data_out	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal reg_data_out	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
relu	not use/relu.vhd	/^entity relu is$/;"	e
rotate_left	not use/dlau_pkg.vhd	/^	procedure rotate_left(variable sig : inout std_logic_vector;$/;"	p	package:general_pkg
row	ACCU.vhd	/^	signal row,col, input_count : integer range 0 to 255;$/;"	s	architecture:ACCU.behav
row	w_sticker(old).vhd	/^	signal row, col : integer range 0 to 255; $/;"	s	architecture:w_sticker.behav
row	w_sticker.vhd	/^	signal row, col : integer range 0 to 255; $/;"	s	architecture:w_sticker.behav
row_c	old/AGU.vhd	/^		row_c, col_c : out std_logic_vector(rowcol_width-1 downto 0)$/;"	q	entity:AGU
row_c	old/acc_wrapper.vhd	/^			row_c, col_c : in std_logic_vector(rowcol_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
row_c	old/acc_wrapper.vhd	/^			row_c, col_c : out std_logic_vector(rowcol_width-1 downto 0)$/;"	q	component:acc_wrapper.behav.AGU
row_c	old/acc_wrapper.vhd	/^	signal row_c, col_c : std_logic_vector(rowcol_width-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
row_count	old/AGU.vhd	/^	signal prep_count, col_count, row_count : integer range 0 to 65535;$/;"	s	architecture:AGU.behav
row_temp	not use/fsm_agu.vhd	/^		row_temp : in integer range 0 to image_height;$/;"	q	entity:fsm_agu
rowcol_width	AGU.vhd	/^		rowcol_width : natural$/;"	g	entity:AGU
rowcol_width	acc_wrapper.vhd	/^		rowcol_width : natural := 16$/;"	g	entity:acc_wrapper
rowcol_width	old/AGU.vhd	/^		rowcol_width : natural$/;"	g	entity:AGU
rowcol_width	old/acc_wrapper.vhd	/^			rowcol_width : natural$/;"	g	component:acc_wrapper.behav.AGU
rowcol_width	old/acc_wrapper.vhd	/^			rowcol_width : natural$/;"	g	component:acc_wrapper.behav.main_fsm
rowcol_width	old/acc_wrapper.vhd	/^		rowcol_width : natural := 16$/;"	g	entity:acc_wrapper
rst	not use/data_fifo.vhd	/^    rst : in std_logic;$/;"	q	entity:data_fifo
rtl	not use/data_fifo.vhd	/^architecture rtl of data_fifo is$/;"	a	entity:data_fifo
s00_axi_aclk	MyAccelerator_v2_0.vhd	/^		s00_axi_aclk	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_aclk	acc_wrapper.vhd	/^		s00_axi_aclk	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_araddr	MyAccelerator_v2_0.vhd	/^		s00_axi_araddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_araddr	acc_wrapper.vhd	/^		s00_axi_araddr	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_aresetn	MyAccelerator_v2_0.vhd	/^		s00_axi_aresetn	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_aresetn	acc_wrapper.vhd	/^		s00_axi_aresetn	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_arprot	MyAccelerator_v2_0.vhd	/^		s00_axi_arprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_arprot	acc_wrapper.vhd	/^		s00_axi_arprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_arready	MyAccelerator_v2_0.vhd	/^		s00_axi_arready	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_arready	acc_wrapper.vhd	/^		s00_axi_arready	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axi_arvalid	MyAccelerator_v2_0.vhd	/^		s00_axi_arvalid	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_arvalid	acc_wrapper.vhd	/^		s00_axi_arvalid	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_awaddr	MyAccelerator_v2_0.vhd	/^		s00_axi_awaddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_awaddr	acc_wrapper.vhd	/^		s00_axi_awaddr	: in std_logic_vector(addr_width-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_awprot	MyAccelerator_v2_0.vhd	/^		s00_axi_awprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_awprot	acc_wrapper.vhd	/^		s00_axi_awprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_awready	MyAccelerator_v2_0.vhd	/^		s00_axi_awready	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_awready	acc_wrapper.vhd	/^		s00_axi_awready	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axi_awvalid	MyAccelerator_v2_0.vhd	/^		s00_axi_awvalid	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_awvalid	acc_wrapper.vhd	/^		s00_axi_awvalid	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_bready	MyAccelerator_v2_0.vhd	/^		s00_axi_bready	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_bready	acc_wrapper.vhd	/^		s00_axi_bready	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_bresp	MyAccelerator_v2_0.vhd	/^		s00_axi_bresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_bresp	acc_wrapper.vhd	/^		s00_axi_bresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_bvalid	MyAccelerator_v2_0.vhd	/^		s00_axi_bvalid	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_bvalid	acc_wrapper.vhd	/^		s00_axi_bvalid	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axi_rdata	MyAccelerator_v2_0.vhd	/^		s00_axi_rdata	: out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_rdata	acc_wrapper.vhd	/^		s00_axi_rdata	: out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_rready	MyAccelerator_v2_0.vhd	/^		s00_axi_rready	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_rready	acc_wrapper.vhd	/^		s00_axi_rready	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axi_rresp	MyAccelerator_v2_0.vhd	/^		s00_axi_rresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_rresp	acc_wrapper.vhd	/^		s00_axi_rresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_rvalid	MyAccelerator_v2_0.vhd	/^		s00_axi_rvalid	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_rvalid	acc_wrapper.vhd	/^		s00_axi_rvalid	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axi_wdata	MyAccelerator_v2_0.vhd	/^		s00_axi_wdata	: in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_wdata	acc_wrapper.vhd	/^		s00_axi_wdata	: in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_wready	MyAccelerator_v2_0.vhd	/^		s00_axi_wready	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_wready	acc_wrapper.vhd	/^		s00_axi_wready	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axi_wstrb	MyAccelerator_v2_0.vhd	/^		s00_axi_wstrb	: in std_logic_vector((C_S00_AXI_DATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axi_wstrb	acc_wrapper.vhd	/^		s00_axi_wstrb	: in std_logic_vector((data_width\/8)-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axi_wvalid	MyAccelerator_v2_0.vhd	/^		s00_axi_wvalid	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axi_wvalid	acc_wrapper.vhd	/^		s00_axi_wvalid	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axis_aclk	MyAcc_v3_0.vhd	/^		s00_axis_aclk	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s00_axis_aclk	MyAccelerator_v2_0.vhd	/^		s00_axis_aclk	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axis_aclk	acc_wrapper.vhd	/^		s00_axis_aclk	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axis_aresetn	MyAcc_v3_0.vhd	/^		s00_axis_aresetn	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s00_axis_aresetn	MyAccelerator_v2_0.vhd	/^		s00_axis_aresetn	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axis_aresetn	acc_wrapper.vhd	/^		s00_axis_aresetn	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axis_tdata	MyAcc_v3_0.vhd	/^		s00_axis_tdata	: in std_logic_vector(C_S00_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s00_axis_tdata	MyAccelerator_v2_0.vhd	/^		s00_axis_tdata	: in std_logic_vector(C_S00_AXIS_TDATA_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axis_tdata	acc_wrapper.vhd	/^		s00_axis_tdata	: in std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axis_tlast	MyAcc_v3_0.vhd	/^		s00_axis_tlast	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s00_axis_tlast	MyAccelerator_v2_0.vhd	/^		s00_axis_tlast	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axis_tlast	acc_wrapper.vhd	/^		s00_axis_tlast	: in std_logic;$/;"	q	entity:acc_wrapper
s00_axis_tready	MyAcc_v3_0.vhd	/^		s00_axis_tready	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s00_axis_tready	MyAccelerator_v2_0.vhd	/^		s00_axis_tready	: out std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axis_tready	acc_wrapper.vhd	/^		s00_axis_tready	: out std_logic;$/;"	q	entity:acc_wrapper
s00_axis_tstrb	MyAcc_v3_0.vhd	/^		s00_axis_tstrb	: in std_logic_vector((C_S00_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s00_axis_tstrb	MyAccelerator_v2_0.vhd	/^		s00_axis_tstrb	: in std_logic_vector((C_S00_AXIS_TDATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0
s00_axis_tstrb	acc_wrapper.vhd	/^		s00_axis_tstrb	: in std_logic_vector((data_width\/8)-1 downto 0);$/;"	q	entity:acc_wrapper
s00_axis_tvalid	MyAcc_v3_0.vhd	/^		s00_axis_tvalid	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s00_axis_tvalid	MyAccelerator_v2_0.vhd	/^		s00_axis_tvalid	: in std_logic;$/;"	q	entity:MyAccelerator_v2_0
s00_axis_tvalid	acc_wrapper.vhd	/^		s00_axis_tvalid	: in std_logic;$/;"	q	entity:acc_wrapper
s01_axi_aclk	MyAcc_v3_0.vhd	/^		s01_axi_aclk	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_araddr	MyAcc_v3_0.vhd	/^		s01_axi_araddr	: in std_logic_vector(C_S01_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_aresetn	MyAcc_v3_0.vhd	/^		s01_axi_aresetn	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_arprot	MyAcc_v3_0.vhd	/^		s01_axi_arprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_arready	MyAcc_v3_0.vhd	/^		s01_axi_arready	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_arvalid	MyAcc_v3_0.vhd	/^		s01_axi_arvalid	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_awaddr	MyAcc_v3_0.vhd	/^		s01_axi_awaddr	: in std_logic_vector(C_S01_AXI_ADDR_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_awprot	MyAcc_v3_0.vhd	/^		s01_axi_awprot	: in std_logic_vector(2 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_awready	MyAcc_v3_0.vhd	/^		s01_axi_awready	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_awvalid	MyAcc_v3_0.vhd	/^		s01_axi_awvalid	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_bready	MyAcc_v3_0.vhd	/^		s01_axi_bready	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_bresp	MyAcc_v3_0.vhd	/^		s01_axi_bresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_bvalid	MyAcc_v3_0.vhd	/^		s01_axi_bvalid	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_rdata	MyAcc_v3_0.vhd	/^		s01_axi_rdata	: out std_logic_vector(C_S01_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_rready	MyAcc_v3_0.vhd	/^		s01_axi_rready	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_rresp	MyAcc_v3_0.vhd	/^		s01_axi_rresp	: out std_logic_vector(1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_rvalid	MyAcc_v3_0.vhd	/^		s01_axi_rvalid	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_wdata	MyAcc_v3_0.vhd	/^		s01_axi_wdata	: in std_logic_vector(C_S01_AXI_DATA_WIDTH-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_wready	MyAcc_v3_0.vhd	/^		s01_axi_wready	: out std_logic;$/;"	q	entity:MyAcc_v3_0
s01_axi_wstrb	MyAcc_v3_0.vhd	/^		s01_axi_wstrb	: in std_logic_vector((C_S01_AXI_DATA_WIDTH\/8)-1 downto 0);$/;"	q	entity:MyAcc_v3_0
s01_axi_wvalid	MyAcc_v3_0.vhd	/^		s01_axi_wvalid	: in std_logic;$/;"	q	entity:MyAcc_v3_0
s_c	wgu.vhd	/^	signal s_c : integer range 0 to 1; $/;"	s	architecture:wgu.behav
sig_one	MyAcc_v3_0_M00_AXIS.vhd	/^	  variable  sig_one : integer := 1;                                             $/;"	v	process:MyAcc_v3_0_M00_AXIS.implementation.anonProcess03904179040f
sig_one	MyAccelerator_v2_0_M01_AXIS.vhd	/^	  variable  sig_one : integer := 1;                                             $/;"	v	process:MyAccelerator_v2_0_M01_AXIS.implementation.anonProcess3c233657040f
simple_counter	not use/dlau_pkg.vhd	/^	procedure simple_counter(variable counter_inst : inout integer;$/;"	p	package:general_pkg
slv_reg0	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg0	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg0	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg0	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg1	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg1	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg1	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg1	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg2	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg2	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg2	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg2	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg3	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg3	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg3	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg3	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg4	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg4	:std_logic_vector(data_width-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg_rden	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg_rden	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg_rden	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg_rden	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
slv_reg_wren	MyAcc_v3_0_S01_AXI.vhd	/^	signal slv_reg_wren	: std_logic;$/;"	s	architecture:MyAcc_v3_0_S01_AXI.arch_imp
slv_reg_wren	MyAccelerator_v2_0_S00_AXI.vhd	/^	signal slv_reg_wren	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_S00_AXI.arch_imp
spm0_mux	wgu.vhd	/^	spm0_mux:$/;"	Q	architecture:wgu.behav
spm1_mux	wgu.vhd	/^	spm1_mux:$/;"	Q	architecture:wgu.behav
state	MyAcc_v3_0_M00_AXIS.vhd	/^	type state is ( IDLE,        -- This is the initial\/idle state                    $/;"	t	architecture:MyAcc_v3_0_M00_AXIS.implementation
state	MyAcc_v3_0_S00_AXIS.vhd	/^	type state is ( IDLE,        -- This is the initial\/idle state $/;"	t	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
state	MyAccelerator_v2_0_M01_AXIS.vhd	/^	type state is ( IDLE,        -- This is the initial\/idle state                    $/;"	t	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
state_sync	not use/DPU.vhd	/^  state_sync : process(S_AXIS_ACLK,S_AXIS_ARESETN)$/;"	Q	architecture:DPU.Behavioral
state_type	main_fsm.vhd	/^	type state_type is (IDLE, W_PREP, X_PREP, L_X, L_W, COMPUTE, CLEAR_REG);$/;"	t	architecture:main_fsm.behav
state_type	not use/DPU.vhd	/^    type state_type is (S_STORE,S_READY,S_IDLE);$/;"	t	architecture:DPU.Behavioral
state_type	not use/fsm_agu.vhd	/^	type state_type is (IDLE,W,RW,R);$/;"	t	architecture:fsm_agu.behav
state_type	old/AGU.vhd	/^	type state_type is (IDLE,PREP,COMP);$/;"	t	architecture:AGU.behav
sticker_out	wgu.vhd	/^	signal sticker_out : std_logic_vector(wgu_out0'range);$/;"	s	architecture:wgu.behav
sticker_valid	wgu.vhd	/^	signal sticker_valid : std_logic;$/;"	s	architecture:wgu.behav
stim_proc	not use/top.vhd	/^	stim_proc : process$/;"	Q	architecture:agu_tb.behav
store_en	not use/DPU.vhd	/^    signal store_en : std_logic;$/;"	s	architecture:DPU.Behavioral
str	dff.vhd	/^architecture str of dff is$/;"	a	entity:dff
str	old/dff.vhd	/^architecture str of dff is$/;"	a	entity:dff
stream_data_fifo	MyAcc_v3_0_S00_AXIS.vhd	/^	 signal stream_data_fifo : BYTE_FIFO_TYPE;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
stream_data_out	MyAcc_v3_0_M00_AXIS.vhd	/^	signal stream_data_out	: std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
stream_data_out	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal stream_data_out	: std_logic_vector(C_M_AXIS_TDATA_WIDTH-1 downto 0);$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
stride	ACCU.vhd	/^		stride : natural;$/;"	g	entity:ACCU
stride	AGU.vhd	/^		stride : natural;$/;"	g	entity:AGU
stride	MyAccelerator_v2_0_S00_AXI.vhd	/^		stride : out unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	q	entity:MyAccelerator_v2_0_S00_AXI
stride	acc_wrapper.vhd	/^			stride : in unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
stride	acc_wrapper.vhd	/^		stride : out unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	q	component:acc_wrapper.behav.MyAccelerator_v2_0_S00_AXI
stride	main_fsm.vhd	/^		stride : in unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	q	entity:main_fsm
stride	not use/fsm_agu.vhd	/^		stride : integer;$/;"	g	entity:fsm_agu
stride	not use/top.vhd	/^			stride : integer;$/;"	g	component:agu_tb.behav.AGU
stride	old/AGU.vhd	/^		stride : natural;$/;"	g	entity:AGU
stride	old/acc_wrapper.vhd	/^			stride : natural;$/;"	g	component:acc_wrapper.behav.ACCU
stride	old/acc_wrapper.vhd	/^			stride : natural;$/;"	g	component:acc_wrapper.behav.AGU
stride	old/acc_wrapper.vhd	/^			stride : natural;$/;"	g	component:acc_wrapper.behav.main_fsm
stride	old/acc_wrapper.vhd	/^		stride : natural := 1;$/;"	g	entity:acc_wrapper
stride_s	acc_wrapper.vhd	/^    signal stride_s 			: unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
stride_test	acc_wrapper.vhd	/^		stride_test 			: out unsigned(STRIDE_BIT_WIDTH-1 downto 0);$/;"	q	entity:acc_wrapper
tail	not use/data_fifo.vhd	/^  signal tail : index_type;$/;"	s	architecture:data_fifo.rtl
temp	ALU.vhd	/^		variable temp : signed((2*input_width + compute_byte)-1 downto 0);$/;"	v	process:ALU.Behavioral.compute_proc
temp	not use/jk_ff.vhd	/^   signal temp: std_logic;$/;"	s	architecture:jk_ff.behav
temp	w_sticker(old).vhd	/^		variable temp : std_logic_vector(d_out'range);$/;"	v	function:w_sticker.behav.flatten
temp	w_sticker.vhd	/^		variable temp : std_logic_vector(d_out'range);$/;"	v	function:w_sticker.behav.flatten
temp_array	AGU.vhd	/^	signal temp_array : data_array;$/;"	s	architecture:AGU.behav
temp_array	old/AGU.vhd	/^	signal temp_array : data_array;$/;"	s	architecture:AGU.behav
temp_array	w_sticker(old).vhd	/^	type temp_array is array(output_size-1 downto 0, output_size-1 downto 0) of std_logic_vector(in/;"	t	architecture:w_sticker.behav
temp_array	w_sticker.vhd	/^	type temp_array is array(MAX_KERNEL_SIZE -1 downto 0, MAX_KERNEL_SIZE -1 downto 0) of std_logic/;"	t	architecture:w_sticker.behav
tlast	acc_wrapper.vhd	/^			tlast : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
tlast	main_fsm.vhd	/^		tlast : in std_logic;$/;"	q	entity:main_fsm
tlast	old/acc_wrapper.vhd	/^			tlast : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
top	not use/top.vhd	/^entity top is$/;"	e
tready	acc_wrapper.vhd	/^			tready : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
tready	main_fsm.vhd	/^		tready : out std_logic;$/;"	q	entity:main_fsm
tready	old/acc_wrapper.vhd	/^			tready : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
tvalid	acc_wrapper.vhd	/^			tvalid : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
tvalid	main_fsm.vhd	/^		tvalid : in std_logic;$/;"	q	entity:main_fsm
tvalid	old/acc_wrapper.vhd	/^			tvalid : in std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
tx_done	MyAcc_v3_0_M00_AXIS.vhd	/^	signal tx_done	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
tx_done	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal tx_done	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
tx_en	MyAcc_v3_0_M00_AXIS.vhd	/^	signal tx_en	: std_logic;$/;"	s	architecture:MyAcc_v3_0_M00_AXIS.implementation
tx_en	MyAccelerator_v2_0_M01_AXIS.vhd	/^	signal tx_en	: std_logic;$/;"	s	architecture:MyAccelerator_v2_0_M01_AXIS.implementation
w_a	ALU.vhd	/^	signal w_a : w_array;$/;"	s	architecture:ALU.Behavioral
w_addr_c	acc_wrapper.vhd	/^			w_addr_c : in std_logic_vector(addr_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
w_addr_c	acc_wrapper.vhd	/^			w_addr_c : out std_logic_vector(addr_width-1 downto 0)$/;"	q	component:acc_wrapper.behav.wgu
w_addr_c	acc_wrapper.vhd	/^	signal w_addr_c : std_logic_vector(addr_width-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
w_addr_c	main_fsm.vhd	/^		w_addr_c : in std_logic_vector(addr_width-1 downto 0);$/;"	q	entity:main_fsm
w_addr_c	old/acc_wrapper.vhd	/^			w_addr_c : in std_logic_vector(addr_width-1 downto 0);$/;"	q	component:acc_wrapper.behav.main_fsm
w_addr_c	old/acc_wrapper.vhd	/^			w_addr_c : out std_logic_vector(addr_width-1 downto 0)$/;"	q	component:acc_wrapper.behav.wgu
w_addr_c	old/acc_wrapper.vhd	/^	signal w_addr_c : std_logic_vector(addr_width-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
w_addr_c	wgu.vhd	/^		w_addr_c : out std_logic_vector(addr_width-1 downto 0)$/;"	q	entity:wgu
w_addr_c_en	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
w_addr_incr	acc_wrapper.vhd	/^			w_addr_incr : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
w_addr_incr	acc_wrapper.vhd	/^			w_addr_incr : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
w_addr_incr	acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , alu_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
w_addr_incr	main_fsm.vhd	/^		w_addr_incr : out std_logic;$/;"	q	entity:main_fsm
w_addr_incr	old/acc_wrapper.vhd	/^			w_addr_incr : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
w_addr_incr	old/acc_wrapper.vhd	/^			w_addr_incr : out std_logic;$/;"	q	component:acc_wrapper.behav.main_fsm
w_addr_incr	old/acc_wrapper.vhd	/^	signal agu_ready, compute_done, main_en, input_mux , compute_en, w_addr_incr : std_logic;$/;"	s	architecture:acc_wrapper.behav
w_addr_incr	wgu.vhd	/^		w_addr_incr : in std_logic;$/;"	q	entity:wgu
w_array	ALU.vhd	/^	type w_array is array (compute_byte-1 downto 0) of signed(input_width-1 downto 0);$/;"	t	architecture:ALU.Behavioral
w_ava	not use/fsm_agu.vhd	/^	signal w_ready_s, w_en_s, w_ava : std_logic;$/;"	s	architecture:fsm_agu.behav
w_col	not use/fsm_agu.vhd	/^		w_col : in integer range 0 to image_width;$/;"	q	entity:fsm_agu
w_en	not use/fsm_agu.vhd	/^		w_en : out std_logic;			-- Write en $/;"	q	entity:fsm_agu
w_en_s	not use/fsm_agu.vhd	/^	signal w_ready_s, w_en_s, w_ava : std_logic;$/;"	s	architecture:fsm_agu.behav
w_in	ALU.vhd	/^		w_in : in std_logic_vector((compute_byte*input_width)-1 downto 0);				 -- 2.14 fixed point$/;"	q	entity:ALU
w_in	old/acc_wrapper.vhd	/^			w_in : in std_logic_vector((compute_byte*input_width)-1 downto 0);				 $/;"	q	component:acc_wrapper.behav.ALU
w_ready	not use/fsm_agu.vhd	/^		w_ready : out std_logic			-- This signal will mapped to ready signal in Fifo$/;"	q	entity:fsm_agu
w_ready	not use/top.vhd	/^			w_ready : out std_logic;$/;"	q	component:agu_tb.behav.AGU
w_ready	not use/top.vhd	/^	signal w_ready,w_valid,r_valid : std_logic;$/;"	s	architecture:agu_tb.behav
w_ready_s	not use/fsm_agu.vhd	/^	signal w_ready_s, w_en_s, w_ava : std_logic;$/;"	s	architecture:fsm_agu.behav
w_row	not use/fsm_agu.vhd	/^		w_row : in integer range 0 to max_stored_row;$/;"	q	entity:fsm_agu
w_sticker	w_sticker(old).vhd	/^entity w_sticker is$/;"	e
w_sticker	w_sticker.vhd	/^entity w_sticker is$/;"	e
w_valid	acc_wrapper.vhd	/^			w_valid : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
w_valid	not use/fsm_agu.vhd	/^		w_valid : in std_logic;			-- Valid signal from Fifo$/;"	q	entity:fsm_agu
w_valid	not use/top.vhd	/^			w_valid : in std_logic;$/;"	q	component:agu_tb.behav.AGU
w_valid	not use/top.vhd	/^	signal w_ready,w_valid,r_valid : std_logic;$/;"	s	architecture:agu_tb.behav
w_valid	old/AGU.vhd	/^		w_valid : in std_logic;$/;"	q	entity:AGU
w_valid	old/acc_wrapper.vhd	/^			w_valid : in std_logic;$/;"	q	component:acc_wrapper.behav.AGU
w_valid	old/acc_wrapper.vhd	/^			w_valid : in std_logic;$/;"	q	component:acc_wrapper.behav.wgu
w_valid	wgu.vhd	/^		w_valid : in std_logic;$/;"	q	entity:wgu
we	ACCU.vhd	/^		  we  : in std_logic;   $/;"	q	component:ACCU.behav.SPM
we	ACCU.vhd	/^	signal we : std_logic;$/;"	s	architecture:ACCU.behav
we	SPM.vhd	/^      we  : in std_logic;   $/;"	q	entity:SPM
we	wgu.vhd	/^		  we  : in std_logic;   $/;"	q	component:wgu.behav.SPM
we0	wgu.vhd	/^	signal we0,we1,we_sel, addr_trg, addr_en : std_logic;$/;"	s	architecture:wgu.behav
we1	wgu.vhd	/^	signal we0,we1,we_sel, addr_trg, addr_en : std_logic;$/;"	s	architecture:wgu.behav
we_sel	wgu.vhd	/^	signal we0,we1,we_sel, addr_trg, addr_en : std_logic;$/;"	s	architecture:wgu.behav
wgu	wgu.vhd	/^entity wgu is$/;"	e
wgu_out0	acc_wrapper.vhd	/^			wgu_out0 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
wgu_out0	acc_wrapper.vhd	/^	signal wgu_out0 : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
wgu_out0	old/acc_wrapper.vhd	/^			wgu_out0 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
wgu_out0	old/acc_wrapper.vhd	/^	signal wgu_out0 : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
wgu_out0	wgu.vhd	/^		wgu_out0 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	entity:wgu
wgu_out0_test	old/acc_wrapper.vhd	/^		wgu_out0_test : out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
wgu_out1	acc_wrapper.vhd	/^			wgu_out1 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
wgu_out1	acc_wrapper.vhd	/^	signal wgu_out1 : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
wgu_out1	old/acc_wrapper.vhd	/^			wgu_out1 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	component:acc_wrapper.behav.wgu
wgu_out1	old/acc_wrapper.vhd	/^	signal wgu_out1 : std_logic_vector((compute_byte*data_width)-1 downto 0);$/;"	s	architecture:acc_wrapper.behav
wgu_out1	wgu.vhd	/^		wgu_out1 : out std_logic_vector((compute_byte*input_width)-1 downto 0);$/;"	q	entity:wgu
wgu_out1_test	old/acc_wrapper.vhd	/^		wgu_out1_test : out std_logic_vector(data_width-1 downto 0);$/;"	q	entity:acc_wrapper
wgu_tdata	acc_wrapper.vhd	/^	signal wgu_tdata : std_logic_vector(s00_axis_tdata'range);$/;"	s	architecture:acc_wrapper.behav
wgu_tdata	old/acc_wrapper.vhd	/^	signal wgu_tdata : std_logic_vector(XAXIS_TDATA'range);$/;"	s	architecture:acc_wrapper.behav
wgu_tvalid	acc_wrapper.vhd	/^	signal wgu_tvalid : std_logic;$/;"	s	architecture:acc_wrapper.behav
wgu_tvalid	old/acc_wrapper.vhd	/^	signal wgu_tvalid : std_logic;$/;"	s	architecture:acc_wrapper.behav
wr_data	not use/data_fifo.vhd	/^    wr_data : in std_logic_vector(RAM_WIDTH - 1 downto 0);$/;"	q	entity:data_fifo
wr_en	not use/data_fifo.vhd	/^    wr_en : in std_logic;$/;"	q	entity:data_fifo
write_pointer	MyAcc_v3_0_S00_AXIS.vhd	/^	signal write_pointer : integer range 0 to bit_num-1 ;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
writes_done	MyAcc_v3_0_S00_AXIS.vhd	/^	signal writes_done : std_logic;$/;"	s	architecture:MyAcc_v3_0_S00_AXIS.arch_imp
x_a	ALU.vhd	/^	signal x_a : x_array;$/;"	s	architecture:ALU.Behavioral
x_a	not use/top.vhd	/^	signal x_a : in_array;$/;"	s	architecture:agu_tb.behav
x_array	ALU.vhd	/^	type x_array is array (compute_byte-1 downto 0) of signed(input_width-1 downto 0);			$/;"	t	architecture:ALU.Behavioral
x_col	main_fsm.vhd	/^	signal x_row, x_col, x_prep_c, input_count : integer range 0 to 255;$/;"	s	architecture:main_fsm.behav
x_in	ALU.vhd	/^		x_in : in std_logic_vector((compute_byte*input_width)-1 downto 0);                -- 127 downt/;"	q	entity:ALU
x_in	old/acc_wrapper.vhd	/^			x_in : in std_logic_vector((compute_byte*input_width)-1 downto 0);                $/;"	q	component:acc_wrapper.behav.ALU
x_prep_c	main_fsm.vhd	/^	signal x_row, x_col, x_prep_c, input_count : integer range 0 to 255;$/;"	s	architecture:main_fsm.behav
x_prep_c_en	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
x_prep_done	main_fsm.vhd	/^	signal last_input, x_prep_done, x_prep_c_en ,w_addr_c_en, pixel_last, count_en, agu_en_s, compu/;"	s	architecture:main_fsm.behav
x_row	main_fsm.vhd	/^	signal x_row, x_col, x_prep_c, input_count : integer range 0 to 255;$/;"	s	architecture:main_fsm.behav
