// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Radix2wECC_Radix2wECC,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=25970,HLS_SYN_LUT=35702,HLS_VERSION=2022_2}" *)

module Radix2wECC (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 86'd1;
parameter    ap_ST_fsm_state2 = 86'd2;
parameter    ap_ST_fsm_state3 = 86'd4;
parameter    ap_ST_fsm_state4 = 86'd8;
parameter    ap_ST_fsm_state5 = 86'd16;
parameter    ap_ST_fsm_state6 = 86'd32;
parameter    ap_ST_fsm_state7 = 86'd64;
parameter    ap_ST_fsm_state8 = 86'd128;
parameter    ap_ST_fsm_state9 = 86'd256;
parameter    ap_ST_fsm_state10 = 86'd512;
parameter    ap_ST_fsm_state11 = 86'd1024;
parameter    ap_ST_fsm_state12 = 86'd2048;
parameter    ap_ST_fsm_state13 = 86'd4096;
parameter    ap_ST_fsm_state14 = 86'd8192;
parameter    ap_ST_fsm_state15 = 86'd16384;
parameter    ap_ST_fsm_state16 = 86'd32768;
parameter    ap_ST_fsm_state17 = 86'd65536;
parameter    ap_ST_fsm_state18 = 86'd131072;
parameter    ap_ST_fsm_state19 = 86'd262144;
parameter    ap_ST_fsm_state20 = 86'd524288;
parameter    ap_ST_fsm_state21 = 86'd1048576;
parameter    ap_ST_fsm_state22 = 86'd2097152;
parameter    ap_ST_fsm_state23 = 86'd4194304;
parameter    ap_ST_fsm_state24 = 86'd8388608;
parameter    ap_ST_fsm_state25 = 86'd16777216;
parameter    ap_ST_fsm_state26 = 86'd33554432;
parameter    ap_ST_fsm_state27 = 86'd67108864;
parameter    ap_ST_fsm_state28 = 86'd134217728;
parameter    ap_ST_fsm_state29 = 86'd268435456;
parameter    ap_ST_fsm_state30 = 86'd536870912;
parameter    ap_ST_fsm_state31 = 86'd1073741824;
parameter    ap_ST_fsm_state32 = 86'd2147483648;
parameter    ap_ST_fsm_state33 = 86'd4294967296;
parameter    ap_ST_fsm_state34 = 86'd8589934592;
parameter    ap_ST_fsm_state35 = 86'd17179869184;
parameter    ap_ST_fsm_state36 = 86'd34359738368;
parameter    ap_ST_fsm_state37 = 86'd68719476736;
parameter    ap_ST_fsm_state38 = 86'd137438953472;
parameter    ap_ST_fsm_state39 = 86'd274877906944;
parameter    ap_ST_fsm_state40 = 86'd549755813888;
parameter    ap_ST_fsm_state41 = 86'd1099511627776;
parameter    ap_ST_fsm_state42 = 86'd2199023255552;
parameter    ap_ST_fsm_state43 = 86'd4398046511104;
parameter    ap_ST_fsm_state44 = 86'd8796093022208;
parameter    ap_ST_fsm_state45 = 86'd17592186044416;
parameter    ap_ST_fsm_state46 = 86'd35184372088832;
parameter    ap_ST_fsm_state47 = 86'd70368744177664;
parameter    ap_ST_fsm_state48 = 86'd140737488355328;
parameter    ap_ST_fsm_state49 = 86'd281474976710656;
parameter    ap_ST_fsm_state50 = 86'd562949953421312;
parameter    ap_ST_fsm_state51 = 86'd1125899906842624;
parameter    ap_ST_fsm_state52 = 86'd2251799813685248;
parameter    ap_ST_fsm_state53 = 86'd4503599627370496;
parameter    ap_ST_fsm_state54 = 86'd9007199254740992;
parameter    ap_ST_fsm_state55 = 86'd18014398509481984;
parameter    ap_ST_fsm_state56 = 86'd36028797018963968;
parameter    ap_ST_fsm_state57 = 86'd72057594037927936;
parameter    ap_ST_fsm_state58 = 86'd144115188075855872;
parameter    ap_ST_fsm_state59 = 86'd288230376151711744;
parameter    ap_ST_fsm_state60 = 86'd576460752303423488;
parameter    ap_ST_fsm_state61 = 86'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 86'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 86'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 86'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 86'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 86'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 86'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 86'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 86'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 86'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 86'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 86'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 86'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 86'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 86'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 86'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 86'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 86'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 86'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 86'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 86'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 86'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 86'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 86'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 86'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 86'd38685626227668133590597632;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [85:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] k;
wire   [63:0] x_o;
wire   [63:0] y_o;
reg   [2:0] values_x_V_address0;
reg    values_x_V_ce0;
reg    values_x_V_we0;
reg   [165:0] values_x_V_d0;
wire   [165:0] values_x_V_q0;
reg   [2:0] values_y_V_address0;
reg    values_y_V_ce0;
reg    values_y_V_we0;
reg   [165:0] values_y_V_d0;
wire   [165:0] values_y_V_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state71;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state86;
wire   [165:0] grp_bf_inv_fu_529_ap_return;
reg   [165:0] reg_683;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state53;
wire   [165:0] grp_bf_mult_2_fu_534_ap_return;
reg   [165:0] reg_688;
wire   [165:0] grp_bf_mult_1_fu_539_ap_return;
reg   [165:0] reg_694;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state60;
reg   [165:0] reg_702;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state57;
reg   [165:0] reg_708;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state64;
reg   [165:0] reg_713;
wire    ap_CS_fsm_state67;
reg   [61:0] trunc_ln_reg_1400;
reg   [61:0] trunc_ln6_reg_1406;
reg   [61:0] trunc_ln7_reg_1413;
reg   [63:0] gmem_addr_1_reg_1425;
reg   [63:0] gmem_addr_2_reg_1430;
wire   [165:0] scalar_V_fu_788_p3;
reg   [165:0] scalar_V_reg_1441;
wire    ap_CS_fsm_state31;
wire   [165:0] b_V_2_fu_796_p1;
reg   [165:0] b_V_2_reg_1446;
wire   [162:0] trunc_ln99_fu_808_p1;
reg   [162:0] trunc_ln99_reg_1453;
wire   [0:0] icmp_ln1019_fu_812_p2;
reg   [0:0] icmp_ln1019_reg_1458;
wire   [165:0] lambda_V_8_fu_822_p2;
reg   [165:0] lambda_V_8_reg_1465;
wire   [162:0] empty_132_fu_831_p1;
reg   [162:0] empty_132_reg_1474;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln110_fu_848_p1;
reg   [63:0] zext_ln110_reg_1486;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln110_fu_852_p2;
wire   [7:0] add_ln48_fu_919_p2;
reg   [7:0] add_ln48_reg_1543;
wire    ap_CS_fsm_state46;
wire   [6:0] add_ln48_1_fu_928_p2;
reg   [6:0] add_ln48_1_reg_1551;
wire   [0:0] icmp_ln48_fu_913_p2;
wire  signed [3:0] select_ln48_fu_945_p3;
reg  signed [3:0] select_ln48_reg_1556;
wire    ap_CS_fsm_state47;
wire   [6:0] select_ln48_1_fu_953_p3;
reg   [6:0] select_ln48_1_reg_1562;
wire   [5:0] trunc_ln48_fu_959_p1;
reg   [5:0] trunc_ln48_reg_1567;
wire   [7:0] p_shl_mid2_fu_964_p3;
reg   [7:0] p_shl_mid2_reg_1572;
reg   [0:0] tmp_13_reg_1577;
wire    ap_CS_fsm_state49;
reg   [1:0] tmp_s_reg_1582;
wire   [1:0] add_ln81_fu_1014_p2;
reg   [1:0] add_ln81_reg_1587;
reg   [0:0] p_Result_s_reg_1592;
reg   [0:0] tmp_15_reg_1596;
wire  signed [31:0] sext_ln49_fu_1036_p1;
reg  signed [31:0] sext_ln49_reg_1601;
wire    ap_CS_fsm_state50;
wire   [5:0] Q_fu_1095_p2;
reg   [5:0] Q_reg_1606;
wire   [0:0] icmp_ln82_fu_1102_p2;
reg   [0:0] icmp_ln82_reg_1611;
reg   [165:0] R_x_V_1_load_1_reg_1615;
wire    ap_CS_fsm_state52;
wire   [3:0] trunc_ln47_fu_1136_p1;
reg   [3:0] trunc_ln47_reg_1622;
wire   [0:0] icmp_ln1019_1_fu_1140_p2;
reg   [0:0] icmp_ln1019_1_reg_1628;
reg   [162:0] R_y_V_4_1_load_1_reg_1632;
wire   [165:0] lambda_V_12_fu_1150_p2;
reg   [165:0] lambda_V_12_reg_1640;
wire   [162:0] empty_134_fu_1159_p1;
reg   [162:0] empty_134_reg_1649;
wire    ap_CS_fsm_state59;
wire   [0:0] and_ln58_fu_1179_p2;
reg   [0:0] and_ln58_reg_1654;
wire    ap_CS_fsm_state62;
wire   [2:0] select_ln61_fu_1235_p3;
reg   [2:0] select_ln61_reg_1658;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state66;
reg   [165:0] x_V_load_reg_1683;
wire   [191:0] p_Result_63_fu_1298_p5;
reg   [191:0] p_Result_63_reg_1692;
wire   [191:0] p_Result_64_fu_1310_p5;
reg   [191:0] p_Result_64_reg_1697;
reg   [2:0] buff1_address0;
reg    buff1_ce0;
reg    buff1_we0;
wire   [31:0] buff1_q0;
reg   [2:0] buff2_address0;
reg    buff2_ce0;
reg    buff2_we0;
reg   [31:0] buff2_d0;
wire   [31:0] buff2_q0;
reg   [2:0] buff3_address0;
reg    buff3_ce0;
reg    buff3_we0;
reg   [31:0] buff3_d0;
wire   [31:0] buff3_q0;
wire    grp_Radix2wECC_Pipeline_1_fu_487_ap_start;
wire    grp_Radix2wECC_Pipeline_1_fu_487_ap_done;
wire    grp_Radix2wECC_Pipeline_1_fu_487_ap_idle;
wire    grp_Radix2wECC_Pipeline_1_fu_487_ap_ready;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0;
wire    grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0;
wire    grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0;
wire    grp_Radix2wECC_Pipeline_2_fu_495_ap_start;
wire    grp_Radix2wECC_Pipeline_2_fu_495_ap_done;
wire    grp_Radix2wECC_Pipeline_2_fu_495_ap_idle;
wire    grp_Radix2wECC_Pipeline_2_fu_495_ap_ready;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0;
wire    grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0;
wire   [164:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_3_fu_509_ap_start;
wire    grp_Radix2wECC_Pipeline_3_fu_509_ap_done;
wire    grp_Radix2wECC_Pipeline_3_fu_509_ap_idle;
wire    grp_Radix2wECC_Pipeline_3_fu_509_ap_ready;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0;
wire    grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0;
wire    grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0;
wire   [191:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0;
wire   [191:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out_ap_vld;
reg    grp_bf_inv_fu_529_ap_start;
wire    grp_bf_inv_fu_529_ap_done;
wire    grp_bf_inv_fu_529_ap_idle;
wire    grp_bf_inv_fu_529_ap_ready;
reg   [165:0] grp_bf_inv_fu_529_x_V_read;
reg    grp_bf_mult_2_fu_534_ap_start;
wire    grp_bf_mult_2_fu_534_ap_done;
wire    grp_bf_mult_2_fu_534_ap_idle;
wire    grp_bf_mult_2_fu_534_ap_ready;
reg   [165:0] grp_bf_mult_2_fu_534_x_V_read;
reg    grp_bf_mult_1_fu_539_ap_start;
wire    grp_bf_mult_1_fu_539_ap_done;
wire    grp_bf_mult_1_fu_539_ap_idle;
wire    grp_bf_mult_1_fu_539_ap_ready;
reg   [165:0] grp_bf_mult_1_fu_539_z_V_read;
reg   [162:0] grp_bf_mult_1_fu_539_y_V_read;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out_ap_vld;
wire    grp_point_add_fu_570_ap_start;
wire    grp_point_add_fu_570_ap_done;
wire    grp_point_add_fu_570_ap_idle;
wire    grp_point_add_fu_570_ap_ready;
reg   [165:0] grp_point_add_fu_570_x1_V_read;
reg   [165:0] grp_point_add_fu_570_y1_V_read;
wire   [165:0] grp_point_add_fu_570_ap_return_0;
wire   [165:0] grp_point_add_fu_570_ap_return_1;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready;
wire   [5:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out_ap_vld;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out_ap_vld;
wire    grp_point_add_1_fu_630_ap_start;
wire    grp_point_add_1_fu_630_ap_done;
wire    grp_point_add_1_fu_630_ap_idle;
wire    grp_point_add_1_fu_630_ap_ready;
wire   [165:0] grp_point_add_1_fu_630_ap_return_0;
wire   [165:0] grp_point_add_1_fu_630_ap_return_1;
wire   [165:0] grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1;
wire    grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start;
wire   [165:0] grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1;
wire   [162:0] grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2;
wire    grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start;
wire   [165:0] grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1;
wire    grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0;
wire    grp_Radix2wECC_Pipeline_17_fu_648_ap_start;
wire    grp_Radix2wECC_Pipeline_17_fu_648_ap_done;
wire    grp_Radix2wECC_Pipeline_17_fu_648_ap_idle;
wire    grp_Radix2wECC_Pipeline_17_fu_648_ap_ready;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0;
wire    grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_18_fu_656_ap_start;
wire    grp_Radix2wECC_Pipeline_18_fu_656_ap_done;
wire    grp_Radix2wECC_Pipeline_18_fu_656_ap_idle;
wire    grp_Radix2wECC_Pipeline_18_fu_656_ap_ready;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0;
wire    grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg   [3:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [165:0] tmp_y_V_reg_391;
wire    ap_CS_fsm_state41;
reg   [165:0] tmp1_x_V_reg_403;
wire   [31:0] m_fu_1127_p3;
reg   [31:0] ap_phi_mux_m_1_phi_fu_419_p4;
reg   [31:0] m_1_reg_415;
reg   [31:0] n_reg_427;
reg   [165:0] ap_phi_mux_R_x_V_2_phi_fu_443_p4;
reg   [165:0] R_x_V_2_reg_439;
reg   [165:0] ap_phi_mux_R_y_V_phi_fu_455_p4;
reg   [165:0] R_y_V_reg_451;
reg   [165:0] ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6;
reg   [165:0] R_y_V_4_4_in_reg_463;
wire    ap_CS_fsm_state70;
reg    ap_predicate_op347_call_state70;
reg    ap_block_state70_on_subcall_done;
reg   [165:0] ap_phi_mux_R_x_V_5_phi_fu_478_p6;
reg   [165:0] R_x_V_5_reg_475;
reg    grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg;
reg   [164:0] a_V_loc_fu_248;
reg    grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg    grp_bf_inv_fu_529_ap_start_reg;
reg    grp_bf_mult_2_fu_534_ap_start_reg;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state56;
reg    grp_bf_mult_1_fu_539_ap_start_reg;
reg    ap_block_state32_on_subcall_done;
reg    ap_block_state53_on_subcall_done;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg;
wire    ap_CS_fsm_state34;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg;
wire    ap_CS_fsm_state37;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg;
wire    ap_CS_fsm_state40;
reg    grp_point_add_fu_570_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state45;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg;
wire    ap_CS_fsm_state48;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg;
wire    ap_CS_fsm_state51;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg;
wire    ap_CS_fsm_state55;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg;
wire    ap_CS_fsm_state58;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg;
wire    ap_CS_fsm_state61;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg;
wire    ap_CS_fsm_state68;
reg    grp_point_add_1_fu_630_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg;
wire    ap_CS_fsm_state72;
reg    grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
reg    grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire   [63:0] zext_ln111_fu_868_p1;
wire   [63:0] zext_ln61_fu_1243_p1;
wire  signed [63:0] sext_ln22_fu_749_p1;
wire  signed [63:0] sext_ln23_fu_759_p1;
wire  signed [63:0] sext_ln24_fu_769_p1;
reg   [3:0] i_43_fu_264;
wire   [3:0] add_ln110_fu_874_p2;
reg   [3:0] k_1_fu_268;
wire   [3:0] k_2_fu_1266_p2;
reg   [165:0] R_x_V_1_fu_272;
reg   [162:0] R_y_V_4_1_fu_276;
wire   [162:0] trunc_ln82_fu_1262_p1;
reg   [6:0] i_44_fu_280;
reg   [7:0] indvar_flatten_fu_284;
wire   [165:0] c_V_4_fu_803_p1;
wire   [2:0] trunc_ln110_fu_858_p1;
wire   [2:0] add_ln111_fu_862_p2;
wire   [0:0] tmp_fu_937_p3;
wire   [0:0] empty_136_fu_976_p1;
wire   [0:0] tmp_12_fu_984_p3;
wire   [1:0] zext_ln81_1_fu_992_p1;
wire   [1:0] zext_ln81_fu_980_p1;
wire   [1:0] shl_ln81_2_fu_1039_p3;
wire   [3:0] tmp4_fu_1050_p3;
wire   [2:0] zext_ln81_4_fu_1061_p1;
wire   [2:0] zext_ln81_2_fu_1046_p1;
wire   [2:0] add_ln81_1_fu_1064_p2;
wire   [4:0] zext_ln81_5_fu_1070_p1;
wire   [4:0] zext_ln81_3_fu_1057_p1;
wire   [4:0] add_ln81_2_fu_1074_p2;
wire   [4:0] shl_ln81_1_fu_1084_p3;
wire   [5:0] zext_ln779_fu_1080_p1;
wire   [5:0] zext_ln81_6_fu_1091_p1;
wire   [0:0] abscond_fu_1121_p2;
wire   [31:0] neg_fu_1115_p2;
wire   [0:0] icmp_ln58_1_fu_1168_p2;
wire   [0:0] icmp_ln58_fu_1174_p2;
wire   [31:0] add_ln61_fu_1185_p2;
wire   [3:0] sub_ln61_fu_1204_p2;
wire   [2:0] trunc_ln61_2_fu_1209_p4;
wire   [3:0] add_ln61_1_fu_1191_p2;
wire   [0:0] tmp_16_fu_1196_p3;
wire   [2:0] sub_ln61_1_fu_1219_p2;
wire   [2:0] trunc_ln61_3_fu_1225_p4;
wire   [162:0] trunc_ln628_fu_1294_p1;
reg   [85:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_block_state19_on_subcall_done;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_block_state28_on_subcall_done;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
reg    ap_ST_fsm_state86_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 86'd1;
#0 grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg = 1'b0;
#0 grp_bf_inv_fu_529_ap_start_reg = 1'b0;
#0 grp_bf_mult_2_fu_534_ap_start_reg = 1'b0;
#0 grp_bf_mult_1_fu_539_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg = 1'b0;
#0 grp_point_add_fu_570_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg = 1'b0;
#0 grp_point_add_1_fu_630_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg = 1'b0;
end

Radix2wECC_values_x_V_RAM_AUTO_1R1W #(
    .DataWidth( 166 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
values_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(values_x_V_address0),
    .ce0(values_x_V_ce0),
    .we0(values_x_V_we0),
    .d0(values_x_V_d0),
    .q0(values_x_V_q0)
);

Radix2wECC_values_x_V_RAM_AUTO_1R1W #(
    .DataWidth( 166 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
values_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(values_y_V_address0),
    .ce0(values_y_V_ce0),
    .we0(values_y_V_we0),
    .d0(values_y_V_d0),
    .q0(values_y_V_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff1_address0),
    .ce0(buff1_ce0),
    .we0(buff1_we0),
    .d0(grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0),
    .q0(buff1_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff2_address0),
    .ce0(buff2_ce0),
    .we0(buff2_we0),
    .d0(buff2_d0),
    .q0(buff2_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff3_address0),
    .ce0(buff3_ce0),
    .we0(buff3_we0),
    .d0(buff3_d0),
    .q0(buff3_q0)
);

Radix2wECC_Radix2wECC_Pipeline_1 grp_Radix2wECC_Pipeline_1_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_1_fu_487_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_1_fu_487_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_1_fu_487_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_1_fu_487_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln22(trunc_ln_reg_1400),
    .buff1_address0(grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0),
    .buff1_ce0(grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0),
    .buff1_we0(grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0),
    .buff1_d0(grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0)
);

Radix2wECC_Radix2wECC_Pipeline_2 grp_Radix2wECC_Pipeline_2_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_2_fu_495_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_2_fu_495_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_2_fu_495_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_2_fu_495_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln23(trunc_ln6_reg_1406),
    .buff2_address0(grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0),
    .buff2_we0(grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0),
    .buff2_d0(grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_28_1 grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready),
    .buff1_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0),
    .buff1_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0),
    .buff1_q0(buff1_q0),
    .a_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out),
    .a_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_3 grp_Radix2wECC_Pipeline_3_fu_509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_3_fu_509_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_3_fu_509_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_3_fu_509_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_3_fu_509_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln24(trunc_ln7_reg_1413),
    .buff3_address0(grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0),
    .buff3_we0(grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0),
    .buff3_d0(grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_31_2 grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready),
    .buff2_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0),
    .buff2_q0(buff2_q0),
    .b_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out),
    .b_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_34_3 grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready),
    .buff3_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0),
    .buff3_q0(buff3_q0),
    .c_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out),
    .c_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out_ap_vld)
);

Radix2wECC_bf_inv grp_bf_inv_fu_529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_inv_fu_529_ap_start),
    .ap_done(grp_bf_inv_fu_529_ap_done),
    .ap_idle(grp_bf_inv_fu_529_ap_idle),
    .ap_ready(grp_bf_inv_fu_529_ap_ready),
    .x_V_read(grp_bf_inv_fu_529_x_V_read),
    .ap_return(grp_bf_inv_fu_529_ap_return)
);

Radix2wECC_bf_mult_2 grp_bf_mult_2_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_mult_2_fu_534_ap_start),
    .ap_done(grp_bf_mult_2_fu_534_ap_done),
    .ap_idle(grp_bf_mult_2_fu_534_ap_idle),
    .ap_ready(grp_bf_mult_2_fu_534_ap_ready),
    .x_V_read(grp_bf_mult_2_fu_534_x_V_read),
    .ap_return(grp_bf_mult_2_fu_534_ap_return)
);

Radix2wECC_bf_mult_1 grp_bf_mult_1_fu_539(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_mult_1_fu_539_ap_start),
    .ap_done(grp_bf_mult_1_fu_539_ap_done),
    .ap_idle(grp_bf_mult_1_fu_539_ap_idle),
    .ap_ready(grp_bf_mult_1_fu_539_ap_ready),
    .z_V_read(grp_bf_mult_1_fu_539_z_V_read),
    .y_V_read(grp_bf_mult_1_fu_539_y_V_read),
    .ap_return(grp_bf_mult_1_fu_539_ap_return)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_1 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready),
    .lambda_V_13(reg_694),
    .b_V_4(b_V_2_reg_1446),
    .p_Val2_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out),
    .p_Val2_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_119 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready),
    .tmp_x_V_1(reg_702),
    .lambda_V_22(lambda_V_8_reg_1465),
    .p_Val2_37_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out),
    .p_Val2_37_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_120 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready),
    .tmp_y_V_1(reg_688),
    .lambda_V_23(reg_694),
    .tmp_y_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out),
    .tmp_y_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out_ap_vld)
);

Radix2wECC_point_add grp_point_add_fu_570(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_point_add_fu_570_ap_start),
    .ap_done(grp_point_add_fu_570_ap_done),
    .ap_idle(grp_point_add_fu_570_ap_idle),
    .ap_ready(grp_point_add_fu_570_ap_ready),
    .x1_V_read(grp_point_add_fu_570_x1_V_read),
    .y1_V_read(grp_point_add_fu_570_y1_V_read),
    .x2_V_read(reg_708),
    .y2_V_read(reg_713),
    .ap_return_0(grp_point_add_fu_570_ap_return_0),
    .ap_return_1(grp_point_add_fu_570_ap_return_1)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_51_6 grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready),
    .trunc_ln48_mid2(trunc_ln48_reg_1567),
    .p_shl_mid2(p_shl_mid2_reg_1572),
    .scalar_V(scalar_V_reg_1441),
    .slice_V_1_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out),
    .slice_V_1_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_87_1 grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready),
    .sext_ln81(Q_reg_1606),
    .n_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out),
    .n_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out_ap_vld),
    .Q_1_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out),
    .Q_1_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_121 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready),
    .lambda_V_18(reg_694),
    .p_Val2_47(R_x_V_1_load_1_reg_1615),
    .p_Val2_46_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out),
    .p_Val2_46_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_122 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready),
    .R_x_V(reg_702),
    .lambda_V_24(lambda_V_12_reg_1640),
    .p_Val2_48_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out),
    .p_Val2_48_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_123 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready),
    .R_y_V_1(reg_688),
    .lambda_V_25(reg_694),
    .R_y_V_5_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out),
    .R_y_V_5_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_124 grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready),
    .p_Val2_52(x_V_load_reg_1683),
    .p_Val2_53(reg_713),
    .p_Val2_54_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out),
    .p_Val2_54_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out_ap_vld)
);

Radix2wECC_point_add_1 grp_point_add_1_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_point_add_1_fu_630_ap_start),
    .ap_done(grp_point_add_1_fu_630_ap_done),
    .ap_idle(grp_point_add_1_fu_630_ap_idle),
    .ap_ready(grp_point_add_1_fu_630_ap_ready),
    .x1_V_read(R_x_V_2_reg_439),
    .y1_V_read(R_y_V_reg_451),
    .x2_V_read(x_V_load_reg_1683),
    .y2_V_read(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out),
    .ap_return_0(grp_point_add_1_fu_630_ap_return_0),
    .ap_return_1(grp_point_add_1_fu_630_ap_return_1),
    .grp_bf_inv_fu_529_p_din1(grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1),
    .grp_bf_inv_fu_529_p_dout0(grp_bf_inv_fu_529_ap_return),
    .grp_bf_inv_fu_529_p_start(grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start),
    .grp_bf_inv_fu_529_p_ready(grp_bf_inv_fu_529_ap_ready),
    .grp_bf_inv_fu_529_p_done(grp_bf_inv_fu_529_ap_done),
    .grp_bf_inv_fu_529_p_idle(grp_bf_inv_fu_529_ap_idle),
    .grp_bf_mult_1_fu_539_p_din1(grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1),
    .grp_bf_mult_1_fu_539_p_din2(grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2),
    .grp_bf_mult_1_fu_539_p_dout0(grp_bf_mult_1_fu_539_ap_return),
    .grp_bf_mult_1_fu_539_p_start(grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start),
    .grp_bf_mult_1_fu_539_p_ready(grp_bf_mult_1_fu_539_ap_ready),
    .grp_bf_mult_1_fu_539_p_done(grp_bf_mult_1_fu_539_ap_done),
    .grp_bf_mult_1_fu_539_p_idle(grp_bf_mult_1_fu_539_ap_idle),
    .grp_bf_mult_2_fu_534_p_din1(grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1),
    .grp_bf_mult_2_fu_534_p_dout0(grp_bf_mult_2_fu_534_ap_return),
    .grp_bf_mult_2_fu_534_p_start(grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start),
    .grp_bf_mult_2_fu_534_p_ready(grp_bf_mult_2_fu_534_ap_ready),
    .grp_bf_mult_2_fu_534_p_done(grp_bf_mult_2_fu_534_ap_done),
    .grp_bf_mult_2_fu_534_p_idle(grp_bf_mult_2_fu_534_ap_idle)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_72_7 grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready),
    .p_Result_106(p_Result_63_reg_1692),
    .buff2_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0),
    .buff2_we0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0),
    .buff2_d0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0),
    .p_Result_107(p_Result_64_reg_1697),
    .buff3_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0),
    .buff3_we0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0),
    .buff3_d0(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0)
);

Radix2wECC_Radix2wECC_Pipeline_17 grp_Radix2wECC_Pipeline_17_fu_648(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_17_fu_648_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_17_fu_648_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_17_fu_648_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_17_fu_648_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln23(trunc_ln6_reg_1406),
    .buff2_address0(grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0),
    .buff2_q0(buff2_q0)
);

Radix2wECC_Radix2wECC_Pipeline_18 grp_Radix2wECC_Pipeline_18_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_18_fu_656_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_18_fu_656_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_18_fu_656_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_18_fu_656_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln24(trunc_ln7_reg_1413),
    .buff3_address0(grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0),
    .buff3_q0(buff3_q0)
);

Radix2wECC_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .k(k),
    .x_o(x_o),
    .y_o(y_o),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Radix2wECC_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_17_fu_648_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state80)) begin
            grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_18_fu_656_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_1_fu_487_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_2_fu_495_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_3_fu_509_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_2_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_2_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state67)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state71) & (gmem_AWREADY == 1'b1))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln82_fu_1102_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_inv_fu_529_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln1019_1_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((icmp_ln1019_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
            grp_bf_inv_fu_529_ap_start_reg <= 1'b1;
        end else if ((grp_bf_inv_fu_529_ap_ready == 1'b1)) begin
            grp_bf_inv_fu_529_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_mult_1_fu_539_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state53) & (1'b0 == ap_block_state53_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_on_subcall_done)))) begin
            grp_bf_mult_1_fu_539_ap_start_reg <= 1'b1;
        end else if ((grp_bf_mult_1_fu_539_ap_ready == 1'b1)) begin
            grp_bf_mult_1_fu_539_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_mult_2_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state35) | ((icmp_ln1019_1_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((icmp_ln1019_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
            grp_bf_mult_2_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_bf_mult_2_fu_534_ap_ready == 1'b1)) begin
            grp_bf_mult_2_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_point_add_1_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state69)) begin
            grp_point_add_1_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_point_add_1_fu_630_ap_ready == 1'b1)) begin
            grp_point_add_1_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_point_add_fu_570_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state44))) begin
            grp_point_add_fu_570_ap_start_reg <= 1'b1;
        end else if ((grp_point_add_fu_570_ap_ready == 1'b1)) begin
            grp_point_add_fu_570_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        R_x_V_1_fu_272 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        R_x_V_1_fu_272 <= ap_phi_mux_R_x_V_5_phi_fu_478_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_1_fu_1140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        R_x_V_2_reg_439 <= 166'd0;
    end else if (((icmp_ln1019_1_reg_1628 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        R_x_V_2_reg_439 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln58_fu_1179_p2) & (1'b1 == ap_CS_fsm_state62))) begin
        R_x_V_5_reg_475 <= ap_phi_mux_R_x_V_2_phi_fu_443_p4;
    end else if (((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
        R_x_V_5_reg_475 <= grp_point_add_fu_570_ap_return_0;
    end else if (((1'd1 == and_ln58_reg_1654) & (p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        R_x_V_5_reg_475 <= grp_point_add_1_fu_630_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        R_y_V_4_1_fu_276 <= 163'd0;
    end else if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        R_y_V_4_1_fu_276 <= trunc_ln82_fu_1262_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln58_fu_1179_p2) & (1'b1 == ap_CS_fsm_state62))) begin
        R_y_V_4_4_in_reg_463 <= ap_phi_mux_R_y_V_phi_fu_455_p4;
    end else if (((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
        R_y_V_4_4_in_reg_463 <= grp_point_add_fu_570_ap_return_1;
    end else if (((1'd1 == and_ln58_reg_1654) & (p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        R_y_V_4_4_in_reg_463 <= grp_point_add_1_fu_630_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_1_fu_1140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        R_y_V_reg_451 <= 166'd0;
    end else if (((icmp_ln1019_1_reg_1628 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        R_y_V_reg_451 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_43_fu_264 <= 4'd1;
    end else if (((icmp_ln110_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        i_43_fu_264 <= add_ln110_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        i_44_fu_280 <= 7'd32;
    end else if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        i_44_fu_280 <= select_ln48_1_reg_1562;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        indvar_flatten_fu_284 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        indvar_flatten_fu_284 <= add_ln48_reg_1543;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        k_1_fu_268 <= 4'd4;
    end else if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
        k_1_fu_268 <= k_2_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        m_1_reg_415 <= 32'd0;
    end else if (((icmp_ln82_reg_1611 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        m_1_reg_415 <= m_fu_1127_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        n_reg_427 <= 32'd0;
    end else if (((icmp_ln82_reg_1611 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        n_reg_427 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_fu_812_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp1_x_V_reg_403 <= 166'd0;
    end else if (((icmp_ln1019_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp1_x_V_reg_403 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_fu_812_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_y_V_reg_391 <= 166'd0;
    end else if (((icmp_ln1019_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp_y_V_reg_391 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        Q_reg_1606 <= Q_fu_1095_p2;
        icmp_ln82_reg_1611 <= icmp_ln82_fu_1102_p2;
        sext_ln49_reg_1601 <= sext_ln49_fu_1036_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        R_x_V_1_load_1_reg_1615 <= R_x_V_1_fu_272;
        icmp_ln1019_1_reg_1628 <= icmp_ln1019_1_fu_1140_p2;
        trunc_ln47_reg_1622 <= trunc_ln47_fu_1136_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        R_y_V_4_1_load_1_reg_1632 <= R_y_V_4_1_fu_276;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        a_V_loc_fu_248 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln48_fu_913_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        add_ln48_1_reg_1551 <= add_ln48_1_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln48_reg_1543 <= add_ln48_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln81_reg_1587 <= add_ln81_fu_1014_p2;
        p_Result_s_reg_1592 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[32'd5];
        tmp_13_reg_1577 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[32'd2];
        tmp_15_reg_1596 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[32'd5];
        tmp_s_reg_1582 <= {{grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        and_ln58_reg_1654 <= and_ln58_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        b_V_2_reg_1446 <= b_V_2_fu_796_p1;
        icmp_ln1019_reg_1458 <= icmp_ln1019_fu_812_p2;
        scalar_V_reg_1441[165 : 1] <= scalar_V_fu_788_p3[165 : 1];
        trunc_ln99_reg_1453 <= trunc_ln99_fu_808_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        empty_132_reg_1474 <= empty_132_fu_831_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        empty_134_reg_1649 <= empty_134_fu_1159_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_1_reg_1425 <= sext_ln23_fu_759_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_addr_2_reg_1430 <= sext_ln24_fu_769_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        lambda_V_12_reg_1640 <= lambda_V_12_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        lambda_V_8_reg_1465 <= lambda_V_8_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        p_Result_63_reg_1692 <= p_Result_63_fu_1298_p5;
        p_Result_64_reg_1697 <= p_Result_64_fu_1310_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_shl_mid2_reg_1572[7 : 2] <= p_shl_mid2_fu_964_p3[7 : 2];
        select_ln48_1_reg_1562 <= select_ln48_1_fu_953_p3;
        select_ln48_reg_1556 <= select_ln48_fu_945_p3;
        trunc_ln48_reg_1567 <= trunc_ln48_fu_959_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state32))) begin
        reg_683 <= grp_bf_inv_fu_529_ap_return;
        reg_688 <= grp_bf_mult_2_fu_534_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        reg_694 <= grp_bf_mult_1_fu_539_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_702 <= grp_bf_mult_2_fu_534_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_708 <= values_x_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_713 <= values_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln58_fu_1179_p2) & (1'b1 == ap_CS_fsm_state62))) begin
        select_ln61_reg_1658 <= select_ln61_fu_1235_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln6_reg_1406 <= {{x_o[63:2]}};
        trunc_ln7_reg_1413 <= {{y_o[63:2]}};
        trunc_ln_reg_1400 <= {{k[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        x_V_load_reg_1683 <= values_x_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        zext_ln110_reg_1486[3 : 0] <= zext_ln110_fu_848_p1[3 : 0];
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_1_fu_487_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state19_on_subcall_done)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state28_on_subcall_done)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state32_on_subcall_done)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bf_mult_1_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_2_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_1_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_point_add_fu_570_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state53_on_subcall_done)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bf_mult_1_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_2_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_1_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if ((grp_point_add_fu_570_ap_done == 1'b0)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state70_on_subcall_done)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_17_fu_648_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_18_fu_656_ap_done == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_fsm_state86_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1019_1_reg_1628 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        ap_phi_mux_R_x_V_2_phi_fu_443_p4 = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out;
    end else begin
        ap_phi_mux_R_x_V_2_phi_fu_443_p4 = R_x_V_2_reg_439;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln58_reg_1654) & (p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        ap_phi_mux_R_x_V_5_phi_fu_478_p6 = grp_point_add_1_fu_630_ap_return_0;
    end else begin
        ap_phi_mux_R_x_V_5_phi_fu_478_p6 = R_x_V_5_reg_475;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln58_reg_1654) & (p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6 = grp_point_add_1_fu_630_ap_return_1;
    end else begin
        ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6 = R_y_V_4_4_in_reg_463;
    end
end

always @ (*) begin
    if (((icmp_ln1019_1_reg_1628 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        ap_phi_mux_R_y_V_phi_fu_455_p4 = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out;
    end else begin
        ap_phi_mux_R_y_V_phi_fu_455_p4 = R_y_V_reg_451;
    end
end

always @ (*) begin
    if (((icmp_ln82_reg_1611 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_phi_mux_m_1_phi_fu_419_p4 = m_fu_1127_p3;
    end else begin
        ap_phi_mux_m_1_phi_fu_419_p4 = m_1_reg_415;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buff1_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_address0 = grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0;
    end else begin
        buff1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buff1_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_ce0 = grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0;
    end else begin
        buff1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_we0 = grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0;
    end else begin
        buff1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0;
    end else begin
        buff2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0;
    end else begin
        buff2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_d0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_d0 = grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0;
    end else begin
        buff2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_we0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_we0 = grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0;
    end else begin
        buff2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0;
    end else begin
        buff3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0;
    end else begin
        buff3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_d0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_d0 = grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0;
    end else begin
        buff3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_we0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_we0 = grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0;
    end else begin
        buff3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln24_fu_769_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln23_fu_759_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln22_fu_749_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd6;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_2_reg_1430;
    end else if (((1'b1 == ap_CS_fsm_state71) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_1_reg_1425;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWADDR = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWADDR = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (gmem_AWREADY == 1'b1)))) begin
        gmem_AWLEN = 32'd6;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWLEN = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWLEN = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (gmem_AWREADY == 1'b1)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWVALID = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWVALID = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state79) & (gmem_BVALID == 1'b1)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_BREADY = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_BREADY = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WDATA = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WDATA = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WSTRB = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WSTRB = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WVALID = grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WVALID = grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state79))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_inv_fu_529_ap_start = grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start;
    end else begin
        grp_bf_inv_fu_529_ap_start = grp_bf_inv_fu_529_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_inv_fu_529_x_V_read = grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_bf_inv_fu_529_x_V_read = R_x_V_1_load_1_reg_1615;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_bf_inv_fu_529_x_V_read = b_V_2_reg_1446;
    end else begin
        grp_bf_inv_fu_529_x_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_mult_1_fu_539_ap_start = grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start;
    end else begin
        grp_bf_mult_1_fu_539_ap_start = grp_bf_mult_1_fu_539_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_mult_1_fu_539_y_V_read = grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bf_mult_1_fu_539_y_V_read = empty_134_reg_1649;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_bf_mult_1_fu_539_y_V_read = R_y_V_4_1_load_1_reg_1632;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_bf_mult_1_fu_539_y_V_read = empty_132_reg_1474;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_bf_mult_1_fu_539_y_V_read = trunc_ln99_reg_1453;
    end else begin
        grp_bf_mult_1_fu_539_y_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_mult_1_fu_539_z_V_read = grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bf_mult_1_fu_539_z_V_read = lambda_V_12_reg_1640;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_bf_mult_1_fu_539_z_V_read = lambda_V_8_reg_1465;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state33))) begin
        grp_bf_mult_1_fu_539_z_V_read = reg_683;
    end else begin
        grp_bf_mult_1_fu_539_z_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_mult_2_fu_534_ap_start = grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start;
    end else begin
        grp_bf_mult_2_fu_534_ap_start = grp_bf_mult_2_fu_534_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_bf_mult_2_fu_534_x_V_read = grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_bf_mult_2_fu_534_x_V_read = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_bf_mult_2_fu_534_x_V_read = R_x_V_1_load_1_reg_1615;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bf_mult_2_fu_534_x_V_read = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_bf_mult_2_fu_534_x_V_read = b_V_2_reg_1446;
    end else begin
        grp_bf_mult_2_fu_534_x_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_point_add_fu_570_x1_V_read = R_x_V_2_reg_439;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_point_add_fu_570_x1_V_read = tmp1_x_V_reg_403;
    end else begin
        grp_point_add_fu_570_x1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_point_add_fu_570_y1_V_read = R_y_V_reg_451;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_point_add_fu_570_y1_V_read = tmp_y_V_reg_391;
    end else begin
        grp_point_add_fu_570_y1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((p_Result_s_reg_1592 == 1'd0) & (1'b1 == ap_CS_fsm_state63)) | ((p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state63)))) begin
        values_x_V_address0 = zext_ln61_fu_1243_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_x_V_address0 = zext_ln110_reg_1486;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_x_V_address0 = zext_ln111_fu_868_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_x_V_address0 = 3'd0;
    end else begin
        values_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state31) | ((p_Result_s_reg_1592 == 1'd0) & (1'b1 == ap_CS_fsm_state63)) | ((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)) | ((p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state63)))) begin
        values_x_V_ce0 = 1'b1;
    end else begin
        values_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        values_x_V_d0 = grp_point_add_fu_570_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_x_V_d0 = b_V_2_fu_796_p1;
    end else begin
        values_x_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_x_V_we0 = 1'b1;
    end else begin
        values_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_Result_s_reg_1592 == 1'd0) & (1'b1 == ap_CS_fsm_state63)) | ((p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state63)))) begin
        values_y_V_address0 = zext_ln61_fu_1243_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_y_V_address0 = zext_ln110_reg_1486;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_y_V_address0 = zext_ln111_fu_868_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_y_V_address0 = 3'd0;
    end else begin
        values_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state31) | ((p_Result_s_reg_1592 == 1'd0) & (1'b1 == ap_CS_fsm_state63)) | ((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)) | ((p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state63)))) begin
        values_y_V_ce0 = 1'b1;
    end else begin
        values_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        values_y_V_d0 = grp_point_add_fu_570_ap_return_1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_y_V_d0 = c_V_4_fu_803_p1;
    end else begin
        values_y_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_y_V_we0 = 1'b1;
    end else begin
        values_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_Radix2wECC_Pipeline_1_fu_487_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln1019_fu_812_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_bf_mult_2_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln110_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln48_fu_913_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln82_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln1019_1_fu_1140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (1'b0 == ap_block_state53_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((grp_bf_mult_2_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_bf_mult_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'd0 == and_ln58_fu_1179_p2) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((p_Result_s_reg_1592 == 1'd1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((grp_point_add_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (1'b0 == ap_block_state70_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((grp_Radix2wECC_Pipeline_17_fu_648_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((grp_Radix2wECC_Pipeline_18_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Q_fu_1095_p2 = (zext_ln779_fu_1080_p1 - zext_ln81_6_fu_1091_p1);

assign abscond_fu_1121_p2 = (($signed(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign add_ln110_fu_874_p2 = (i_43_fu_264 + 4'd1);

assign add_ln111_fu_862_p2 = ($signed(trunc_ln110_fu_858_p1) + $signed(3'd7));

assign add_ln48_1_fu_928_p2 = ($signed(i_44_fu_280) + $signed(7'd127));

assign add_ln48_fu_919_p2 = (indvar_flatten_fu_284 + 8'd1);

assign add_ln61_1_fu_1191_p2 = ($signed(trunc_ln47_reg_1622) + $signed(4'd15));

assign add_ln61_fu_1185_p2 = ($signed(m_1_reg_415) + $signed(32'd4294967295));

assign add_ln81_1_fu_1064_p2 = (zext_ln81_4_fu_1061_p1 + zext_ln81_2_fu_1046_p1);

assign add_ln81_2_fu_1074_p2 = (zext_ln81_5_fu_1070_p1 + zext_ln81_3_fu_1057_p1);

assign add_ln81_fu_1014_p2 = (zext_ln81_1_fu_992_p1 + zext_ln81_fu_980_p1);

assign and_ln58_fu_1179_p2 = (icmp_ln58_fu_1174_p2 & icmp_ln58_1_fu_1168_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state19_on_subcall_done = ((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done == 1'b0) | (grp_Radix2wECC_Pipeline_2_fu_495_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state28_on_subcall_done = ((grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done == 1'b0) | (grp_Radix2wECC_Pipeline_3_fu_509_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state32_on_subcall_done = ((grp_bf_mult_2_fu_534_ap_done == 1'b0) | (grp_bf_inv_fu_529_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state53_on_subcall_done = ((grp_bf_mult_2_fu_534_ap_done == 1'b0) | (grp_bf_inv_fu_529_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state70_on_subcall_done = ((grp_point_add_1_fu_630_ap_done == 1'b0) & (ap_predicate_op347_call_state70 == 1'b1));
end

always @ (*) begin
    ap_predicate_op347_call_state70 = ((1'd1 == and_ln58_reg_1654) & (p_Result_s_reg_1592 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_V_2_fu_796_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out[165:0];

assign c_V_4_fu_803_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out[165:0];

assign empty_132_fu_831_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out[162:0];

assign empty_134_fu_1159_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out[162:0];

assign empty_136_fu_976_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[0:0];

assign grp_Radix2wECC_Pipeline_17_fu_648_ap_start = grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg;

assign grp_Radix2wECC_Pipeline_18_fu_656_ap_start = grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg;

assign grp_Radix2wECC_Pipeline_1_fu_487_ap_start = grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg;

assign grp_Radix2wECC_Pipeline_2_fu_495_ap_start = grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg;

assign grp_Radix2wECC_Pipeline_3_fu_509_ap_start = grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg;

assign grp_point_add_1_fu_630_ap_start = grp_point_add_1_fu_630_ap_start_reg;

assign grp_point_add_fu_570_ap_start = grp_point_add_fu_570_ap_start_reg;

assign icmp_ln1019_1_fu_1140_p2 = ((R_x_V_1_fu_272 == 166'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_812_p2 = ((b_V_2_fu_796_p1 == 166'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_852_p2 = ((i_43_fu_264 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_913_p2 = ((indvar_flatten_fu_284 == 8'd165) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_1168_p2 = ((m_1_reg_415 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1174_p2 = ((sext_ln49_reg_1601 == n_reg_427) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_1102_p2 = ((add_ln81_2_fu_1074_p2 == shl_ln81_1_fu_1084_p3) ? 1'b1 : 1'b0);

assign k_2_fu_1266_p2 = ($signed(select_ln48_reg_1556) + $signed(4'd15));

assign lambda_V_12_fu_1150_p2 = (grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out ^ 166'd1);

assign lambda_V_8_fu_822_p2 = (grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out ^ 166'd1);

assign m_fu_1127_p3 = ((abscond_fu_1121_p2[0:0] == 1'b1) ? grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out : neg_fu_1115_p2);

assign neg_fu_1115_p2 = (32'd0 - grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out);

assign p_Result_63_fu_1298_p5 = {{grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out[191:163]}, {trunc_ln628_fu_1294_p1}};

assign p_Result_64_fu_1310_p5 = {{grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out[191:163]}, {R_y_V_4_1_fu_276}};

assign p_shl_mid2_fu_964_p3 = {{trunc_ln48_fu_959_p1}, {2'd0}};

assign scalar_V_fu_788_p3 = {{a_V_loc_fu_248}, {1'd0}};

assign select_ln48_1_fu_953_p3 = ((tmp_fu_937_p3[0:0] == 1'b1) ? add_ln48_1_reg_1551 : i_44_fu_280);

assign select_ln48_fu_945_p3 = ((tmp_fu_937_p3[0:0] == 1'b1) ? 4'd4 : k_1_fu_268);

assign select_ln61_fu_1235_p3 = ((tmp_16_fu_1196_p3[0:0] == 1'b1) ? sub_ln61_1_fu_1219_p2 : trunc_ln61_3_fu_1225_p4);

assign sext_ln22_fu_749_p1 = $signed(trunc_ln_reg_1400);

assign sext_ln23_fu_759_p1 = $signed(trunc_ln6_reg_1406);

assign sext_ln24_fu_769_p1 = $signed(trunc_ln7_reg_1413);

assign sext_ln49_fu_1036_p1 = select_ln48_reg_1556;

assign shl_ln81_1_fu_1084_p3 = {{tmp_15_reg_1596}, {4'd0}};

assign shl_ln81_2_fu_1039_p3 = {{tmp_13_reg_1577}, {1'd0}};

assign sub_ln61_1_fu_1219_p2 = (3'd0 - trunc_ln61_2_fu_1209_p4);

assign sub_ln61_fu_1204_p2 = (4'd1 - trunc_ln47_reg_1622);

assign tmp4_fu_1050_p3 = {{tmp_s_reg_1582}, {2'd0}};

assign tmp_12_fu_984_p3 = grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out[32'd1];

assign tmp_16_fu_1196_p3 = add_ln61_fu_1185_p2[32'd31];

assign tmp_fu_937_p3 = k_1_fu_268[32'd3];

assign trunc_ln110_fu_858_p1 = i_43_fu_264[2:0];

assign trunc_ln47_fu_1136_p1 = ap_phi_mux_m_1_phi_fu_419_p4[3:0];

assign trunc_ln48_fu_959_p1 = select_ln48_1_fu_953_p3[5:0];

assign trunc_ln61_2_fu_1209_p4 = {{sub_ln61_fu_1204_p2[3:1]}};

assign trunc_ln61_3_fu_1225_p4 = {{add_ln61_1_fu_1191_p2[3:1]}};

assign trunc_ln628_fu_1294_p1 = R_x_V_1_fu_272[162:0];

assign trunc_ln82_fu_1262_p1 = ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6[162:0];

assign trunc_ln99_fu_808_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out[162:0];

assign zext_ln110_fu_848_p1 = i_43_fu_264;

assign zext_ln111_fu_868_p1 = add_ln111_fu_862_p2;

assign zext_ln61_fu_1243_p1 = select_ln61_reg_1658;

assign zext_ln779_fu_1080_p1 = add_ln81_2_fu_1074_p2;

assign zext_ln81_1_fu_992_p1 = tmp_12_fu_984_p3;

assign zext_ln81_2_fu_1046_p1 = shl_ln81_2_fu_1039_p3;

assign zext_ln81_3_fu_1057_p1 = tmp4_fu_1050_p3;

assign zext_ln81_4_fu_1061_p1 = add_ln81_reg_1587;

assign zext_ln81_5_fu_1070_p1 = add_ln81_1_fu_1064_p2;

assign zext_ln81_6_fu_1091_p1 = shl_ln81_1_fu_1084_p3;

assign zext_ln81_fu_980_p1 = empty_136_fu_976_p1;

always @ (posedge ap_clk) begin
    scalar_V_reg_1441[0] <= 1'b0;
    zext_ln110_reg_1486[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    p_shl_mid2_reg_1572[1:0] <= 2'b00;
end

endmodule //Radix2wECC
