
`timescale 1ns/1ns

module tb_lab3_2;


logic clk, _rst, last_clk;
logic [7:0] Q;


top DUT (.clk(clk), ._rst(_rst), .last_clk(last_clk), .Q(Q));

initial begin
clk = 1'b0;
_rst = 1'b0;
#10 _rst = 1'b1;
for (int i=0; i<=60; i++) begin
	#10 clk = 1'b0;
	#10 clk = 1'b1;
end

end

initial
#630 $stop;

initial begin
$display("Start");
$monitor($time, "clk = %b and _rst = %b, last_clk = %b, Q = %b", clk, _rst, last_clk, Q);
end

endmodule