Line 173: [NrTxDbDev][setTxPath] CoreIdx:%d EncIdx:%d EncBitmap:0x%x ModIdx[0]:%d ModIdx[1]:%d MaxRank:%d LmacCmdIdx:%d
Line 184: [NrTxDbDev][setTxPath rfctrl] rfCtrlEn:%d, pairCcIdx:%d
Line 189: [NrTxDbDev][Wrong IPC_HAL_TXMAND SetBit %d] 
Line 236: [NrTxDbDev][IPC_HAL_TXCMM_MIB_CFG] cellID:%d, DuplexMode:%d, dlPathIdx:%d, dlRfdIdx0:%d, dlRfdIdx1:%d, dlRfIdx0:%d, dlRfIdx1:%d
Line 253: [NrTxDbDev][IPC_HAL_TXCMM_SIB_CFG] carrierFreqUL:%d, FreqRange:%d, carrierBandwidthUL:%d, isRestore:%d
Line 266: [NrTxDbDev][IPC_HAL_TXCMM_FREQ_CFG] frequencyShift7p5khz:%d, TxDiversityFlag:%d PowerClass1p5Flag:%d
Line 276: [NrTxDbDev][IPC_HAL_TXCMM_SERVING_CELL_CFG] nTaOffset:%d
Line 310: [NrTxDbDev][IPC_HAL_TXCMM_BWP_CFG] isBwpBasedRf:%d, bandwidthPartId:%d, startPrb/length(3/3):%d, mu/isLongCp(1/1):%d offsetToCarrier/maxRbSize(4/3):%d, rfFreqUL:%d, rfBandwidthUL:%d, numTxAnt:%d
Line 338: [NrTxDbDev][IPC_HAL_TXCMM_CELLGROUP_CFG] xScale: %d, xScaleFlag: %d, p_UE_FR1: %d, p_UE_FR1_flag: %d
Line 354: [NrTxDbDev][IPC_HAL_TXCMM_BWP_CLEAR_CFG]
Line 359: [NrTxDbDev][Wrong IPC_HAL_TXCMM SetBit %d] 
Line 392: [NrTxDbDev][IPC_HAL_TXCH_CMM_PUCCH_CFG]
Line 401: [NrTxDbDev][IPC_HAL_TXCH_CMM_PUSCH_CFG]
Line 410: [NrTxDbDev][IPC_HAL_TXCH_DEDI_PUSCH_CFG]
Line 417: [NrTxDbDev][IPC_HAL_TXCH_DEDI_PUCCH_CFG]
Line 426: [NrTxDbDev][IPC_HAL_TXCH_DEDI_SRS_CFG]
Line 431: [NrTxDbDev][Wrong IPC_HAL_TXCH SetBit %d] 
Line 465: [NrTxDbDev][IPC_HAL_TXCMD_MOD_INFO_CFG]
Line 477: [NrTxDbDev][IPC_HAL_TXCMD_INIT_TA_CFG]
Line 486: [NrTxDbDev][IPC_HAL_TXCMD_TA_CFG]
Line 493: [NrTxDbDev][IPC_HAL_TXCMD_SETTLING_IND] resetFlag[%d]
Line 502: [NrTxDbDev][IPC_HAL_TXCMD_URTG_RESYNC_CFG]
Line 511: [NrTxDbDev][IPC_HAL_TXCMD_PRACH_TIME_CFG]
Line 521: [NrTxDbDev][IPC_HAL_TXCMD_TXFILTER_CFG] txfPathNum:%d, parallelSerial:%d, compressEnable:%d
Line 538: [NrTxDbDev][IPC_HAL_TXCMD_TXPATH_CFG] dacIndex0:%d, dacIndex1:%d, etIndex0:%d, etIndex1:%d, antSwPeriod:%d, srsMaxPower:%d, txAsIdx:%d, rxAsIdx:%d, FeDbgFlag:0x%X
Line 546: [NrTxDbDev][IPC_HAL_TXCMD_GAP_CFG] gapConfig:%d, gapControl:%d
Line 554: [NrTxDbDev][IPC_HAL_TXCMD_MEASMODE_CFG] measModeCfg:%d
Line 563: [NrTxDbDev][IPC_HAL_TXCMD_RXMODE_CFG] rxModeBitMap:0x%X, trxSwSkipFlag:%d
Line 592: [NrTxDbDev][IPC_HAL_TXCMD_NTM_SET_CFG] BeamValid:%d txBeamIdxH:%d txBeamIdxV:%d rxBeamIdxH:%d rxBeamIdxV:%d
Line 602: [NrTxDbDev][IPC_HAL_TXCMD_CONN_PRIO] subframes:%d sfn:%d
Line 618: [NrTxDbDev][IPC_HAL_TXCMD_TX_SHARING_CFG] targetDacBitMap:0x%X, resetFlag:%d
Line 626: [NrTxDbDev][IPC_HAL_TXCMD_TX_RELEASE_CFG] suspendMode:%d
Line 640: [NrTxDbDev][IPC_HAL_TXCMD_TXDB_UPDATE_CFG] etDacUpdate:%d, etDacIdx:%d, %d, txCtlUpdate:%d, femCtlUpdate:%d, cplUpdate:%d
Line 649: [NrTxDbDev][IPC_HAL_TXCMD_TXDB_CLEAR_CFG]
Line 657: [NrTxDbDev][IPC_HAL_TXCMD_OHC_TX_ANT_CFG] ohcMaxTxAnt:%d
Line 667: [NrTxDbDev][IPC_HAL_TXCMD_ULCA_CFG] ulActCcBitmap:0x%x
Line 679: [NrTxDbDev][IPC_HAL_TXCMD_ULCA_CFG] m_TxDevDeactCnt %d, ulActCcBitmap:0x%x
Line 686: [NrTxDbDev][IPC_HAL_TXCMD_NTM_ETSM_DISABLE_CFG] 
Line 693: [NrTxDbDev][IPC_HAL_TXCMD_NTM_DPS_REQ_CFG] cmd:%d, ltePower:%d
Line 702: [NrTxDbDev][IPC_HAL_TXCMD_MD_SWITCH_CFG] activeModuleIdx %d
Line 709: [NrTxDbDev][IPC_HAL_TXCMD_SRS_LIMIT_CFG] srsLimit:%d, %d, %d, %d
Line 722: [NrTxDbDev][IPC_HAL_TXCMD_ANT_LIMIT_CFG] antLimit:%d, %d, %d, %d CoupledFlag:%d
Line 727: [NrTxDbDev][Wrong IPC_HAL_TXCMD SetBit %d] 
Line 759: [NrTxDbDev][IPC_HAL_TXTSIC_TXF_INIT_CFG] : 0x%x
Line 770: [NrTxDbDev][IPC_HAL_TXTSIC_TXF_ONOFF_CFG] TSIC_Param [TsicNrTxfFlag %d, SmallRbSize %d,PwrThreshold %d,TxfNum %d,DmrsSymCtrlFlag %d]
Line 887: [NrTxDbDev][UpdatePcApiMode] pcApiMode %d
