
JAVS-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000127b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013aac  08012958  08012958  00022958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026404  08026404  000402d4  2**0
                  CONTENTS
  4 .ARM          00000008  08026404  08026404  00036404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802640c  0802640c  000402d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802640c  0802640c  0003640c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08026410  08026410  00036410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  08026414  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012134  200002d4  080266e8  000402d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012408  080266e8  00042408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000402d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022a3b  00000000  00000000  00040304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005098  00000000  00000000  00062d3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  00067dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001860  00000000  00000000  000698a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db6f  00000000  00000000  0006b100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027474  00000000  00000000  00088c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a34c1  00000000  00000000  000b00e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  001535a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fe4  00000000  00000000  00153664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a9c  00000000  00000000  0015b648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d4 	.word	0x200002d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012940 	.word	0x08012940

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d8 	.word	0x200002d8
 80001dc:	08012940 	.word	0x08012940

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	; 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__gedf2>:
 8000aec:	f04f 3cff 	mov.w	ip, #4294967295
 8000af0:	e006      	b.n	8000b00 <__cmpdf2+0x4>
 8000af2:	bf00      	nop

08000af4 <__ledf2>:
 8000af4:	f04f 0c01 	mov.w	ip, #1
 8000af8:	e002      	b.n	8000b00 <__cmpdf2+0x4>
 8000afa:	bf00      	nop

08000afc <__cmpdf2>:
 8000afc:	f04f 0c01 	mov.w	ip, #1
 8000b00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b16:	d01b      	beq.n	8000b50 <__cmpdf2+0x54>
 8000b18:	b001      	add	sp, #4
 8000b1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b1e:	bf0c      	ite	eq
 8000b20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b24:	ea91 0f03 	teqne	r1, r3
 8000b28:	bf02      	ittt	eq
 8000b2a:	ea90 0f02 	teqeq	r0, r2
 8000b2e:	2000      	moveq	r0, #0
 8000b30:	4770      	bxeq	lr
 8000b32:	f110 0f00 	cmn.w	r0, #0
 8000b36:	ea91 0f03 	teq	r1, r3
 8000b3a:	bf58      	it	pl
 8000b3c:	4299      	cmppl	r1, r3
 8000b3e:	bf08      	it	eq
 8000b40:	4290      	cmpeq	r0, r2
 8000b42:	bf2c      	ite	cs
 8000b44:	17d8      	asrcs	r0, r3, #31
 8000b46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b4a:	f040 0001 	orr.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__cmpdf2+0x64>
 8000b5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5e:	d107      	bne.n	8000b70 <__cmpdf2+0x74>
 8000b60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d1d6      	bne.n	8000b18 <__cmpdf2+0x1c>
 8000b6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6e:	d0d3      	beq.n	8000b18 <__cmpdf2+0x1c>
 8000b70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdrcmple>:
 8000b78:	4684      	mov	ip, r0
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4662      	mov	r2, ip
 8000b7e:	468c      	mov	ip, r1
 8000b80:	4619      	mov	r1, r3
 8000b82:	4663      	mov	r3, ip
 8000b84:	e000      	b.n	8000b88 <__aeabi_cdcmpeq>
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdcmpeq>:
 8000b88:	b501      	push	{r0, lr}
 8000b8a:	f7ff ffb7 	bl	8000afc <__cmpdf2>
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	bf48      	it	mi
 8000b92:	f110 0f00 	cmnmi.w	r0, #0
 8000b96:	bd01      	pop	{r0, pc}

08000b98 <__aeabi_dcmpeq>:
 8000b98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b9c:	f7ff fff4 	bl	8000b88 <__aeabi_cdcmpeq>
 8000ba0:	bf0c      	ite	eq
 8000ba2:	2001      	moveq	r0, #1
 8000ba4:	2000      	movne	r0, #0
 8000ba6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000baa:	bf00      	nop

08000bac <__aeabi_dcmplt>:
 8000bac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb0:	f7ff ffea 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bb4:	bf34      	ite	cc
 8000bb6:	2001      	movcc	r0, #1
 8000bb8:	2000      	movcs	r0, #0
 8000bba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_dcmple>:
 8000bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc4:	f7ff ffe0 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bc8:	bf94      	ite	ls
 8000bca:	2001      	movls	r0, #1
 8000bcc:	2000      	movhi	r0, #0
 8000bce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_dcmpge>:
 8000bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd8:	f7ff ffce 	bl	8000b78 <__aeabi_cdrcmple>
 8000bdc:	bf94      	ite	ls
 8000bde:	2001      	movls	r0, #1
 8000be0:	2000      	movhi	r0, #0
 8000be2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be6:	bf00      	nop

08000be8 <__aeabi_dcmpgt>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff ffc4 	bl	8000b78 <__aeabi_cdrcmple>
 8000bf0:	bf34      	ite	cc
 8000bf2:	2001      	movcc	r0, #1
 8000bf4:	2000      	movcs	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmpun>:
 8000bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x10>
 8000c06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c0a:	d10a      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x20>
 8000c16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0001 	mov.w	r0, #1
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2iz>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c30:	d215      	bcs.n	8000c5e <__aeabi_d2iz+0x36>
 8000c32:	d511      	bpl.n	8000c58 <__aeabi_d2iz+0x30>
 8000c34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c3c:	d912      	bls.n	8000c64 <__aeabi_d2iz+0x3c>
 8000c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c62:	d105      	bne.n	8000c70 <__aeabi_d2iz+0x48>
 8000c64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	bf08      	it	eq
 8000c6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <LEDMenu_Init>:
/*
 * Menu functions
 */

void LEDMenu_Init(LCD2004_I2C *lcd)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	// Start config with all off
	// TODO: save & load config for restarts
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e015      	b.n	8000fb6 <LEDMenu_Init+0x3a>
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73bb      	strb	r3, [r7, #14]
 8000f8e:	e00c      	b.n	8000faa <LEDMenu_Init+0x2e>
			LEDStrips_Config[i][j] = LEDCONFIG_OFF;
 8000f90:	7bfa      	ldrb	r2, [r7, #15]
 8000f92:	7bb9      	ldrb	r1, [r7, #14]
 8000f94:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <LEDMenu_Init+0x6c>)
 8000f96:	4613      	mov	r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4403      	add	r3, r0
 8000f9e:	440b      	add	r3, r1
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d9ef      	bls.n	8000f90 <LEDMenu_Init+0x14>
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0e6      	beq.n	8000f8a <LEDMenu_Init+0xe>

	LEDSelectionMenu_State = LEDMENU_START;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <LEDMenu_Init+0x70>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
	LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	705a      	strb	r2, [r3, #1]
	LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	709a      	strb	r2, [r3, #2]
	LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8000fce:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	70da      	strb	r2, [r3, #3]

	LEDMenu_StatusFlags = 0;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <LEDMenu_Init+0x78>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]

	LEDMenu_UpdateDisplay(lcd);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 f960 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200002f4 	.word	0x200002f4
 8000fec:	200002f7 	.word	0x200002f7
 8000ff0:	20000304 	.word	0x20000304
 8000ff4:	200002f0 	.word	0x200002f0

08000ff8 <LEDMenu_UpdateState>:

void LEDMenu_UpdateState(LEDMenu_ButtonAction action, LCD2004_I2C *lcd)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
	switch (action)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b02      	cmp	r3, #2
 8001008:	f000 80d5 	beq.w	80011b6 <LEDMenu_UpdateState+0x1be>
 800100c:	2b02      	cmp	r3, #2
 800100e:	f300 8113 	bgt.w	8001238 <LEDMenu_UpdateState+0x240>
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <LEDMenu_UpdateState+0x24>
 8001016:	2b01      	cmp	r3, #1
 8001018:	d025      	beq.n	8001066 <LEDMenu_UpdateState+0x6e>
 800101a:	e10d      	b.n	8001238 <LEDMenu_UpdateState+0x240>
	{
	case LEDMENU_BTN_BACK: // Go back to previous menu
	{
		switch (LEDSelectionMenu_State)
 800101c:	4b92      	ldr	r3, [pc, #584]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b03      	cmp	r3, #3
 8001022:	d817      	bhi.n	8001054 <LEDMenu_UpdateState+0x5c>
 8001024:	a201      	add	r2, pc, #4	; (adr r2, 800102c <LEDMenu_UpdateState+0x34>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	0800105d 	.word	0x0800105d
 8001030:	0800103d 	.word	0x0800103d
 8001034:	08001045 	.word	0x08001045
 8001038:	0800104d 	.word	0x0800104d

			// cant go back from start state -> do nothing

			break;
		case LEDMENU_STRIP_SELECTION:
			LEDSelectionMenu_State = LEDMENU_START;
 800103c:	4b8a      	ldr	r3, [pc, #552]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
			break;
 8001042:	e00c      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_COLOR_SELECTION:
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 8001044:	4b88      	ldr	r3, [pc, #544]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
			break;
 800104a:	e008      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_CONFIG_SELECTION:
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800104c:	4b86      	ldr	r3, [pc, #536]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800104e:	2202      	movs	r2, #2
 8001050:	701a      	strb	r2, [r3, #0]
			break;
 8001052:	e004      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_NUM:
		default:
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 8001054:	4b84      	ldr	r3, [pc, #528]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
			break;
 800105a:	e000      	b.n	800105e <LEDMenu_UpdateState+0x66>
			break;
 800105c:	bf00      	nop
		}

		LCD_Clear(lcd);
 800105e:	6838      	ldr	r0, [r7, #0]
 8001060:	f002 f9a2 	bl	80033a8 <LCD_Clear>

		break;
 8001064:	e0f8      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_SELECT: // select current item, remember selection and go to next menu
	{
		switch (LEDSelectionMenu_State)
 8001066:	4b80      	ldr	r3, [pc, #512]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b03      	cmp	r3, #3
 800106c:	f200 809b 	bhi.w	80011a6 <LEDMenu_UpdateState+0x1ae>
 8001070:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <LEDMenu_UpdateState+0x80>)
 8001072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001076:	bf00      	nop
 8001078:	08001089 	.word	0x08001089
 800107c:	08001097 	.word	0x08001097
 8001080:	080010a5 	.word	0x080010a5
 8001084:	080010ad 	.word	0x080010ad
		{
		case LEDMENU_START:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <LEDMenu_UpdateState+0x274>)
 800108a:	2200      	movs	r2, #0
 800108c:	705a      	strb	r2, [r3, #1]
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 800108e:	4b76      	ldr	r3, [pc, #472]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
			break;
 8001094:	e08b      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001096:	4b75      	ldr	r3, [pc, #468]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001098:	2200      	movs	r2, #0
 800109a:	709a      	strb	r2, [r3, #2]
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800109c:	4b72      	ldr	r3, [pc, #456]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800109e:	2202      	movs	r2, #2
 80010a0:	701a      	strb	r2, [r3, #0]
			break;
 80010a2:	e084      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			//LEDSelectionMenu_Memory[LEDMENU_INPUT_SELECTION] = 0;
			LEDSelectionMenu_State = LEDMENU_CONFIG_SELECTION;
 80010a4:	4b70      	ldr	r3, [pc, #448]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80010a6:	2203      	movs	r2, #3
 80010a8:	701a      	strb	r2, [r3, #0]
			break;
 80010aa:	e080      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			// save selection result in led strip config
			uint8_t Selection_Strip = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80010ac:	4b6f      	ldr	r3, [pc, #444]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ae:	785b      	ldrb	r3, [r3, #1]
 80010b0:	73fb      	strb	r3, [r7, #15]
			uint8_t Selection_Color = LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION];
 80010b2:	4b6e      	ldr	r3, [pc, #440]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010b4:	789b      	ldrb	r3, [r3, #2]
 80010b6:	73bb      	strb	r3, [r7, #14]
			uint8_t Selection_Config = LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION];
 80010b8:	4b6c      	ldr	r3, [pc, #432]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ba:	78db      	ldrb	r3, [r3, #3]
 80010bc:	737b      	strb	r3, [r7, #13]

			LEDStrips_Config[Selection_Strip][Selection_Color] = Selection_Config;
 80010be:	7bfa      	ldrb	r2, [r7, #15]
 80010c0:	7bb9      	ldrb	r1, [r7, #14]
 80010c2:	486b      	ldr	r0, [pc, #428]	; (8001270 <LEDMenu_UpdateState+0x278>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	4403      	add	r3, r0
 80010cc:	440b      	add	r3, r1
 80010ce:	7b7a      	ldrb	r2, [r7, #13]
 80010d0:	701a      	strb	r2, [r3, #0]
			LEDStrips_Update();
 80010d2:	f000 facd 	bl	8001670 <LEDStrips_Update>

			LEDMenu_StatusFlags |= LEDMENU_FLAG_STATECHANGE;
 80010d6:	4b67      	ldr	r3, [pc, #412]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010e2:	701a      	strb	r2, [r3, #0]


			sprintf(USB_TxBuffer, "led config changed: strip %s %s -> %s\r\n", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color], LED_ConfigNames[Selection_Config]);
 80010e4:	7bfa      	ldrb	r2, [r7, #15]
 80010e6:	4613      	mov	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	4a62      	ldr	r2, [pc, #392]	; (8001278 <LEDMenu_UpdateState+0x280>)
 80010ee:	1899      	adds	r1, r3, r2
 80010f0:	7bba      	ldrb	r2, [r7, #14]
 80010f2:	4613      	mov	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	4413      	add	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4a60      	ldr	r2, [pc, #384]	; (800127c <LEDMenu_UpdateState+0x284>)
 80010fc:	1898      	adds	r0, r3, r2
 80010fe:	7b7a      	ldrb	r2, [r7, #13]
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	4a5e      	ldr	r2, [pc, #376]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001108:	4413      	add	r3, r2
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	4603      	mov	r3, r0
 800110e:	460a      	mov	r2, r1
 8001110:	495c      	ldr	r1, [pc, #368]	; (8001284 <LEDMenu_UpdateState+0x28c>)
 8001112:	485d      	ldr	r0, [pc, #372]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001114:	f00f f99a 	bl	801044c <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8001118:	485b      	ldr	r0, [pc, #364]	; (8001288 <LEDMenu_UpdateState+0x290>)
 800111a:	f000 fd4f 	bl	8001bbc <USB_PrintDebug>

			// output changed config
			LCD_Clear(lcd);
 800111e:	6838      	ldr	r0, [r7, #0]
 8001120:	f002 f942 	bl	80033a8 <LCD_Clear>
			LCD_DisplayStringLineCentered2(lcd, "New config:", 0);
 8001124:	2200      	movs	r2, #0
 8001126:	4959      	ldr	r1, [pc, #356]	; (800128c <LEDMenu_UpdateState+0x294>)
 8001128:	6838      	ldr	r0, [r7, #0]
 800112a:	f002 f8ce 	bl	80032ca <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "%s %s", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color]);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001134:	7bfa      	ldrb	r2, [r7, #15]
 8001136:	4613      	mov	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	4a4e      	ldr	r2, [pc, #312]	; (8001278 <LEDMenu_UpdateState+0x280>)
 800113e:	1899      	adds	r1, r3, r2
 8001140:	7bba      	ldrb	r2, [r7, #14]
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	4a4c      	ldr	r2, [pc, #304]	; (800127c <LEDMenu_UpdateState+0x284>)
 800114c:	4413      	add	r3, r2
 800114e:	460a      	mov	r2, r1
 8001150:	494f      	ldr	r1, [pc, #316]	; (8001290 <LEDMenu_UpdateState+0x298>)
 8001152:	f00f f97b 	bl	801044c <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 2);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	3355      	adds	r3, #85	; 0x55
 800115a:	2202      	movs	r2, #2
 800115c:	4619      	mov	r1, r3
 800115e:	6838      	ldr	r0, [r7, #0]
 8001160:	f002 f8b3 	bl	80032ca <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "=> %s", LED_ConfigNames[Selection_Config]);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800116a:	7b7a      	ldrb	r2, [r7, #13]
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	4a43      	ldr	r2, [pc, #268]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001174:	4413      	add	r3, r2
 8001176:	461a      	mov	r2, r3
 8001178:	4946      	ldr	r1, [pc, #280]	; (8001294 <LEDMenu_UpdateState+0x29c>)
 800117a:	f00f f967 	bl	801044c <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 3);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	3355      	adds	r3, #85	; 0x55
 8001182:	2203      	movs	r2, #3
 8001184:	4619      	mov	r1, r3
 8001186:	6838      	ldr	r0, [r7, #0]
 8001188:	f002 f89f 	bl	80032ca <LCD_DisplayStringLineCentered2>

			// let update message stay on lcd for 5 sec, then discard any button events that happened during waiting time
			HAL_Delay(3000);
 800118c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001190:	f002 f9c2 	bl	8003518 <HAL_Delay>
			Buttons_ResetFlags();
 8001194:	f001 f93e 	bl	8002414 <Buttons_ResetFlags>
			LCD_TimeoutCounter = 0;
 8001198:	4b3f      	ldr	r3, [pc, #252]	; (8001298 <LEDMenu_UpdateState+0x2a0>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]

			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800119e:	4b32      	ldr	r3, [pc, #200]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a0:	2202      	movs	r2, #2
 80011a2:	701a      	strb	r2, [r3, #0]
			break;
 80011a4:	e003      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}
		case LEDMENU_NUM:
		default:
		{
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
			break;
 80011ac:	bf00      	nop
		}
		}

		LCD_Clear(lcd);
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	f002 f8fa 	bl	80033a8 <LCD_Clear>

		break;
 80011b4:	e050      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NEXTITEM: // select next possible item in current menu
	{
		switch (LEDSelectionMenu_State)
 80011b6:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d834      	bhi.n	8001228 <LEDMenu_UpdateState+0x230>
 80011be:	a201      	add	r2, pc, #4	; (adr r2, 80011c4 <LEDMenu_UpdateState+0x1cc>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	08001229 	.word	0x08001229
 80011c8:	080011d5 	.word	0x080011d5
 80011cc:	080011f1 	.word	0x080011f1
 80011d0:	0800120d 	.word	0x0800120d

			break;

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]++;
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011d6:	785b      	ldrb	r3, [r3, #1]
 80011d8:	3301      	adds	r3, #1
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011de:	705a      	strb	r2, [r3, #1]

			if (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] >= LED_NUM_STRIPS)
 80011e0:	4b22      	ldr	r3, [pc, #136]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d021      	beq.n	800122c <LEDMenu_UpdateState+0x234>
				LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	705a      	strb	r2, [r3, #1]

			break;
 80011ee:	e01d      	b.n	800122c <LEDMenu_UpdateState+0x234>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]++;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fa:	709a      	strb	r2, [r3, #2]

			if (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] >= LED_NUM_COLORS)
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fe:	789b      	ldrb	r3, [r3, #2]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d915      	bls.n	8001230 <LEDMenu_UpdateState+0x238>
				LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001206:	2200      	movs	r2, #0
 8001208:	709a      	strb	r2, [r3, #2]

			break;
 800120a:	e011      	b.n	8001230 <LEDMenu_UpdateState+0x238>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION]++;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <LEDMenu_UpdateState+0x274>)
 800120e:	78db      	ldrb	r3, [r3, #3]
 8001210:	3301      	adds	r3, #1
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001216:	70da      	strb	r2, [r3, #3]

			if (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] >= LEDCONFIG_NUM)
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <LEDMenu_UpdateState+0x274>)
 800121a:	78db      	ldrb	r3, [r3, #3]
 800121c:	2b04      	cmp	r3, #4
 800121e:	d909      	bls.n	8001234 <LEDMenu_UpdateState+0x23c>
				LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001222:	2200      	movs	r2, #0
 8001224:	70da      	strb	r2, [r3, #3]
			break;
 8001226:	e005      	b.n	8001234 <LEDMenu_UpdateState+0x23c>
		}

		case LEDMENU_NUM:
		default:
			// nothing to do / select
			break;
 8001228:	bf00      	nop
 800122a:	e015      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 800122c:	bf00      	nop
 800122e:	e013      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001230:	bf00      	nop
 8001232:	e011      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001234:	bf00      	nop
		}

		break;
 8001236:	e00f      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NUM:
	default:
	{
		sprintf(USB_TxBuffer, "invalid btn action: %x\r\n", action);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	461a      	mov	r2, r3
 800123c:	4917      	ldr	r1, [pc, #92]	; (800129c <LEDMenu_UpdateState+0x2a4>)
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001240:	f00f f904 	bl	801044c <siprintf>
		CDC_Transmit_FS((uint8_t*) USB_TxBuffer, strlen(USB_TxBuffer));
 8001244:	4810      	ldr	r0, [pc, #64]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001246:	f7ff f82b 	bl	80002a0 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29b      	uxth	r3, r3
 800124e:	4619      	mov	r1, r3
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001252:	f00d f823 	bl	800e29c <CDC_Transmit_FS>
		break;
 8001256:	bf00      	nop
	}
	}

	LEDMenu_UpdateDisplay(lcd);
 8001258:	6838      	ldr	r0, [r7, #0]
 800125a:	f000 f821 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200002f7 	.word	0x200002f7
 800126c:	20000304 	.word	0x20000304
 8001270:	200002f4 	.word	0x200002f4
 8001274:	200002f0 	.word	0x200002f0
 8001278:	08012b74 	.word	0x08012b74
 800127c:	08012b84 	.word	0x08012b84
 8001280:	08012b98 	.word	0x08012b98
 8001284:	08012958 	.word	0x08012958
 8001288:	20010414 	.word	0x20010414
 800128c:	08012980 	.word	0x08012980
 8001290:	0801298c 	.word	0x0801298c
 8001294:	08012994 	.word	0x08012994
 8001298:	20010618 	.word	0x20010618
 800129c:	0801299c 	.word	0x0801299c

080012a0 <LEDMenu_UpdateDisplay>:

void LEDMenu_UpdateDisplay(LCD2004_I2C *lcd)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

	switch (LEDSelectionMenu_State)
 80012a8:	4bb2      	ldr	r3, [pc, #712]	; (8001574 <LEDMenu_UpdateDisplay+0x2d4>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	f200 814e 	bhi.w	800154e <LEDMenu_UpdateDisplay+0x2ae>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <LEDMenu_UpdateDisplay+0x18>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012c9 	.word	0x080012c9
 80012bc:	080012ef 	.word	0x080012ef
 80012c0:	0800135b 	.word	0x0800135b
 80012c4:	08001483 	.word	0x08001483
	{
	case LEDMENU_START:
		LCD_Clear(lcd);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f002 f86d 	bl	80033a8 <LCD_Clear>
		LCD_DisplayStringLineCentered2(lcd, "LED Config", 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	49a9      	ldr	r1, [pc, #676]	; (8001578 <LEDMenu_UpdateDisplay+0x2d8>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f001 fff9 	bl	80032ca <LCD_DisplayStringLineCentered2>

		LCD_DisplayStringLineCentered2(lcd, "Press Select to", 2);
 80012d8:	2202      	movs	r2, #2
 80012da:	49a8      	ldr	r1, [pc, #672]	; (800157c <LEDMenu_UpdateDisplay+0x2dc>)
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f001 fff4 	bl	80032ca <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "start configuration", 3);
 80012e2:	2203      	movs	r2, #3
 80012e4:	49a6      	ldr	r1, [pc, #664]	; (8001580 <LEDMenu_UpdateDisplay+0x2e0>)
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f001 ffef 	bl	80032ca <LCD_DisplayStringLineCentered2>
		break;
 80012ec:	e13d      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_STRIP_SELECTION:
		// print selection list

		LCD_DisplayStringLineCentered2(lcd, "Select Strip:", 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	49a4      	ldr	r1, [pc, #656]	; (8001584 <LEDMenu_UpdateDisplay+0x2e4>)
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f001 ffe9 	bl	80032ca <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	e020      	b.n	8001340 <LEDMenu_UpdateDisplay+0xa0>
		{
			int8_t stripNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] + menuNr - 1 + LED_NUM_STRIPS) % LED_NUM_STRIPS;
 80012fe:	2300      	movs	r3, #0
 8001300:	727b      	strb	r3, [r7, #9]
			sprintf(lcd->printBuffer, "%s  ", LED_StripNames_Long[stripNamesIndex]);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001308:	f997 2009 	ldrsb.w	r2, [r7, #9]
 800130c:	4613      	mov	r3, r2
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	4a9d      	ldr	r2, [pc, #628]	; (8001588 <LEDMenu_UpdateDisplay+0x2e8>)
 8001314:	4413      	add	r3, r2
 8001316:	461a      	mov	r2, r3
 8001318:	499c      	ldr	r1, [pc, #624]	; (800158c <LEDMenu_UpdateDisplay+0x2ec>)
 800131a:	f00f f897 	bl	801044c <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 6);
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	3301      	adds	r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2206      	movs	r2, #6
 8001326:	4619      	mov	r1, r3
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f001 ffee 	bl	800330a <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3355      	adds	r3, #85	; 0x55
 8001332:	4619      	mov	r1, r3
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f001 ff7a 	bl	800322e <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3301      	adds	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d9db      	bls.n	80012fe <LEDMenu_UpdateDisplay+0x5e>
		}

		LCD_SetCursor(lcd, 2, 2);
 8001346:	2202      	movs	r2, #2
 8001348:	2102      	movs	r1, #2
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f001 ffdd 	bl	800330a <LCD_SetCursor>
		LCD_DisplayString2(lcd, "->");
 8001350:	498f      	ldr	r1, [pc, #572]	; (8001590 <LEDMenu_UpdateDisplay+0x2f0>)
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f001 ff6b 	bl	800322e <LCD_DisplayString2>

		break;
 8001358:	e107      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_COLOR_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Color:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001360:	4b8c      	ldr	r3, [pc, #560]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 8001362:	785b      	ldrb	r3, [r3, #1]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4a8c      	ldr	r2, [pc, #560]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001368:	4413      	add	r3, r2
 800136a:	461a      	mov	r2, r3
 800136c:	498b      	ldr	r1, [pc, #556]	; (800159c <LEDMenu_UpdateDisplay+0x2fc>)
 800136e:	f00f f86d 	bl	801044c <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3355      	adds	r3, #85	; 0x55
 8001376:	2200      	movs	r2, #0
 8001378:	4619      	mov	r1, r3
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f001 ffa5 	bl	80032ca <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001380:	2300      	movs	r3, #0
 8001382:	73bb      	strb	r3, [r7, #14]
 8001384:	e062      	b.n	800144c <LEDMenu_UpdateDisplay+0x1ac>
		{
			int8_t colorNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] + menuNr - 1 + LED_NUM_COLORS) % LED_NUM_COLORS;
 8001386:	4b83      	ldr	r3, [pc, #524]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 8001388:	789b      	ldrb	r3, [r3, #2]
 800138a:	461a      	mov	r2, r3
 800138c:	7bbb      	ldrb	r3, [r7, #14]
 800138e:	4413      	add	r3, r2
 8001390:	1c9a      	adds	r2, r3, #2
 8001392:	4b83      	ldr	r3, [pc, #524]	; (80015a0 <LEDMenu_UpdateDisplay+0x300>)
 8001394:	fb83 3102 	smull	r3, r1, r3, r2
 8001398:	17d3      	asrs	r3, r2, #31
 800139a:	1ac9      	subs	r1, r1, r3
 800139c:	460b      	mov	r3, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	440b      	add	r3, r1
 80013a2:	1ad1      	subs	r1, r2, r3
 80013a4:	460b      	mov	r3, r1
 80013a6:	72fb      	strb	r3, [r7, #11]

			uint8_t stripIndex = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80013a8:	4b7a      	ldr	r3, [pc, #488]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 80013aa:	785b      	ldrb	r3, [r3, #1]
 80013ac:	72bb      	strb	r3, [r7, #10]

			sprintf(lcd->printBuffer, "%s     ", LED_ColorNames_Long[colorNamesIndex]);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80013b4:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4a78      	ldr	r2, [pc, #480]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80013c2:	4413      	add	r3, r2
 80013c4:	461a      	mov	r2, r3
 80013c6:	4978      	ldr	r1, [pc, #480]	; (80015a8 <LEDMenu_UpdateDisplay+0x308>)
 80013c8:	f00f f840 	bl	801044c <siprintf>

			LCD_SetCursor(lcd, menuNr + 1, 8);
 80013cc:	7bbb      	ldrb	r3, [r7, #14]
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2208      	movs	r2, #8
 80013d4:	4619      	mov	r1, r3
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f001 ff97 	bl	800330a <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3355      	adds	r3, #85	; 0x55
 80013e0:	4619      	mov	r1, r3
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f001 ff23 	bl	800322e <LCD_DisplayString2>


			sprintf(lcd->printBuffer, "(%s)", LED_ConfigNames[LEDStrips_Config[stripIndex][colorNamesIndex]]);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80013ee:	7aba      	ldrb	r2, [r7, #10]
 80013f0:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80013f4:	4c6d      	ldr	r4, [pc, #436]	; (80015ac <LEDMenu_UpdateDisplay+0x30c>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	4423      	add	r3, r4
 80013fe:	440b      	add	r3, r1
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	4a69      	ldr	r2, [pc, #420]	; (80015b0 <LEDMenu_UpdateDisplay+0x310>)
 800140c:	4413      	add	r3, r2
 800140e:	461a      	mov	r2, r3
 8001410:	4968      	ldr	r1, [pc, #416]	; (80015b4 <LEDMenu_UpdateDisplay+0x314>)
 8001412:	f00f f81b 	bl	801044c <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 20 - strlen(lcd->printBuffer));
 8001416:	7bbb      	ldrb	r3, [r7, #14]
 8001418:	3301      	adds	r3, #1
 800141a:	b2dc      	uxtb	r4, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3355      	adds	r3, #85	; 0x55
 8001420:	4618      	mov	r0, r3
 8001422:	f7fe ff3d 	bl	80002a0 <strlen>
 8001426:	4603      	mov	r3, r0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f1c3 0314 	rsb	r3, r3, #20
 800142e:	b2db      	uxtb	r3, r3
 8001430:	461a      	mov	r2, r3
 8001432:	4621      	mov	r1, r4
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f001 ff68 	bl	800330a <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3355      	adds	r3, #85	; 0x55
 800143e:	4619      	mov	r1, r3
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f001 fef4 	bl	800322e <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	3301      	adds	r3, #1
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	7bbb      	ldrb	r3, [r7, #14]
 800144e:	2b02      	cmp	r3, #2
 8001450:	d999      	bls.n	8001386 <LEDMenu_UpdateDisplay+0xe6>
		}

		sprintf(lcd->printBuffer, "%s->", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001458:	4b4e      	ldr	r3, [pc, #312]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800145a:	785b      	ldrb	r3, [r3, #1]
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4a4e      	ldr	r2, [pc, #312]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001460:	4413      	add	r3, r2
 8001462:	461a      	mov	r2, r3
 8001464:	4954      	ldr	r1, [pc, #336]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 8001466:	f00e fff1 	bl	801044c <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2102      	movs	r1, #2
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f001 ff4b 	bl	800330a <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3355      	adds	r3, #85	; 0x55
 8001478:	4619      	mov	r1, r3
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f001 fed7 	bl	800322e <LCD_DisplayString2>

		break;
 8001480:	e073      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_CONFIG_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Input:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001488:	4b42      	ldr	r3, [pc, #264]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800148a:	785b      	ldrb	r3, [r3, #1]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4a42      	ldr	r2, [pc, #264]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001490:	4413      	add	r3, r2
 8001492:	461a      	mov	r2, r3
 8001494:	4949      	ldr	r1, [pc, #292]	; (80015bc <LEDMenu_UpdateDisplay+0x31c>)
 8001496:	f00e ffd9 	bl	801044c <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3355      	adds	r3, #85	; 0x55
 800149e:	2200      	movs	r2, #0
 80014a0:	4619      	mov	r1, r3
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f001 ff11 	bl	80032ca <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	737b      	strb	r3, [r7, #13]
 80014ac:	e030      	b.n	8001510 <LEDMenu_UpdateDisplay+0x270>
		{
			int8_t configNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] + menuNr - 1 + LEDCONFIG_NUM) % LEDCONFIG_NUM;
 80014ae:	4b39      	ldr	r3, [pc, #228]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 80014b0:	78db      	ldrb	r3, [r3, #3]
 80014b2:	461a      	mov	r2, r3
 80014b4:	7b7b      	ldrb	r3, [r7, #13]
 80014b6:	4413      	add	r3, r2
 80014b8:	1d1a      	adds	r2, r3, #4
 80014ba:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <LEDMenu_UpdateDisplay+0x320>)
 80014bc:	fb83 1302 	smull	r1, r3, r3, r2
 80014c0:	1059      	asrs	r1, r3, #1
 80014c2:	17d3      	asrs	r3, r2, #31
 80014c4:	1ac9      	subs	r1, r1, r3
 80014c6:	460b      	mov	r3, r1
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	1ad1      	subs	r1, r2, r3
 80014ce:	460b      	mov	r3, r1
 80014d0:	733b      	strb	r3, [r7, #12]
			sprintf(lcd->printBuffer, "%s   ", LED_ConfigNames[configNamesIndex]);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80014d8:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	4a33      	ldr	r2, [pc, #204]	; (80015b0 <LEDMenu_UpdateDisplay+0x310>)
 80014e4:	4413      	add	r3, r2
 80014e6:	461a      	mov	r2, r3
 80014e8:	4936      	ldr	r1, [pc, #216]	; (80015c4 <LEDMenu_UpdateDisplay+0x324>)
 80014ea:	f00e ffaf 	bl	801044c <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 8);
 80014ee:	7b7b      	ldrb	r3, [r7, #13]
 80014f0:	3301      	adds	r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2208      	movs	r2, #8
 80014f6:	4619      	mov	r1, r3
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f001 ff06 	bl	800330a <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3355      	adds	r3, #85	; 0x55
 8001502:	4619      	mov	r1, r3
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f001 fe92 	bl	800322e <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 800150a:	7b7b      	ldrb	r3, [r7, #13]
 800150c:	3301      	adds	r3, #1
 800150e:	737b      	strb	r3, [r7, #13]
 8001510:	7b7b      	ldrb	r3, [r7, #13]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d9cb      	bls.n	80014ae <LEDMenu_UpdateDisplay+0x20e>
		}

		sprintf(lcd->printBuffer, "%s->", LED_ColorNames_Long[LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]]);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800151c:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800151e:	789b      	ldrb	r3, [r3, #2]
 8001520:	461a      	mov	r2, r3
 8001522:	4613      	mov	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4413      	add	r3, r2
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 800152c:	4413      	add	r3, r2
 800152e:	461a      	mov	r2, r3
 8001530:	4921      	ldr	r1, [pc, #132]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 8001532:	f00e ff8b 	bl	801044c <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2102      	movs	r1, #2
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f001 fee5 	bl	800330a <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3355      	adds	r3, #85	; 0x55
 8001544:	4619      	mov	r1, r3
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f001 fe71 	bl	800322e <LCD_DisplayString2>

		break;
 800154c:	e00d      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_NUM:
	default:
		// invalid menu title
		LCD_Clear(lcd);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f001 ff2a 	bl	80033a8 <LCD_Clear>

		LCD_DisplayStringLineCentered2(lcd, "invalid state!", 1);
 8001554:	2201      	movs	r2, #1
 8001556:	491c      	ldr	r1, [pc, #112]	; (80015c8 <LEDMenu_UpdateDisplay+0x328>)
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f001 feb6 	bl	80032ca <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "press Select", 2);
 800155e:	2202      	movs	r2, #2
 8001560:	491a      	ldr	r1, [pc, #104]	; (80015cc <LEDMenu_UpdateDisplay+0x32c>)
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f001 feb1 	bl	80032ca <LCD_DisplayStringLineCentered2>

		break;
 8001568:	bf00      	nop
	}
}
 800156a:	bf00      	nop
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	bf00      	nop
 8001574:	200002f7 	.word	0x200002f7
 8001578:	080129b8 	.word	0x080129b8
 800157c:	080129c4 	.word	0x080129c4
 8001580:	080129d4 	.word	0x080129d4
 8001584:	080129e8 	.word	0x080129e8
 8001588:	08012b74 	.word	0x08012b74
 800158c:	080129f8 	.word	0x080129f8
 8001590:	08012a00 	.word	0x08012a00
 8001594:	20000304 	.word	0x20000304
 8001598:	08012b80 	.word	0x08012b80
 800159c:	08012a04 	.word	0x08012a04
 80015a0:	55555556 	.word	0x55555556
 80015a4:	08012b84 	.word	0x08012b84
 80015a8:	08012a18 	.word	0x08012a18
 80015ac:	200002f4 	.word	0x200002f4
 80015b0:	08012b98 	.word	0x08012b98
 80015b4:	08012a20 	.word	0x08012a20
 80015b8:	08012a28 	.word	0x08012a28
 80015bc:	08012a30 	.word	0x08012a30
 80015c0:	66666667 	.word	0x66666667
 80015c4:	08012a44 	.word	0x08012a44
 80015c8:	08012a4c 	.word	0x08012a4c
 80015cc:	08012a5c 	.word	0x08012a5c

080015d0 <LEDStrips_Update_StripColorCounter>:

/*
 * Output functions
 */
static inline void LEDStrips_Update_StripColorCounter(uint8_t strip, uint8_t color, uint32_t newVal)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	603a      	str	r2, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
 80015dc:	460b      	mov	r3, r1
 80015de:	71bb      	strb	r3, [r7, #6]
	*(LEDStrips_Config_Counter[strip][color]) = newVal;
 80015e0:	79fa      	ldrb	r2, [r7, #7]
 80015e2:	79b9      	ldrb	r1, [r7, #6]
 80015e4:	4807      	ldr	r0, [pc, #28]	; (8001604 <LEDStrips_Update_StripColorCounter+0x34>)
 80015e6:	4613      	mov	r3, r2
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4413      	add	r3, r2
 80015ec:	440b      	add	r3, r1
 80015ee:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	601a      	str	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	200002f8 	.word	0x200002f8

08001608 <LEDStrips_Init>:

void LEDStrips_Init()
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	// Strip 1
	LEDStrips_Config_Counter[0][0] = &TIM2->CCR3;
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <LEDStrips_Init+0x50>)
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <LEDStrips_Init+0x54>)
 8001610:	601a      	str	r2, [r3, #0]
	LEDStrips_Config_Counter[0][1] = &TIM3->CCR4;
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <LEDStrips_Init+0x50>)
 8001614:	4a12      	ldr	r2, [pc, #72]	; (8001660 <LEDStrips_Init+0x58>)
 8001616:	605a      	str	r2, [r3, #4]
	LEDStrips_Config_Counter[0][2] = &TIM3->CCR3;
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <LEDStrips_Init+0x50>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <LEDStrips_Init+0x5c>)
 800161c:	609a      	str	r2, [r3, #8]

	LEDStrips_Update_StripColorCounter(0, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff ffd4 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
	LEDStrips_Update_StripColorCounter(0, 1, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2101      	movs	r1, #1
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff ffcf 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
	LEDStrips_Update_StripColorCounter(0, 2, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2102      	movs	r1, #2
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff ffca 	bl	80015d0 <LEDStrips_Update_StripColorCounter>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800163c:	2108      	movs	r1, #8
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <LEDStrips_Init+0x60>)
 8001640:	f007 fa2c 	bl	8008a9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001644:	210c      	movs	r1, #12
 8001646:	4809      	ldr	r0, [pc, #36]	; (800166c <LEDStrips_Init+0x64>)
 8001648:	f007 fa28 	bl	8008a9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800164c:	2108      	movs	r1, #8
 800164e:	4807      	ldr	r0, [pc, #28]	; (800166c <LEDStrips_Init+0x64>)
 8001650:	f007 fa24 	bl	8008a9c <HAL_TIM_PWM_Start>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200002f8 	.word	0x200002f8
 800165c:	4000003c 	.word	0x4000003c
 8001660:	40000440 	.word	0x40000440
 8001664:	4000043c 	.word	0x4000043c
 8001668:	20010624 	.word	0x20010624
 800166c:	2001066c 	.word	0x2001066c

08001670 <LEDStrips_Update>:

void LEDStrips_Update()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	for(uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 8001676:	2300      	movs	r3, #0
 8001678:	71fb      	strb	r3, [r7, #7]
 800167a:	e04a      	b.n	8001712 <LEDStrips_Update+0xa2>
	{
		for(uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 800167c:	2300      	movs	r3, #0
 800167e:	71bb      	strb	r3, [r7, #6]
 8001680:	e041      	b.n	8001706 <LEDStrips_Update+0x96>
		{
			switch(LEDStrips_Config[stripIndex][colorIndex])
 8001682:	79fa      	ldrb	r2, [r7, #7]
 8001684:	79b9      	ldrb	r1, [r7, #6]
 8001686:	4827      	ldr	r0, [pc, #156]	; (8001724 <LEDStrips_Update+0xb4>)
 8001688:	4613      	mov	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4413      	add	r3, r2
 800168e:	4403      	add	r3, r0
 8001690:	440b      	add	r3, r1
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b04      	cmp	r3, #4
 8001696:	d832      	bhi.n	80016fe <LEDStrips_Update+0x8e>
 8001698:	a201      	add	r2, pc, #4	; (adr r2, 80016a0 <LEDStrips_Update+0x30>)
 800169a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169e:	bf00      	nop
 80016a0:	080016b5 	.word	0x080016b5
 80016a4:	080016c3 	.word	0x080016c3
 80016a8:	080016d3 	.word	0x080016d3
 80016ac:	080016e1 	.word	0x080016e1
 80016b0:	080016ef 	.word	0x080016ef
			{
			case LEDCONFIG_OFF:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, 0);
 80016b4:	79b9      	ldrb	r1, [r7, #6]
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	2200      	movs	r2, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff88 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016c0:	e01e      	b.n	8001700 <LEDStrips_Update+0x90>
			case LEDCONFIG_ON:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MAX_PWMDC);
 80016c2:	79b9      	ldrb	r1, [r7, #6]
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff80 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016d0:	e016      	b.n	8001700 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM1:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_LOW_PWMDC);
 80016d2:	79b9      	ldrb	r1, [r7, #6]
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	220a      	movs	r2, #10
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff ff79 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016de:	e00f      	b.n	8001700 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM2:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MID_PWMDC);
 80016e0:	79b9      	ldrb	r1, [r7, #6]
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	22c8      	movs	r2, #200	; 0xc8
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ff72 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016ec:	e008      	b.n	8001700 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM3:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_HIGH_PWMDC);
 80016ee:	79b9      	ldrb	r1, [r7, #6]
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff ff6a 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016fc:	e000      	b.n	8001700 <LEDStrips_Update+0x90>
			case LEDCONFIG_NUM:
			default:
				break;
 80016fe:	bf00      	nop
		for(uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 8001700:	79bb      	ldrb	r3, [r7, #6]
 8001702:	3301      	adds	r3, #1
 8001704:	71bb      	strb	r3, [r7, #6]
 8001706:	79bb      	ldrb	r3, [r7, #6]
 8001708:	2b02      	cmp	r3, #2
 800170a:	d9ba      	bls.n	8001682 <LEDStrips_Update+0x12>
	for(uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	3301      	adds	r3, #1
 8001710:	71fb      	strb	r3, [r7, #7]
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0b1      	beq.n	800167c <LEDStrips_Update+0xc>
			}
		}
	}
}
 8001718:	bf00      	nop
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200002f4 	.word	0x200002f4

08001728 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800172e:	463b      	mov	r3, r7
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800173a:	4b21      	ldr	r3, [pc, #132]	; (80017c0 <MX_ADC1_Init+0x98>)
 800173c:	4a21      	ldr	r2, [pc, #132]	; (80017c4 <MX_ADC1_Init+0x9c>)
 800173e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001740:	4b1f      	ldr	r3, [pc, #124]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001742:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001746:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001748:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <MX_ADC1_Init+0x98>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800174e:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001754:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001756:	2201      	movs	r2, #1
 8001758:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800175a:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <MX_ADC1_Init+0x98>)
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001762:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001764:	2200      	movs	r2, #0
 8001766:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001768:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <MX_ADC1_Init+0x98>)
 800176a:	4a17      	ldr	r2, [pc, #92]	; (80017c8 <MX_ADC1_Init+0xa0>)
 800176c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800176e:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001770:	2200      	movs	r2, #0
 8001772:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001776:	2201      	movs	r2, #1
 8001778:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <MX_ADC1_Init+0x98>)
 800177c:	2201      	movs	r2, #1
 800177e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <MX_ADC1_Init+0x98>)
 8001784:	2201      	movs	r2, #1
 8001786:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <MX_ADC1_Init+0x98>)
 800178a:	f001 fee9 	bl	8003560 <HAL_ADC_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001794:	f000 fe50 	bl	8002438 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001798:	2301      	movs	r3, #1
 800179a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800179c:	2301      	movs	r3, #1
 800179e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80017a0:	2303      	movs	r3, #3
 80017a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	4805      	ldr	r0, [pc, #20]	; (80017c0 <MX_ADC1_Init+0x98>)
 80017aa:	f002 f817 	bl	80037dc <HAL_ADC_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017b4:	f000 fe40 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000308 	.word	0x20000308
 80017c4:	40012000 	.word	0x40012000
 80017c8:	0f000001 	.word	0x0f000001

080017cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08a      	sub	sp, #40	; 0x28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a2f      	ldr	r2, [pc, #188]	; (80018a8 <HAL_ADC_MspInit+0xdc>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d158      	bne.n	80018a0 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	4a2d      	ldr	r2, [pc, #180]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 80017f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fc:	6453      	str	r3, [r2, #68]	; 0x44
 80017fe:	4b2b      	ldr	r3, [pc, #172]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b27      	ldr	r3, [pc, #156]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a26      	ldr	r2, [pc, #152]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b24      	ldr	r3, [pc, #144]	; (80018ac <HAL_ADC_MspInit+0xe0>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001826:	2302      	movs	r3, #2
 8001828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182a:	2303      	movs	r3, #3
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	481d      	ldr	r0, [pc, #116]	; (80018b0 <HAL_ADC_MspInit+0xe4>)
 800183a:	f002 ff91 	bl	8004760 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800183e:	4b1d      	ldr	r3, [pc, #116]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001840:	4a1d      	ldr	r2, [pc, #116]	; (80018b8 <HAL_ADC_MspInit+0xec>)
 8001842:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001844:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001846:	2200      	movs	r2, #0
 8001848:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001850:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001858:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001860:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001864:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001868:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800186c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001870:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001874:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001876:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001878:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800187c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800187e:	4b0d      	ldr	r3, [pc, #52]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001880:	2200      	movs	r2, #0
 8001882:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001884:	480b      	ldr	r0, [pc, #44]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001886:	f002 fb5b 	bl	8003f40 <HAL_DMA_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001890:	f000 fdd2 	bl	8002438 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a07      	ldr	r2, [pc, #28]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 8001898:	639a      	str	r2, [r3, #56]	; 0x38
 800189a:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <HAL_ADC_MspInit+0xe8>)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80018a0:	bf00      	nop
 80018a2:	3728      	adds	r7, #40	; 0x28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40012000 	.word	0x40012000
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40020000 	.word	0x40020000
 80018b4:	20000350 	.word	0x20000350
 80018b8:	40026410 	.word	0x40026410

080018bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	4b10      	ldr	r3, [pc, #64]	; (8001908 <MX_DMA_Init+0x4c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a0f      	ldr	r2, [pc, #60]	; (8001908 <MX_DMA_Init+0x4c>)
 80018cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b0d      	ldr	r3, [pc, #52]	; (8001908 <MX_DMA_Init+0x4c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2100      	movs	r1, #0
 80018e2:	2038      	movs	r0, #56	; 0x38
 80018e4:	f002 faf5 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018e8:	2038      	movs	r0, #56	; 0x38
 80018ea:	f002 fb0e 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2100      	movs	r1, #0
 80018f2:	2046      	movs	r0, #70	; 0x46
 80018f4:	f002 faed 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80018f8:	2046      	movs	r0, #70	; 0x46
 80018fa:	f002 fb06 	bl	8003f0a <HAL_NVIC_EnableIRQ>

}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800

0800190c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08a      	sub	sp, #40	; 0x28
 8001910:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
 8001920:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	4b47      	ldr	r3, [pc, #284]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a46      	ldr	r2, [pc, #280]	; (8001a44 <MX_GPIO_Init+0x138>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	4b40      	ldr	r3, [pc, #256]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a3f      	ldr	r2, [pc, #252]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	4b39      	ldr	r3, [pc, #228]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a38      	ldr	r2, [pc, #224]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <MX_GPIO_Init+0x138>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60bb      	str	r3, [r7, #8]
 8001974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b32      	ldr	r3, [pc, #200]	; (8001a44 <MX_GPIO_Init+0x138>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a31      	ldr	r2, [pc, #196]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b2f      	ldr	r3, [pc, #188]	; (8001a44 <MX_GPIO_Init+0x138>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001998:	482b      	ldr	r0, [pc, #172]	; (8001a48 <MX_GPIO_Init+0x13c>)
 800199a:	f003 f87d 	bl	8004a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 800199e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	4824      	ldr	r0, [pc, #144]	; (8001a48 <MX_GPIO_Init+0x13c>)
 80019b8:	f002 fed2 	bl	8004760 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80019bc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80019c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c2:	2303      	movs	r3, #3
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	481d      	ldr	r0, [pc, #116]	; (8001a48 <MX_GPIO_Init+0x13c>)
 80019d2:	f002 fec5 	bl	8004760 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ONBOARD_Pin;
 80019d6:	2301      	movs	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4619      	mov	r1, r3
 80019e8:	4818      	ldr	r0, [pc, #96]	; (8001a4c <MX_GPIO_Init+0x140>)
 80019ea:	f002 feb9 	bl	8004760 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80019ee:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 80019f2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f4:	2303      	movs	r3, #3
 80019f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	4619      	mov	r1, r3
 8001a02:	4812      	ldr	r0, [pc, #72]	; (8001a4c <MX_GPIO_Init+0x140>)
 8001a04:	f002 feac 	bl	8004760 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001a08:	f248 0304 	movw	r3, #32772	; 0x8004
 8001a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480c      	ldr	r0, [pc, #48]	; (8001a50 <MX_GPIO_Init+0x144>)
 8001a1e:	f002 fe9f 	bl	8004760 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN_C_Pin|BTN_B_Pin|BTN_A_Pin;
 8001a22:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	4806      	ldr	r0, [pc, #24]	; (8001a50 <MX_GPIO_Init+0x144>)
 8001a38:	f002 fe92 	bl	8004760 <HAL_GPIO_Init>

}
 8001a3c:	bf00      	nop
 8001a3e:	3728      	adds	r7, #40	; 0x28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020400 	.word	0x40020400

08001a54 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a5a:	4a13      	ldr	r2, [pc, #76]	; (8001aa8 <MX_I2C1_Init+0x54>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a60:	4a12      	ldr	r2, [pc, #72]	; (8001aac <MX_I2C1_Init+0x58>)
 8001a62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a84:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a92:	f003 f81b 	bl	8004acc <HAL_I2C_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a9c:	f000 fccc 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200003b0 	.word	0x200003b0
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	000186a0 	.word	0x000186a0

08001ab0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a1d      	ldr	r2, [pc, #116]	; (8001b44 <HAL_I2C_MspInit+0x94>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d134      	bne.n	8001b3c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a1b      	ldr	r2, [pc, #108]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af4:	2312      	movs	r3, #18
 8001af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b00:	2304      	movs	r3, #4
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4810      	ldr	r0, [pc, #64]	; (8001b4c <HAL_I2C_MspInit+0x9c>)
 8001b0c:	f002 fe28 	bl	8004760 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	4a0b      	ldr	r2, [pc, #44]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001b1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_I2C_MspInit+0x98>)
 8001b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2100      	movs	r1, #0
 8001b30:	201f      	movs	r0, #31
 8001b32:	f002 f9ce 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b36:	201f      	movs	r0, #31
 8001b38:	f002 f9e7 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3728      	adds	r7, #40	; 0x28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40005400 	.word	0x40005400
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020400 	.word	0x40020400

08001b50 <USB_PrintDebugForce>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void USB_PrintDebugForce(const char *str)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b5c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001b60:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001b62:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b66:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001b6a:	f107 000c 	add.w	r0, r7, #12
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4911      	ldr	r1, [pc, #68]	; (8001bb8 <USB_PrintDebugForce+0x68>)
 8001b72:	f00e fc6b 	bl	801044c <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fb90 	bl	80002a0 <strlen>
 8001b80:	4603      	mov	r3, r0
 8001b82:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001b86:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b8a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	while (CDC_Transmit_FS((uint8_t*) txTmpBuffer, length) != USBD_OK)
 8001b94:	bf00      	nop
 8001b96:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f00c fb7b 	bl	800e29c <CDC_Transmit_FS>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f4      	bne.n	8001b96 <USB_PrintDebugForce+0x46>
		;
}
 8001bac:	bf00      	nop
 8001bae:	bf00      	nop
 8001bb0:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	08012a6c 	.word	0x08012a6c

08001bbc <USB_PrintDebug>:

void USB_PrintDebug(const char *str)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bc8:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001bcc:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001bce:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bd2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001bd6:	f107 0008 	add.w	r0, r7, #8
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	491a      	ldr	r1, [pc, #104]	; (8001c48 <USB_PrintDebug+0x8c>)
 8001bde:	f00e fc35 	bl	801044c <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001be2:	f107 0308 	add.w	r3, r7, #8
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fb5a 	bl	80002a0 <strlen>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001bf2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bf6:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	uint8_t counter = 0, result;
 8001c00:	2300      	movs	r3, #0
 8001c02:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001c06:	e013      	b.n	8001c30 <USB_PrintDebug+0x74>
	{
		result = CDC_Transmit_FS((uint8_t*) txTmpBuffer, length);
 8001c08:	f8b7 220c 	ldrh.w	r2, [r7, #524]	; 0x20c
 8001c0c:	f107 0308 	add.w	r3, r7, #8
 8001c10:	4611      	mov	r1, r2
 8001c12:	4618      	mov	r0, r3
 8001c14:	f00c fb42 	bl	800e29c <CDC_Transmit_FS>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b
		if (result == USBD_OK)
 8001c1e:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d009      	beq.n	8001c3a <USB_PrintDebug+0x7e>
			break;

		counter++;
 8001c26:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001c30:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d9e7      	bls.n	8001c08 <USB_PrintDebug+0x4c>
		if (counter > 0)
		{

		}
	}
}
 8001c38:	e000      	b.n	8001c3c <USB_PrintDebug+0x80>
			break;
 8001c3a:	bf00      	nop
}
 8001c3c:	bf00      	nop
 8001c3e:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	08012a6c 	.word	0x08012a6c

08001c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c4c:	b5b0      	push	{r4, r5, r7, lr}
 8001c4e:	b0b8      	sub	sp, #224	; 0xe0
 8001c50:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c52:	f001 fbef 	bl	8003434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c56:	f000 f9fd 	bl	8002054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c5a:	f7ff fe57 	bl	800190c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c5e:	f7ff fe2d 	bl	80018bc <MX_DMA_Init>
  MX_ADC1_Init();
 8001c62:	f7ff fd61 	bl	8001728 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001c66:	f000 fd55 	bl	8002714 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c6a:	f000 fddf 	bl	800282c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c6e:	f000 fe75 	bl	800295c <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8001c72:	f00c fa55 	bl	800e120 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8001c76:	f7ff feed 	bl	8001a54 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c7a:	f001 f811 	bl	8002ca0 <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8001c7e:	f000 fed1 	bl	8002a24 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	/*
	 * USB Transmission safety stuff
	 */
	USB_TxBuffer[USB_TX_BUFFERSIZE - 1] = 0;
 8001c82:	4ba1      	ldr	r3, [pc, #644]	; (8001f08 <main+0x2bc>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff

	/*
	 * FFT Buffers and Instance
	 */
	FFT_CallbackFlag = FFT_NODATA;
 8001c8a:	4ba0      	ldr	r3, [pc, #640]	; (8001f0c <main+0x2c0>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]

	arm_rfft_fast_instance_f32 fft_Instance;
	arm_rfft_fast_init_f32(&fft_Instance, FFT_NUM_SAMPLES);
 8001c90:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001c94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f00c ff5b 	bl	800eb54 <arm_rfft_fast_init_f32>

	uint32_t fftTransformsCompleted = 0, fftTransformsCompletedOld = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	/*
	 * LCD 20x04 I2C
	 */
	LCD2004_I2C lcd;

	LCD_Init(&lcd, LCD_DEFAULT_ADDR);
 8001caa:	f107 0320 	add.w	r3, r7, #32
 8001cae:	214e      	movs	r1, #78	; 0x4e
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f001 fa75 	bl	80031a0 <LCD_Init>
	LCD_CursorOff(&lcd);
 8001cb6:	f107 0320 	add.w	r3, r7, #32
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f001 fb83 	bl	80033c6 <LCD_CursorOff>

	HAL_Delay(2000);
 8001cc0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cc4:	f001 fc28 	bl	8003518 <HAL_Delay>
	LCD_Clear(&lcd);
 8001cc8:	f107 0320 	add.w	r3, r7, #32
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f001 fb6b 	bl	80033a8 <LCD_Clear>

	// Init LED stuff
	LEDMenu_Init(&lcd);
 8001cd2:	f107 0320 	add.w	r3, r7, #32
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f950 	bl	8000f7c <LEDMenu_Init>
	LEDStrips_Init();
 8001cdc:	f7ff fc94 	bl	8001608 <LEDStrips_Init>

	// Button stuff
	ButtonChange_Flag = 0;
 8001ce0:	4b8b      	ldr	r3, [pc, #556]	; (8001f10 <main+0x2c4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
	ButtonStatus = 0xFF;
 8001ce6:	4b8b      	ldr	r3, [pc, #556]	; (8001f14 <main+0x2c8>)
 8001ce8:	22ff      	movs	r2, #255	; 0xff
 8001cea:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 8001cec:	4b8a      	ldr	r3, [pc, #552]	; (8001f18 <main+0x2cc>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]

	// this will be incremented every 1 ms; check in loop if lcd kathode off or on
	LCD_TimeoutCounter = 0;
 8001cf2:	4b8a      	ldr	r3, [pc, #552]	; (8001f1c <main+0x2d0>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]

	// ms interrupt timer
	HAL_TIM_Base_Start_IT(&htim11);
 8001cf8:	4889      	ldr	r0, [pc, #548]	; (8001f20 <main+0x2d4>)
 8001cfa:	f006 fe1d 	bl	8008938 <HAL_TIM_Base_Start_IT>

	/*
	 * Init UART for continuous FFT Data Stream
	 */
	*((uint32_t*) &FFT_OutputBuffer[FFT_NUM_SAMPLES]) = 0x55555555;
 8001cfe:	4b89      	ldr	r3, [pc, #548]	; (8001f24 <main+0x2d8>)
 8001d00:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8001d04:	601a      	str	r2, [r3, #0]
	uint8_t uartTxSkipCounter = 0;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	uint32_t uartTxStarted = 0, uartTxStartedOld = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d12:	2300      	movs	r3, #0
 8001d14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	uint32_t uartTxMissed = 0, uartTxMissedOld = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

	/*
	 * ADC DMA init
	 */
	ADC_CallbackCounter = 0;
 8001d24:	4b80      	ldr	r3, [pc, #512]	; (8001f28 <main+0x2dc>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackCounterOld = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	ADC_CallbackResultsSkippedCounter = 0;
 8001d30:	4b7e      	ldr	r3, [pc, #504]	; (8001f2c <main+0x2e0>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackResultsSkippedCounterOld = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_ReadBuffer, FFT_NUM_SAMPLES * 2);
 8001d3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d40:	497b      	ldr	r1, [pc, #492]	; (8001f30 <main+0x2e4>)
 8001d42:	487c      	ldr	r0, [pc, #496]	; (8001f34 <main+0x2e8>)
 8001d44:	f001 fc50 	bl	80035e8 <HAL_ADC_Start_DMA>

	/*
	 * Timing main loop
	 */
	uint32_t timerLast = HAL_GetTick(), timerNow;
 8001d48:	f001 fbda 	bl	8003500 <HAL_GetTick>
 8001d4c:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8

	volatile uint8_t FFT_Print_Output = 0; // change via debugger to enable fft output; dont forget breakpoints!
 8001d50:	2300      	movs	r3, #0
 8001d52:	77fb      	strb	r3, [r7, #31]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// do fft
		if (FFT_CallbackFlag != FFT_NODATA)
 8001d54:	4b6d      	ldr	r3, [pc, #436]	; (8001f0c <main+0x2c0>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d06d      	beq.n	8001e3a <main+0x1ee>
		{
			FFT_CallbackFlag = FFT_NODATA;
 8001d5e:	4b6b      	ldr	r3, [pc, #428]	; (8001f0c <main+0x2c0>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	701a      	strb	r2, [r3, #0]
			float32_t *fft_InputBuffer = FFT_CallbackFlag == FFT_CALLBACK_HALF ? FFT_InputBufferLower : FFT_InputBufferUpper;
 8001d64:	4b69      	ldr	r3, [pc, #420]	; (8001f0c <main+0x2c0>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d102      	bne.n	8001d74 <main+0x128>
 8001d6e:	4b72      	ldr	r3, [pc, #456]	; (8001f38 <main+0x2ec>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	e001      	b.n	8001d78 <main+0x12c>
 8001d74:	4b71      	ldr	r3, [pc, #452]	; (8001f3c <main+0x2f0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

			arm_rfft_fast_f32(&fft_Instance, fft_InputBuffer, FFT_OutputBuffer, 0);
 8001d7c:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8001d80:	2300      	movs	r3, #0
 8001d82:	4a6f      	ldr	r2, [pc, #444]	; (8001f40 <main+0x2f4>)
 8001d84:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8001d88:	f00c ff66 	bl	800ec58 <arm_rfft_fast_f32>

			if (FFT_Print_Output) // change via debugger to enable fft output; dont forget breakpoints!
 8001d8c:	7ffb      	ldrb	r3, [r7, #31]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d02d      	beq.n	8001df0 <main+0x1a4>
			{
				sprintf(USB_TxBuffer, "\r\n-- FFT Data START --\r\n");
 8001d94:	496b      	ldr	r1, [pc, #428]	; (8001f44 <main+0x2f8>)
 8001d96:	485c      	ldr	r0, [pc, #368]	; (8001f08 <main+0x2bc>)
 8001d98:	f00e fb58 	bl	801044c <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001d9c:	485a      	ldr	r0, [pc, #360]	; (8001f08 <main+0x2bc>)
 8001d9e:	f7ff fed7 	bl	8001b50 <USB_PrintDebugForce>

				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001da8:	e016      	b.n	8001dd8 <main+0x18c>
				{
					sprintf(USB_TxBuffer, "%f ", FFT_OutputBuffer[i]);
 8001daa:	4a65      	ldr	r2, [pc, #404]	; (8001f40 <main+0x2f4>)
 8001dac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7fe fc2e 	bl	8000618 <__aeabi_f2d>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4961      	ldr	r1, [pc, #388]	; (8001f48 <main+0x2fc>)
 8001dc2:	4851      	ldr	r0, [pc, #324]	; (8001f08 <main+0x2bc>)
 8001dc4:	f00e fb42 	bl	801044c <siprintf>
					USB_PrintDebugForce(USB_TxBuffer);
 8001dc8:	484f      	ldr	r0, [pc, #316]	; (8001f08 <main+0x2bc>)
 8001dca:	f7ff fec1 	bl	8001b50 <USB_PrintDebugForce>
				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001dce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001dd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001de0:	d3e3      	bcc.n	8001daa <main+0x15e>
				}

				sprintf(USB_TxBuffer, "\r\n-- FFT Data END --\r\n");
 8001de2:	495a      	ldr	r1, [pc, #360]	; (8001f4c <main+0x300>)
 8001de4:	4848      	ldr	r0, [pc, #288]	; (8001f08 <main+0x2bc>)
 8001de6:	f00e fb31 	bl	801044c <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001dea:	4847      	ldr	r0, [pc, #284]	; (8001f08 <main+0x2bc>)
 8001dec:	f7ff feb0 	bl	8001b50 <USB_PrintDebugForce>
			}

			uartTxSkipCounter++;
 8001df0:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8001df4:	3301      	adds	r3, #1
 8001df6:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			if(uartTxSkipCounter >= UART_TXSKIP)
 8001dfa:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8001dfe:	2b09      	cmp	r3, #9
 8001e00:	d916      	bls.n	8001e30 <main+0x1e4>
					uartTxStarted++;
				else
					uartTxMissed++;
				*/

				char testBuf[] = "UART Test Transmission...\r\n";
 8001e02:	4b53      	ldr	r3, [pc, #332]	; (8001f50 <main+0x304>)
 8001e04:	463c      	mov	r4, r7
 8001e06:	461d      	mov	r5, r3
 8001e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				HAL_UART_Transmit_DMA(&huart1, (uint8_t*) testBuf, strlen(testBuf));
 8001e14:	463b      	mov	r3, r7
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fa42 	bl	80002a0 <strlen>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	484b      	ldr	r0, [pc, #300]	; (8001f54 <main+0x308>)
 8001e26:	f007 fd49 	bl	80098bc <HAL_UART_Transmit_DMA>

				uartTxSkipCounter = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			}


			fftTransformsCompleted++;
 8001e30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e34:	3301      	adds	r3, #1
 8001e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		}

		// check if afk
		if (LCD_TimeoutCounter >= LCD_TIMEOUT && lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 8001e3a:	4b38      	ldr	r3, [pc, #224]	; (8001f1c <main+0x2d0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d908      	bls.n	8001e58 <main+0x20c>
 8001e46:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d104      	bne.n	8001e58 <main+0x20c>
		{
			LCD_BacklightOff(&lcd);
 8001e4e:	f107 0320 	add.w	r3, r7, #32
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 fadb 	bl	800340e <LCD_BacklightOff>
		}

		// Handle Button events
		if (ButtonChange_Flag)
 8001e58:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <main+0x2c4>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 808f 	beq.w	8001f82 <main+0x336>
		{
			// if lcd is on, use btn events as menu input
			// else, wake up lcd
			if (lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 8001e64:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d177      	bne.n	8001f5c <main+0x310>
			{
				if (ButtonStatus_Flag & (1 << BTN_A_FLAG))
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <main+0x2cc>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00d      	beq.n	8001e96 <main+0x24a>
				{
					ButtonStatus_Flag &= ~(1 << BTN_A_FLAG);
 8001e7a:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <main+0x2cc>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <main+0x2cc>)
 8001e88:	701a      	strb	r2, [r3, #0]

					// btn back
					LEDMenu_UpdateState(LEDMENU_BTN_BACK, &lcd);
 8001e8a:	f107 0320 	add.w	r3, r7, #32
 8001e8e:	4619      	mov	r1, r3
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff f8b1 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_B_FLAG))
 8001e96:	4b20      	ldr	r3, [pc, #128]	; (8001f18 <main+0x2cc>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00d      	beq.n	8001ec0 <main+0x274>
				{
					ButtonStatus_Flag &= ~(1 << BTN_B_FLAG);
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <main+0x2cc>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f023 0302 	bic.w	r3, r3, #2
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <main+0x2cc>)
 8001eb2:	701a      	strb	r2, [r3, #0]

					// btn select
					LEDMenu_UpdateState(LEDMENU_BTN_SELECT, &lcd);
 8001eb4:	f107 0320 	add.w	r3, r7, #32
 8001eb8:	4619      	mov	r1, r3
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f7ff f89c 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_C_FLAG))
 8001ec0:	4b15      	ldr	r3, [pc, #84]	; (8001f18 <main+0x2cc>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00d      	beq.n	8001eea <main+0x29e>
				{
					ButtonStatus_Flag &= ~(1 << BTN_C_FLAG);
 8001ece:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <main+0x2cc>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	f023 0304 	bic.w	r3, r3, #4
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4b0f      	ldr	r3, [pc, #60]	; (8001f18 <main+0x2cc>)
 8001edc:	701a      	strb	r2, [r3, #0]

					// btn next item
					LEDMenu_UpdateState(LEDMENU_BTN_NEXTITEM, &lcd);
 8001ede:	f107 0320 	add.w	r3, r7, #32
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	2002      	movs	r0, #2
 8001ee6:	f7ff f887 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (LEDMenu_StatusFlags & LEDMENU_FLAG_STATECHANGE)
 8001eea:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <main+0x30c>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d03a      	beq.n	8001f6c <main+0x320>
				{
					LEDMenu_StatusFlags &= ~LEDMENU_FLAG_STATECHANGE;
 8001ef6:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <main+0x30c>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	f023 0301 	bic.w	r3, r3, #1
 8001efe:	b2da      	uxtb	r2, r3
 8001f00:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <main+0x30c>)
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e032      	b.n	8001f6c <main+0x320>
 8001f06:	bf00      	nop
 8001f08:	20010414 	.word	0x20010414
 8001f0c:	20000404 	.word	0x20000404
 8001f10:	20010614 	.word	0x20010614
 8001f14:	20010616 	.word	0x20010616
 8001f18:	20010615 	.word	0x20010615
 8001f1c:	20010618 	.word	0x20010618
 8001f20:	200106fc 	.word	0x200106fc
 8001f24:	20008408 	.word	0x20008408
 8001f28:	2001040c 	.word	0x2001040c
 8001f2c:	20010410 	.word	0x20010410
 8001f30:	20000408 	.word	0x20000408
 8001f34:	20000308 	.word	0x20000308
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	20000004 	.word	0x20000004
 8001f40:	20004408 	.word	0x20004408
 8001f44:	08012a70 	.word	0x08012a70
 8001f48:	08012a8c 	.word	0x08012a8c
 8001f4c:	08012a90 	.word	0x08012a90
 8001f50:	08012b10 	.word	0x08012b10
 8001f54:	20010744 	.word	0x20010744
 8001f58:	200002f0 	.word	0x200002f0
				}
			}
			else
			{
				// backlight is off -> turn it on
				LCD_BacklightOn(&lcd);
 8001f5c:	f107 0320 	add.w	r3, r7, #32
 8001f60:	4618      	mov	r0, r3
 8001f62:	f001 fa42 	bl	80033ea <LCD_BacklightOn>
				ButtonStatus_Flag = 0;
 8001f66:	4b33      	ldr	r3, [pc, #204]	; (8002034 <main+0x3e8>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
			}

			LCD_TimeoutCounter = 0;
 8001f6c:	4b32      	ldr	r3, [pc, #200]	; (8002038 <main+0x3ec>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]

			ButtonChange_Flag &= ~BTN_EVENT_FLAG;
 8001f72:	4b32      	ldr	r3, [pc, #200]	; (800203c <main+0x3f0>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	f023 0301 	bic.w	r3, r3, #1
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	4b2f      	ldr	r3, [pc, #188]	; (800203c <main+0x3f0>)
 8001f80:	701a      	strb	r2, [r3, #0]
		}

		// Debugging
		timerNow = HAL_GetTick();
 8001f82:	f001 fabd 	bl	8003500 <HAL_GetTick>
 8001f86:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
		if (timerNow - timerLast >= 1000)
 8001f8a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001f8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f98:	f4ff aedc 	bcc.w	8001d54 <main+0x108>
		{
			if ((ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld) != 0)
 8001f9c:	4b28      	ldr	r3, [pc, #160]	; (8002040 <main+0x3f4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d011      	beq.n	8001fcc <main+0x380>
			{
				sprintf(USB_TxBuffer, "FFT can't keep up! Skipped %lu ADC reads (%lu total).\r\n", ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld, ADC_CallbackResultsSkippedCounter);
 8001fa8:	4b25      	ldr	r3, [pc, #148]	; (8002040 <main+0x3f4>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001fb0:	1ad2      	subs	r2, r2, r3
 8001fb2:	4b23      	ldr	r3, [pc, #140]	; (8002040 <main+0x3f4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4923      	ldr	r1, [pc, #140]	; (8002044 <main+0x3f8>)
 8001fb8:	4823      	ldr	r0, [pc, #140]	; (8002048 <main+0x3fc>)
 8001fba:	f00e fa47 	bl	801044c <siprintf>
				USB_PrintDebug(USB_TxBuffer);
 8001fbe:	4822      	ldr	r0, [pc, #136]	; (8002048 <main+0x3fc>)
 8001fc0:	f7ff fdfc 	bl	8001bbc <USB_PrintDebug>

				adcCallbackResultsSkippedCounterOld = ADC_CallbackResultsSkippedCounter;
 8001fc4:	4b1e      	ldr	r3, [pc, #120]	; (8002040 <main+0x3f4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			}

			sprintf(USB_TxBuffer, "1/s: FFT = %lu , ADC = %lu , UART = %lu (%lu)\r\n", fftTransformsCompleted - fftTransformsCompletedOld, ADC_CallbackCounter - adcCallbackCounterOld, uartTxStarted - uartTxStartedOld, uartTxMissed - uartTxMissedOld);
 8001fcc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001fd0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001fd4:	1ad0      	subs	r0, r2, r3
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	; (800204c <main+0x400>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001fde:	1ad4      	subs	r4, r2, r3
 8001fe0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001fe4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8001fee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001ff2:	1a8a      	subs	r2, r1, r2
 8001ff4:	9201      	str	r2, [sp, #4]
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	4623      	mov	r3, r4
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	4914      	ldr	r1, [pc, #80]	; (8002050 <main+0x404>)
 8001ffe:	4812      	ldr	r0, [pc, #72]	; (8002048 <main+0x3fc>)
 8002000:	f00e fa24 	bl	801044c <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8002004:	4810      	ldr	r0, [pc, #64]	; (8002048 <main+0x3fc>)
 8002006:	f7ff fdd9 	bl	8001bbc <USB_PrintDebug>

			adcCallbackCounterOld = ADC_CallbackCounter;
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <main+0x400>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
			fftTransformsCompletedOld = fftTransformsCompleted;
 8002012:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002016:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
			uartTxStartedOld = uartTxStarted;
 800201a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800201e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			uartTxMissedOld = uartTxMissed;
 8002022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002026:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

			timerLast = timerNow;
 800202a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800202e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		if (FFT_CallbackFlag != FFT_NODATA)
 8002032:	e68f      	b.n	8001d54 <main+0x108>
 8002034:	20010615 	.word	0x20010615
 8002038:	20010618 	.word	0x20010618
 800203c:	20010614 	.word	0x20010614
 8002040:	20010410 	.word	0x20010410
 8002044:	08012aa8 	.word	0x08012aa8
 8002048:	20010414 	.word	0x20010414
 800204c:	2001040c 	.word	0x2001040c
 8002050:	08012ae0 	.word	0x08012ae0

08002054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b094      	sub	sp, #80	; 0x50
 8002058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800205a:	f107 0320 	add.w	r3, r7, #32
 800205e:	2230      	movs	r2, #48	; 0x30
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f00d fd80 	bl	800fb68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
 800207c:	4b29      	ldr	r3, [pc, #164]	; (8002124 <SystemClock_Config+0xd0>)
 800207e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002080:	4a28      	ldr	r2, [pc, #160]	; (8002124 <SystemClock_Config+0xd0>)
 8002082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002086:	6413      	str	r3, [r2, #64]	; 0x40
 8002088:	4b26      	ldr	r3, [pc, #152]	; (8002124 <SystemClock_Config+0xd0>)
 800208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002094:	2300      	movs	r3, #0
 8002096:	607b      	str	r3, [r7, #4]
 8002098:	4b23      	ldr	r3, [pc, #140]	; (8002128 <SystemClock_Config+0xd4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020a0:	4a21      	ldr	r2, [pc, #132]	; (8002128 <SystemClock_Config+0xd4>)
 80020a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	4b1f      	ldr	r3, [pc, #124]	; (8002128 <SystemClock_Config+0xd4>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020b0:	607b      	str	r3, [r7, #4]
 80020b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020b4:	2301      	movs	r3, #1
 80020b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020be:	2302      	movs	r3, #2
 80020c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80020c8:	2319      	movs	r3, #25
 80020ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80020cc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80020d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80020d2:	2304      	movs	r3, #4
 80020d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80020d6:	2307      	movs	r3, #7
 80020d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020da:	f107 0320 	add.w	r3, r7, #32
 80020de:	4618      	mov	r0, r3
 80020e0:	f005 ff82 	bl	8007fe8 <HAL_RCC_OscConfig>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80020ea:	f000 f9a5 	bl	8002438 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ee:	230f      	movs	r3, #15
 80020f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f2:	2302      	movs	r3, #2
 80020f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002104:	f107 030c 	add.w	r3, r7, #12
 8002108:	2102      	movs	r1, #2
 800210a:	4618      	mov	r0, r3
 800210c:	f006 f9e4 	bl	80084d8 <HAL_RCC_ClockConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002116:	f000 f98f 	bl	8002438 <Error_Handler>
  }
}
 800211a:	bf00      	nop
 800211c:	3750      	adds	r7, #80	; 0x50
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800
 8002128:	40007000 	.word	0x40007000

0800212c <IRQ_TIM11>:
/*
 * IRQ for TIM11
 * used for button polling
 */
void IRQ_TIM11()
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
	/*
	 * This IRQ is called every 1ms
	 * Use for counters etc
	 */

	LCD_TimeoutCounter++;
 8002132:	4b6c      	ldr	r3, [pc, #432]	; (80022e4 <IRQ_TIM11+0x1b8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	3301      	adds	r3, #1
 8002138:	4a6a      	ldr	r2, [pc, #424]	; (80022e4 <IRQ_TIM11+0x1b8>)
 800213a:	6013      	str	r3, [r2, #0]

	static uint32_t counterButtons = 0;

	counterButtons++;
 800213c:	4b6a      	ldr	r3, [pc, #424]	; (80022e8 <IRQ_TIM11+0x1bc>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	3301      	adds	r3, #1
 8002142:	4a69      	ldr	r2, [pc, #420]	; (80022e8 <IRQ_TIM11+0x1bc>)
 8002144:	6013      	str	r3, [r2, #0]
	if (counterButtons >= 20)
 8002146:	4b68      	ldr	r3, [pc, #416]	; (80022e8 <IRQ_TIM11+0x1bc>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b13      	cmp	r3, #19
 800214c:	f240 80c6 	bls.w	80022dc <IRQ_TIM11+0x1b0>
	{
		uint8_t ButtonRead_A = HAL_GPIO_ReadPin(BTN_A_GPIO_Port, BTN_A_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002150:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002154:	4865      	ldr	r0, [pc, #404]	; (80022ec <IRQ_TIM11+0x1c0>)
 8002156:	f002 fc87 	bl	8004a68 <HAL_GPIO_ReadPin>
 800215a:	4603      	mov	r3, r0
 800215c:	2b01      	cmp	r3, #1
 800215e:	bf0c      	ite	eq
 8002160:	2301      	moveq	r3, #1
 8002162:	2300      	movne	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	71fb      	strb	r3, [r7, #7]
		if (ButtonRead_A == 1 && (ButtonStatus & (1 << BTN_A_FLAG)) == 0)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d10f      	bne.n	800218e <IRQ_TIM11+0x62>
 800216e:	4b60      	ldr	r3, [pc, #384]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d108      	bne.n	800218e <IRQ_TIM11+0x62>
		{
			ButtonStatus |= (1 << BTN_A_FLAG);
 800217c:	4b5c      	ldr	r3, [pc, #368]	; (80022f0 <IRQ_TIM11+0x1c4>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	b2da      	uxtb	r2, r3
 8002188:	4b59      	ldr	r3, [pc, #356]	; (80022f0 <IRQ_TIM11+0x1c4>)
 800218a:	701a      	strb	r2, [r3, #0]
 800218c:	e021      	b.n	80021d2 <IRQ_TIM11+0xa6>
		}
		else if (ButtonRead_A == 0 && (ButtonStatus & (1 << BTN_A_FLAG)) != 0)
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d11e      	bne.n	80021d2 <IRQ_TIM11+0xa6>
 8002194:	4b56      	ldr	r3, [pc, #344]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d017      	beq.n	80021d2 <IRQ_TIM11+0xa6>
		{
			ButtonStatus &= ~(1 << BTN_A_FLAG);
 80021a2:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <IRQ_TIM11+0x1c4>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f023 0301 	bic.w	r3, r3, #1
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4b50      	ldr	r3, [pc, #320]	; (80022f0 <IRQ_TIM11+0x1c4>)
 80021b0:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_A_FLAG);
 80021b2:	4b50      	ldr	r3, [pc, #320]	; (80022f4 <IRQ_TIM11+0x1c8>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b4d      	ldr	r3, [pc, #308]	; (80022f4 <IRQ_TIM11+0x1c8>)
 80021c0:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80021c2:	4b4d      	ldr	r3, [pc, #308]	; (80022f8 <IRQ_TIM11+0x1cc>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4b4a      	ldr	r3, [pc, #296]	; (80022f8 <IRQ_TIM11+0x1cc>)
 80021d0:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_B = HAL_GPIO_ReadPin(BTN_B_GPIO_Port, BTN_B_Pin) == GPIO_PIN_SET ? 1 : 0;
 80021d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021d6:	4845      	ldr	r0, [pc, #276]	; (80022ec <IRQ_TIM11+0x1c0>)
 80021d8:	f002 fc46 	bl	8004a68 <HAL_GPIO_ReadPin>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b01      	cmp	r3, #1
 80021e0:	bf0c      	ite	eq
 80021e2:	2301      	moveq	r3, #1
 80021e4:	2300      	movne	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	71bb      	strb	r3, [r7, #6]
		if (ButtonRead_B == 1 && (ButtonStatus & (1 << BTN_B_FLAG)) == 0)
 80021ea:	79bb      	ldrb	r3, [r7, #6]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d10f      	bne.n	8002210 <IRQ_TIM11+0xe4>
 80021f0:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <IRQ_TIM11+0x1c4>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <IRQ_TIM11+0xe4>
		{
			ButtonStatus |= (1 << BTN_B_FLAG);
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4b39      	ldr	r3, [pc, #228]	; (80022f0 <IRQ_TIM11+0x1c4>)
 800220c:	701a      	strb	r2, [r3, #0]
 800220e:	e021      	b.n	8002254 <IRQ_TIM11+0x128>
		}
		else if (ButtonRead_B == 0 && (ButtonStatus & (1 << BTN_B_FLAG)) != 0)
 8002210:	79bb      	ldrb	r3, [r7, #6]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d11e      	bne.n	8002254 <IRQ_TIM11+0x128>
 8002216:	4b36      	ldr	r3, [pc, #216]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d017      	beq.n	8002254 <IRQ_TIM11+0x128>
		{
			ButtonStatus &= ~(1 << BTN_B_FLAG);
 8002224:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	f023 0302 	bic.w	r3, r3, #2
 800222e:	b2da      	uxtb	r2, r3
 8002230:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002232:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_B_FLAG);
 8002234:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <IRQ_TIM11+0x1c8>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	f043 0302 	orr.w	r3, r3, #2
 800223e:	b2da      	uxtb	r2, r3
 8002240:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <IRQ_TIM11+0x1c8>)
 8002242:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 8002244:	4b2c      	ldr	r3, [pc, #176]	; (80022f8 <IRQ_TIM11+0x1cc>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	b2db      	uxtb	r3, r3
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	b2da      	uxtb	r2, r3
 8002250:	4b29      	ldr	r3, [pc, #164]	; (80022f8 <IRQ_TIM11+0x1cc>)
 8002252:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_C = HAL_GPIO_ReadPin(BTN_C_GPIO_Port, BTN_C_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002258:	4824      	ldr	r0, [pc, #144]	; (80022ec <IRQ_TIM11+0x1c0>)
 800225a:	f002 fc05 	bl	8004a68 <HAL_GPIO_ReadPin>
 800225e:	4603      	mov	r3, r0
 8002260:	2b01      	cmp	r3, #1
 8002262:	bf0c      	ite	eq
 8002264:	2301      	moveq	r3, #1
 8002266:	2300      	movne	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	717b      	strb	r3, [r7, #5]
		if (ButtonRead_C == 1 && (ButtonStatus & (1 << BTN_C_FLAG)) == 0)
 800226c:	797b      	ldrb	r3, [r7, #5]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d10f      	bne.n	8002292 <IRQ_TIM11+0x166>
 8002272:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d108      	bne.n	8002292 <IRQ_TIM11+0x166>
		{
			ButtonStatus |= (1 << BTN_C_FLAG);
 8002280:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <IRQ_TIM11+0x1c4>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	f043 0304 	orr.w	r3, r3, #4
 800228a:	b2da      	uxtb	r2, r3
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <IRQ_TIM11+0x1c4>)
 800228e:	701a      	strb	r2, [r3, #0]
 8002290:	e021      	b.n	80022d6 <IRQ_TIM11+0x1aa>
		}
		else if (ButtonRead_C == 0 && (ButtonStatus & (1 << BTN_C_FLAG)) != 0)
 8002292:	797b      	ldrb	r3, [r7, #5]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d11e      	bne.n	80022d6 <IRQ_TIM11+0x1aa>
 8002298:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <IRQ_TIM11+0x1c4>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	b2db      	uxtb	r3, r3
 800229e:	f003 0304 	and.w	r3, r3, #4
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d017      	beq.n	80022d6 <IRQ_TIM11+0x1aa>
		{
			ButtonStatus &= ~(1 << BTN_C_FLAG);
 80022a6:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <IRQ_TIM11+0x1c4>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	f023 0304 	bic.w	r3, r3, #4
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <IRQ_TIM11+0x1c4>)
 80022b4:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_C_FLAG);
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <IRQ_TIM11+0x1c8>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	f043 0304 	orr.w	r3, r3, #4
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <IRQ_TIM11+0x1c8>)
 80022c4:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <IRQ_TIM11+0x1cc>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <IRQ_TIM11+0x1cc>)
 80022d4:	701a      	strb	r2, [r3, #0]
		}

		counterButtons = 0;
 80022d6:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <IRQ_TIM11+0x1bc>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
	}
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20010618 	.word	0x20010618
 80022e8:	2001061c 	.word	0x2001061c
 80022ec:	40020400 	.word	0x40020400
 80022f0:	20010616 	.word	0x20010616
 80022f4:	20010615 	.word	0x20010615
 80022f8:	20010614 	.word	0x20010614

080022fc <TransformFFTData>:

// ADC & FFT data interrupts and transformation

static inline void TransformFFTData(uint16_t offset)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8002306:	2300      	movs	r3, #0
 8002308:	81fb      	strh	r3, [r7, #14]
 800230a:	e01d      	b.n	8002348 <TransformFFTData+0x4c>
	{
		FFT_InputDoubleBuffer[i + offset] = (float) ADC_ReadBuffer[i + offset] * (2.0f / 4096.0f) - 1.0f;
 800230c:	89fa      	ldrh	r2, [r7, #14]
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	4413      	add	r3, r2
 8002312:	4a13      	ldr	r2, [pc, #76]	; (8002360 <TransformFFTData+0x64>)
 8002314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002318:	b29b      	uxth	r3, r3
 800231a:	ee07 3a90 	vmov	s15, r3
 800231e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002322:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002364 <TransformFFTData+0x68>
 8002326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800232a:	89fa      	ldrh	r2, [r7, #14]
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	4413      	add	r3, r2
 8002330:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002334:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002338:	4a0b      	ldr	r2, [pc, #44]	; (8002368 <TransformFFTData+0x6c>)
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	edc3 7a00 	vstr	s15, [r3]
	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8002342:	89fb      	ldrh	r3, [r7, #14]
 8002344:	3301      	adds	r3, #1
 8002346:	81fb      	strh	r3, [r7, #14]
 8002348:	89fb      	ldrh	r3, [r7, #14]
 800234a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800234e:	d3dd      	bcc.n	800230c <TransformFFTData+0x10>
	}
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	20000408 	.word	0x20000408
 8002364:	3a000000 	.word	0x3a000000
 8002368:	2000840c 	.word	0x2000840c

0800236c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4a0e      	ldr	r2, [pc, #56]	; (80023b0 <HAL_ADC_ConvCpltCallback+0x44>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d115      	bne.n	80023a8 <HAL_ADC_ConvCpltCallback+0x3c>
	{
		ADC_CallbackCounter++;
 800237c:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <HAL_ADC_ConvCpltCallback+0x48>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	4a0c      	ldr	r2, [pc, #48]	; (80023b4 <HAL_ADC_ConvCpltCallback+0x48>)
 8002384:	6013      	str	r3, [r2, #0]
		TransformFFTData(FFT_NUM_SAMPLES);
 8002386:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800238a:	f7ff ffb7 	bl	80022fc <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 800238e:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d004      	beq.n	80023a2 <HAL_ADC_ConvCpltCallback+0x36>
			ADC_CallbackResultsSkippedCounter++;
 8002398:	4b08      	ldr	r3, [pc, #32]	; (80023bc <HAL_ADC_ConvCpltCallback+0x50>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	3301      	adds	r3, #1
 800239e:	4a07      	ldr	r2, [pc, #28]	; (80023bc <HAL_ADC_ConvCpltCallback+0x50>)
 80023a0:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_FULL;
 80023a2:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_ADC_ConvCpltCallback+0x4c>)
 80023a4:	2204      	movs	r2, #4
 80023a6:	701a      	strb	r2, [r3, #0]
	}
}
 80023a8:	bf00      	nop
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20000308 	.word	0x20000308
 80023b4:	2001040c 	.word	0x2001040c
 80023b8:	20000404 	.word	0x20000404
 80023bc:	20010410 	.word	0x20010410

080023c0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a0e      	ldr	r2, [pc, #56]	; (8002404 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d114      	bne.n	80023fa <HAL_ADC_ConvHalfCpltCallback+0x3a>
	{
		ADC_CallbackCounter++;
 80023d0:	4b0d      	ldr	r3, [pc, #52]	; (8002408 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a0c      	ldr	r2, [pc, #48]	; (8002408 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80023d8:	6013      	str	r3, [r2, #0]
		TransformFFTData(0);
 80023da:	2000      	movs	r0, #0
 80023dc:	f7ff ff8e 	bl	80022fc <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 80023e0:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d004      	beq.n	80023f4 <HAL_ADC_ConvHalfCpltCallback+0x34>
			ADC_CallbackResultsSkippedCounter++;
 80023ea:	4b09      	ldr	r3, [pc, #36]	; (8002410 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	3301      	adds	r3, #1
 80023f0:	4a07      	ldr	r2, [pc, #28]	; (8002410 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80023f2:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_HALF;
 80023f4:	4b05      	ldr	r3, [pc, #20]	; (800240c <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80023f6:	2202      	movs	r2, #2
 80023f8:	701a      	strb	r2, [r3, #0]
	}
}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000308 	.word	0x20000308
 8002408:	2001040c 	.word	0x2001040c
 800240c:	20000404 	.word	0x20000404
 8002410:	20010410 	.word	0x20010410

08002414 <Buttons_ResetFlags>:
// IRQ end

// Reset all button flags

void Buttons_ResetFlags()
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
	ButtonChange_Flag = 0;
 8002418:	4b05      	ldr	r3, [pc, #20]	; (8002430 <Buttons_ResetFlags+0x1c>)
 800241a:	2200      	movs	r2, #0
 800241c:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <Buttons_ResetFlags+0x20>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20010614 	.word	0x20010614
 8002434:	20010615 	.word	0x20010615

08002438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800243c:	b672      	cpsid	i
}
 800243e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002440:	e7fe      	b.n	8002440 <Error_Handler+0x8>
	...

08002444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	607b      	str	r3, [r7, #4]
 800244e:	4b10      	ldr	r3, [pc, #64]	; (8002490 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	4a0f      	ldr	r2, [pc, #60]	; (8002490 <HAL_MspInit+0x4c>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002458:	6453      	str	r3, [r2, #68]	; 0x44
 800245a:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <HAL_MspInit+0x4c>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	4a08      	ldr	r2, [pc, #32]	; (8002490 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	; 0x40
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <NMI_Handler+0x4>

0800249a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800249e:	e7fe      	b.n	800249e <HardFault_Handler+0x4>

080024a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <MemManage_Handler+0x4>

080024a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024aa:	e7fe      	b.n	80024aa <BusFault_Handler+0x4>

080024ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <UsageFault_Handler+0x4>

080024b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024ce:	b480      	push	{r7}
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e0:	f000 fffa 	bl	80034d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024e4:	bf00      	nop
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

	IRQ_TIM11();
 80024ec:	f7ff fe1e 	bl	800212c <IRQ_TIM11>

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80024f2:	f006 fb83 	bl	8008bfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200106fc 	.word	0x200106fc

08002500 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002504:	4802      	ldr	r0, [pc, #8]	; (8002510 <I2C1_EV_IRQHandler+0x10>)
 8002506:	f002 fd23 	bl	8004f50 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	200003b0 	.word	0x200003b0

08002514 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <USART1_IRQHandler+0x10>)
 800251a:	f007 fa4d 	bl	80099b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20010744 	.word	0x20010744

08002528 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <DMA2_Stream0_IRQHandler+0x10>)
 800252e:	f001 fe9f 	bl	8004270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000350 	.word	0x20000350

0800253c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <OTG_FS_IRQHandler+0x10>)
 8002542:	f004 fc23 	bl	8006d8c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20011ccc 	.word	0x20011ccc

08002550 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <DMA2_Stream7_IRQHandler+0x10>)
 8002556:	f001 fe8b 	bl	8004270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20010788 	.word	0x20010788

08002564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
	return 1;
 8002568:	2301      	movs	r3, #1
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <_kill>:

int _kill(int pid, int sig)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800257e:	f00d fac9 	bl	800fb14 <__errno>
 8002582:	4603      	mov	r3, r0
 8002584:	2216      	movs	r2, #22
 8002586:	601a      	str	r2, [r3, #0]
	return -1;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_exit>:

void _exit (int status)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ffe7 	bl	8002574 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025a6:	e7fe      	b.n	80025a6 <_exit+0x12>

080025a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	e00a      	b.n	80025d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025ba:	f3af 8000 	nop.w
 80025be:	4601      	mov	r1, r0
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	60ba      	str	r2, [r7, #8]
 80025c6:	b2ca      	uxtb	r2, r1
 80025c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3301      	adds	r3, #1
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	dbf0      	blt.n	80025ba <_read+0x12>
	}

return len;
 80025d8:	687b      	ldr	r3, [r7, #4]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b086      	sub	sp, #24
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e009      	b.n	8002608 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	60ba      	str	r2, [r7, #8]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	429a      	cmp	r2, r3
 800260e:	dbf1      	blt.n	80025f4 <_write+0x12>
	}
	return len;
 8002610:	687b      	ldr	r3, [r7, #4]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <_close>:

int _close(int file)
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
	return -1;
 8002622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
 800263a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002642:	605a      	str	r2, [r3, #4]
	return 0;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <_isatty>:

int _isatty(int file)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
	return 1;
 800265a:	2301      	movs	r3, #1
}
 800265c:	4618      	mov	r0, r3
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
	return 0;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800268c:	4a14      	ldr	r2, [pc, #80]	; (80026e0 <_sbrk+0x5c>)
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <_sbrk+0x60>)
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002698:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <_sbrk+0x64>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d102      	bne.n	80026a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <_sbrk+0x64>)
 80026a2:	4a12      	ldr	r2, [pc, #72]	; (80026ec <_sbrk+0x68>)
 80026a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d207      	bcs.n	80026c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b4:	f00d fa2e 	bl	800fb14 <__errno>
 80026b8:	4603      	mov	r3, r0
 80026ba:	220c      	movs	r2, #12
 80026bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026be:	f04f 33ff 	mov.w	r3, #4294967295
 80026c2:	e009      	b.n	80026d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <_sbrk+0x64>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <_sbrk+0x64>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	4a05      	ldr	r2, [pc, #20]	; (80026e8 <_sbrk+0x64>)
 80026d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20018000 	.word	0x20018000
 80026e4:	00000400 	.word	0x00000400
 80026e8:	20010620 	.word	0x20010620
 80026ec:	20012408 	.word	0x20012408

080026f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <SystemInit+0x20>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	4a05      	ldr	r2, [pc, #20]	; (8002710 <SystemInit+0x20>)
 80026fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08e      	sub	sp, #56	; 0x38
 8002718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002728:	f107 0320 	add.w	r3, r7, #32
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	611a      	str	r2, [r3, #16]
 8002740:	615a      	str	r2, [r3, #20]
 8002742:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002744:	4b38      	ldr	r3, [pc, #224]	; (8002828 <MX_TIM2_Init+0x114>)
 8002746:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800274a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840 - 1;
 800274c:	4b36      	ldr	r3, [pc, #216]	; (8002828 <MX_TIM2_Init+0x114>)
 800274e:	f240 3247 	movw	r2, #839	; 0x347
 8002752:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002754:	4b34      	ldr	r3, [pc, #208]	; (8002828 <MX_TIM2_Init+0x114>)
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 800275a:	4b33      	ldr	r3, [pc, #204]	; (8002828 <MX_TIM2_Init+0x114>)
 800275c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002760:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002762:	4b31      	ldr	r3, [pc, #196]	; (8002828 <MX_TIM2_Init+0x114>)
 8002764:	2200      	movs	r2, #0
 8002766:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002768:	4b2f      	ldr	r3, [pc, #188]	; (8002828 <MX_TIM2_Init+0x114>)
 800276a:	2200      	movs	r2, #0
 800276c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800276e:	482e      	ldr	r0, [pc, #184]	; (8002828 <MX_TIM2_Init+0x114>)
 8002770:	f006 f892 	bl	8008898 <HAL_TIM_Base_Init>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800277a:	f7ff fe5d 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800277e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002782:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002784:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002788:	4619      	mov	r1, r3
 800278a:	4827      	ldr	r0, [pc, #156]	; (8002828 <MX_TIM2_Init+0x114>)
 800278c:	f006 fc00 	bl	8008f90 <HAL_TIM_ConfigClockSource>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002796:	f7ff fe4f 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800279a:	4823      	ldr	r0, [pc, #140]	; (8002828 <MX_TIM2_Init+0x114>)
 800279c:	f006 f92e 	bl	80089fc <HAL_TIM_PWM_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80027a6:	f7ff fe47 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027aa:	2300      	movs	r3, #0
 80027ac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ae:	2300      	movs	r3, #0
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027b2:	f107 0320 	add.w	r3, r7, #32
 80027b6:	4619      	mov	r1, r3
 80027b8:	481b      	ldr	r0, [pc, #108]	; (8002828 <MX_TIM2_Init+0x114>)
 80027ba:	f006 ffaf 	bl	800971c <HAL_TIMEx_MasterConfigSynchronization>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80027c4:	f7ff fe38 	bl	8002438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027c8:	2360      	movs	r3, #96	; 0x60
 80027ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	2200      	movs	r2, #0
 80027dc:	4619      	mov	r1, r3
 80027de:	4812      	ldr	r0, [pc, #72]	; (8002828 <MX_TIM2_Init+0x114>)
 80027e0:	f006 fb14 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80027ea:	f7ff fe25 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	2204      	movs	r2, #4
 80027f2:	4619      	mov	r1, r3
 80027f4:	480c      	ldr	r0, [pc, #48]	; (8002828 <MX_TIM2_Init+0x114>)
 80027f6:	f006 fb09 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002800:	f7ff fe1a 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002804:	1d3b      	adds	r3, r7, #4
 8002806:	2208      	movs	r2, #8
 8002808:	4619      	mov	r1, r3
 800280a:	4807      	ldr	r0, [pc, #28]	; (8002828 <MX_TIM2_Init+0x114>)
 800280c:	f006 fafe 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8002816:	f7ff fe0f 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800281a:	4803      	ldr	r0, [pc, #12]	; (8002828 <MX_TIM2_Init+0x114>)
 800281c:	f000 f99a 	bl	8002b54 <HAL_TIM_MspPostInit>

}
 8002820:	bf00      	nop
 8002822:	3738      	adds	r7, #56	; 0x38
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20010624 	.word	0x20010624

0800282c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08e      	sub	sp, #56	; 0x38
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002832:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800284a:	1d3b      	adds	r3, r7, #4
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
 8002858:	615a      	str	r2, [r3, #20]
 800285a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800285c:	4b3d      	ldr	r3, [pc, #244]	; (8002954 <MX_TIM3_Init+0x128>)
 800285e:	4a3e      	ldr	r2, [pc, #248]	; (8002958 <MX_TIM3_Init+0x12c>)
 8002860:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002862:	4b3c      	ldr	r3, [pc, #240]	; (8002954 <MX_TIM3_Init+0x128>)
 8002864:	2200      	movs	r2, #0
 8002866:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002868:	4b3a      	ldr	r3, [pc, #232]	; (8002954 <MX_TIM3_Init+0x128>)
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800286e:	4b39      	ldr	r3, [pc, #228]	; (8002954 <MX_TIM3_Init+0x128>)
 8002870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002874:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002876:	4b37      	ldr	r3, [pc, #220]	; (8002954 <MX_TIM3_Init+0x128>)
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800287c:	4b35      	ldr	r3, [pc, #212]	; (8002954 <MX_TIM3_Init+0x128>)
 800287e:	2200      	movs	r2, #0
 8002880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002882:	4834      	ldr	r0, [pc, #208]	; (8002954 <MX_TIM3_Init+0x128>)
 8002884:	f006 f808 	bl	8008898 <HAL_TIM_Base_Init>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800288e:	f7ff fdd3 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002896:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002898:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800289c:	4619      	mov	r1, r3
 800289e:	482d      	ldr	r0, [pc, #180]	; (8002954 <MX_TIM3_Init+0x128>)
 80028a0:	f006 fb76 	bl	8008f90 <HAL_TIM_ConfigClockSource>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80028aa:	f7ff fdc5 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028ae:	4829      	ldr	r0, [pc, #164]	; (8002954 <MX_TIM3_Init+0x128>)
 80028b0:	f006 f8a4 	bl	80089fc <HAL_TIM_PWM_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80028ba:	f7ff fdbd 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028be:	2300      	movs	r3, #0
 80028c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c2:	2300      	movs	r3, #0
 80028c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028c6:	f107 0320 	add.w	r3, r7, #32
 80028ca:	4619      	mov	r1, r3
 80028cc:	4821      	ldr	r0, [pc, #132]	; (8002954 <MX_TIM3_Init+0x128>)
 80028ce:	f006 ff25 	bl	800971c <HAL_TIMEx_MasterConfigSynchronization>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80028d8:	f7ff fdae 	bl	8002438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028dc:	2360      	movs	r3, #96	; 0x60
 80028de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ec:	1d3b      	adds	r3, r7, #4
 80028ee:	2200      	movs	r2, #0
 80028f0:	4619      	mov	r1, r3
 80028f2:	4818      	ldr	r0, [pc, #96]	; (8002954 <MX_TIM3_Init+0x128>)
 80028f4:	f006 fa8a 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80028fe:	f7ff fd9b 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	2204      	movs	r2, #4
 8002906:	4619      	mov	r1, r3
 8002908:	4812      	ldr	r0, [pc, #72]	; (8002954 <MX_TIM3_Init+0x128>)
 800290a:	f006 fa7f 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002914:	f7ff fd90 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002918:	1d3b      	adds	r3, r7, #4
 800291a:	2208      	movs	r2, #8
 800291c:	4619      	mov	r1, r3
 800291e:	480d      	ldr	r0, [pc, #52]	; (8002954 <MX_TIM3_Init+0x128>)
 8002920:	f006 fa74 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800292a:	f7ff fd85 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	220c      	movs	r2, #12
 8002932:	4619      	mov	r1, r3
 8002934:	4807      	ldr	r0, [pc, #28]	; (8002954 <MX_TIM3_Init+0x128>)
 8002936:	f006 fa69 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002940:	f7ff fd7a 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002944:	4803      	ldr	r0, [pc, #12]	; (8002954 <MX_TIM3_Init+0x128>)
 8002946:	f000 f905 	bl	8002b54 <HAL_TIM_MspPostInit>

}
 800294a:	bf00      	nop
 800294c:	3738      	adds	r7, #56	; 0x38
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	2001066c 	.word	0x2001066c
 8002958:	40000400 	.word	0x40000400

0800295c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08a      	sub	sp, #40	; 0x28
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002962:	f107 0320 	add.w	r3, r7, #32
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	615a      	str	r2, [r3, #20]
 800297c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800297e:	4b27      	ldr	r3, [pc, #156]	; (8002a1c <MX_TIM4_Init+0xc0>)
 8002980:	4a27      	ldr	r2, [pc, #156]	; (8002a20 <MX_TIM4_Init+0xc4>)
 8002982:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002984:	4b25      	ldr	r3, [pc, #148]	; (8002a1c <MX_TIM4_Init+0xc0>)
 8002986:	2200      	movs	r2, #0
 8002988:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800298a:	4b24      	ldr	r3, [pc, #144]	; (8002a1c <MX_TIM4_Init+0xc0>)
 800298c:	2200      	movs	r2, #0
 800298e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002990:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <MX_TIM4_Init+0xc0>)
 8002992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002996:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002998:	4b20      	ldr	r3, [pc, #128]	; (8002a1c <MX_TIM4_Init+0xc0>)
 800299a:	2200      	movs	r2, #0
 800299c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299e:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <MX_TIM4_Init+0xc0>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029a4:	481d      	ldr	r0, [pc, #116]	; (8002a1c <MX_TIM4_Init+0xc0>)
 80029a6:	f006 f829 	bl	80089fc <HAL_TIM_PWM_Init>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80029b0:	f7ff fd42 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029bc:	f107 0320 	add.w	r3, r7, #32
 80029c0:	4619      	mov	r1, r3
 80029c2:	4816      	ldr	r0, [pc, #88]	; (8002a1c <MX_TIM4_Init+0xc0>)
 80029c4:	f006 feaa 	bl	800971c <HAL_TIMEx_MasterConfigSynchronization>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80029ce:	f7ff fd33 	bl	8002438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029d2:	2360      	movs	r3, #96	; 0x60
 80029d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029da:	2300      	movs	r3, #0
 80029dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	2200      	movs	r2, #0
 80029e6:	4619      	mov	r1, r3
 80029e8:	480c      	ldr	r0, [pc, #48]	; (8002a1c <MX_TIM4_Init+0xc0>)
 80029ea:	f006 fa0f 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80029f4:	f7ff fd20 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	2204      	movs	r2, #4
 80029fc:	4619      	mov	r1, r3
 80029fe:	4807      	ldr	r0, [pc, #28]	; (8002a1c <MX_TIM4_Init+0xc0>)
 8002a00:	f006 fa04 	bl	8008e0c <HAL_TIM_PWM_ConfigChannel>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002a0a:	f7ff fd15 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002a0e:	4803      	ldr	r0, [pc, #12]	; (8002a1c <MX_TIM4_Init+0xc0>)
 8002a10:	f000 f8a0 	bl	8002b54 <HAL_TIM_MspPostInit>

}
 8002a14:	bf00      	nop
 8002a16:	3728      	adds	r7, #40	; 0x28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	200106b4 	.word	0x200106b4
 8002a20:	40000800 	.word	0x40000800

08002a24 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002a28:	4b0e      	ldr	r3, [pc, #56]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a2a:	4a0f      	ldr	r2, [pc, #60]	; (8002a68 <MX_TIM11_Init+0x44>)
 8002a2c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 840-1;
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a30:	f240 3247 	movw	r2, #839	; 0x347
 8002a34:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a36:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100-1;
 8002a3c:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a3e:	2263      	movs	r2, #99	; 0x63
 8002a40:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002a4e:	4805      	ldr	r0, [pc, #20]	; (8002a64 <MX_TIM11_Init+0x40>)
 8002a50:	f005 ff22 	bl	8008898 <HAL_TIM_Base_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002a5a:	f7ff fced 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	200106fc 	.word	0x200106fc
 8002a68:	40014800 	.word	0x40014800

08002a6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a7c:	d10e      	bne.n	8002a9c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	4a1f      	ldr	r2, [pc, #124]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8e:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002a9a:	e02e      	b.n	8002afa <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a19      	ldr	r2, [pc, #100]	; (8002b08 <HAL_TIM_Base_MspInit+0x9c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d10e      	bne.n	8002ac4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	4a15      	ldr	r2, [pc, #84]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002ab0:	f043 0302 	orr.w	r3, r3, #2
 8002ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab6:	4b13      	ldr	r3, [pc, #76]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
}
 8002ac2:	e01a      	b.n	8002afa <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM11)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a10      	ldr	r2, [pc, #64]	; (8002b0c <HAL_TIM_Base_MspInit+0xa0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d115      	bne.n	8002afa <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	4a0b      	ldr	r2, [pc, #44]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002adc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ade:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_TIM_Base_MspInit+0x98>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002aea:	2200      	movs	r2, #0
 8002aec:	2100      	movs	r1, #0
 8002aee:	201a      	movs	r0, #26
 8002af0:	f001 f9ef 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002af4:	201a      	movs	r0, #26
 8002af6:	f001 fa08 	bl	8003f0a <HAL_NVIC_EnableIRQ>
}
 8002afa:	bf00      	nop
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40000400 	.word	0x40000400
 8002b0c:	40014800 	.word	0x40014800

08002b10 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0b      	ldr	r2, [pc, #44]	; (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d10d      	bne.n	8002b3e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <HAL_TIM_PWM_MspInit+0x40>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	4a09      	ldr	r2, [pc, #36]	; (8002b50 <HAL_TIM_PWM_MspInit+0x40>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6413      	str	r3, [r2, #64]	; 0x40
 8002b32:	4b07      	ldr	r3, [pc, #28]	; (8002b50 <HAL_TIM_PWM_MspInit+0x40>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b3e:	bf00      	nop
 8002b40:	3714      	adds	r7, #20
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40000800 	.word	0x40000800
 8002b50:	40023800 	.word	0x40023800

08002b54 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08c      	sub	sp, #48	; 0x30
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5c:	f107 031c 	add.w	r3, r7, #28
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b74:	d13e      	bne.n	8002bf4 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	4b44      	ldr	r3, [pc, #272]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a43      	ldr	r2, [pc, #268]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b41      	ldr	r3, [pc, #260]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	61bb      	str	r3, [r7, #24]
 8002b90:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a3c      	ldr	r2, [pc, #240]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b3a      	ldr	r3, [pc, #232]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LED_1_R_Pin|LED_2_G_Pin;
 8002bae:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc4:	f107 031c 	add.w	r3, r7, #28
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4831      	ldr	r0, [pc, #196]	; (8002c90 <HAL_TIM_MspPostInit+0x13c>)
 8002bcc:	f001 fdc8 	bl	8004760 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_2_R_Pin;
 8002bd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	2300      	movs	r3, #0
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002be2:	2301      	movs	r3, #1
 8002be4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LED_2_R_GPIO_Port, &GPIO_InitStruct);
 8002be6:	f107 031c 	add.w	r3, r7, #28
 8002bea:	4619      	mov	r1, r3
 8002bec:	4829      	ldr	r0, [pc, #164]	; (8002c94 <HAL_TIM_MspPostInit+0x140>)
 8002bee:	f001 fdb7 	bl	8004760 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002bf2:	e046      	b.n	8002c82 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM3)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a27      	ldr	r2, [pc, #156]	; (8002c98 <HAL_TIM_MspPostInit+0x144>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d11e      	bne.n	8002c3c <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	4a21      	ldr	r2, [pc, #132]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c08:	f043 0302 	orr.w	r3, r3, #2
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b1f      	ldr	r3, [pc, #124]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LED_1_B_Pin|LED_1_G_Pin|LED_2_B_Pin|LED_3_R_Pin;
 8002c1a:	2333      	movs	r3, #51	; 0x33
 8002c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c26:	2300      	movs	r3, #0
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c2e:	f107 031c 	add.w	r3, r7, #28
 8002c32:	4619      	mov	r1, r3
 8002c34:	4816      	ldr	r0, [pc, #88]	; (8002c90 <HAL_TIM_MspPostInit+0x13c>)
 8002c36:	f001 fd93 	bl	8004760 <HAL_GPIO_Init>
}
 8002c3a:	e022      	b.n	8002c82 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM4)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <HAL_TIM_MspPostInit+0x148>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d11d      	bne.n	8002c82 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a0f      	ldr	r2, [pc, #60]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <HAL_TIM_MspPostInit+0x138>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_3_G_Pin|LED_3_B_Pin;
 8002c62:	23c0      	movs	r3, #192	; 0xc0
 8002c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c72:	2302      	movs	r3, #2
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c76:	f107 031c 	add.w	r3, r7, #28
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4804      	ldr	r0, [pc, #16]	; (8002c90 <HAL_TIM_MspPostInit+0x13c>)
 8002c7e:	f001 fd6f 	bl	8004760 <HAL_GPIO_Init>
}
 8002c82:	bf00      	nop
 8002c84:	3730      	adds	r7, #48	; 0x30
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020400 	.word	0x40020400
 8002c94:	40020000 	.word	0x40020000
 8002c98:	40000400 	.word	0x40000400
 8002c9c:	40000800 	.word	0x40000800

08002ca0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ca4:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002ca6:	4a11      	ldr	r2, [pc, #68]	; (8002cec <MX_USART1_UART_Init+0x4c>)
 8002ca8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8002caa:	4b0f      	ldr	r3, [pc, #60]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cac:	4a10      	ldr	r2, [pc, #64]	; (8002cf0 <MX_USART1_UART_Init+0x50>)
 8002cae:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cb0:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002cbc:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002cc2:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cc4:	220c      	movs	r2, #12
 8002cc6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cc8:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cce:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002cd4:	4804      	ldr	r0, [pc, #16]	; (8002ce8 <MX_USART1_UART_Init+0x48>)
 8002cd6:	f006 fda3 	bl	8009820 <HAL_UART_Init>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8002ce0:	f7ff fbaa 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20010744 	.word	0x20010744
 8002cec:	40011000 	.word	0x40011000
 8002cf0:	001e8480 	.word	0x001e8480

08002cf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a34      	ldr	r2, [pc, #208]	; (8002de4 <HAL_UART_MspInit+0xf0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d162      	bne.n	8002ddc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	4b33      	ldr	r3, [pc, #204]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1e:	4a32      	ldr	r2, [pc, #200]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d20:	f043 0310 	orr.w	r3, r3, #16
 8002d24:	6453      	str	r3, [r2, #68]	; 0x44
 8002d26:	4b30      	ldr	r3, [pc, #192]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2a:	f003 0310 	and.w	r3, r3, #16
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b2c      	ldr	r3, [pc, #176]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	4a2b      	ldr	r2, [pc, #172]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	6313      	str	r3, [r2, #48]	; 0x30
 8002d42:	4b29      	ldr	r3, [pc, #164]	; (8002de8 <HAL_UART_MspInit+0xf4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d4e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d60:	2307      	movs	r3, #7
 8002d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4820      	ldr	r0, [pc, #128]	; (8002dec <HAL_UART_MspInit+0xf8>)
 8002d6c:	f001 fcf8 	bl	8004760 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002d70:	4b1f      	ldr	r3, [pc, #124]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d72:	4a20      	ldr	r2, [pc, #128]	; (8002df4 <HAL_UART_MspInit+0x100>)
 8002d74:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002d76:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d7c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d7e:	4b1c      	ldr	r3, [pc, #112]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d80:	2240      	movs	r2, #64	; 0x40
 8002d82:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d84:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d8a:	4b19      	ldr	r3, [pc, #100]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d90:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d92:	4b17      	ldr	r3, [pc, #92]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d9e:	4b14      	ldr	r3, [pc, #80]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002da4:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002daa:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002db0:	480f      	ldr	r0, [pc, #60]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002db2:	f001 f8c5 	bl	8003f40 <HAL_DMA_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002dbc:	f7ff fb3c 	bl	8002438 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a0b      	ldr	r2, [pc, #44]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	; (8002df0 <HAL_UART_MspInit+0xfc>)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2025      	movs	r0, #37	; 0x25
 8002dd2:	f001 f87e 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dd6:	2025      	movs	r0, #37	; 0x25
 8002dd8:	f001 f897 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ddc:	bf00      	nop
 8002dde:	3728      	adds	r7, #40	; 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40011000 	.word	0x40011000
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40020000 	.word	0x40020000
 8002df0:	20010788 	.word	0x20010788
 8002df4:	400264b8 	.word	0x400264b8

08002df8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002df8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dfc:	480d      	ldr	r0, [pc, #52]	; (8002e34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002dfe:	490e      	ldr	r1, [pc, #56]	; (8002e38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e00:	4a0e      	ldr	r2, [pc, #56]	; (8002e3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e04:	e002      	b.n	8002e0c <LoopCopyDataInit>

08002e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e0a:	3304      	adds	r3, #4

08002e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e10:	d3f9      	bcc.n	8002e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e12:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e14:	4c0b      	ldr	r4, [pc, #44]	; (8002e44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e18:	e001      	b.n	8002e1e <LoopFillZerobss>

08002e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e1c:	3204      	adds	r2, #4

08002e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e20:	d3fb      	bcc.n	8002e1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e22:	f7ff fc65 	bl	80026f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e26:	f00c fe7b 	bl	800fb20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e2a:	f7fe ff0f 	bl	8001c4c <main>
  bx  lr    
 8002e2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e38:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002e3c:	08026414 	.word	0x08026414
  ldr r2, =_sbss
 8002e40:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002e44:	20012408 	.word	0x20012408

08002e48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e48:	e7fe      	b.n	8002e48 <ADC_IRQHandler>
	...

08002e4c <LCDSet4BitOperation>:
/*
 * LCD communication wrapper functions
 */

static inline void LCDSet4BitOperation(LCD2004_I2C *lcd)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = 0, dataBits = LCD_CMD_FunctionSet;
 8002e54:	2300      	movs	r3, #0
 8002e56:	73fb      	strb	r3, [r7, #15]
 8002e58:	2320      	movs	r3, #32
 8002e5a:	73bb      	strb	r3, [r7, #14]

	// prepare non-data pins
	// RW & RS = 0 => nothing to be done

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	785b      	ldrb	r3, [r3, #1]
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	b25b      	sxtb	r3, r3
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	b25a      	sxtb	r2, r3
 8002e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	b25b      	sxtb	r3, r3
 8002e72:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[2];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 8002e74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e78:	f023 030f 	bic.w	r3, r3, #15
 8002e7c:	b25a      	sxtb	r2, r3
 8002e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	b25b      	sxtb	r3, r3
 8002e86:	f043 0304 	orr.w	r3, r3, #4
 8002e8a:	b25b      	sxtb	r3, r3
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	733b      	strb	r3, [r7, #12]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 8002e90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e94:	f023 030f 	bic.w	r3, r3, #15
 8002e98:	b25a      	sxtb	r2, r3
 8002e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	b25b      	sxtb	r3, r3
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	737b      	strb	r3, [r7, #13]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 2, 1000); //Sending in Blocking mode
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	b299      	uxth	r1, r3
 8002eac:	f107 020c 	add.w	r2, r7, #12
 8002eb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	4803      	ldr	r0, [pc, #12]	; (8002ec8 <LCDSet4BitOperation+0x7c>)
 8002eba:	f001 ff4b 	bl	8004d54 <HAL_I2C_Master_Transmit>
}
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200003b0 	.word	0x200003b0

08002ecc <SendLCDData>:

static void SendLCDData(LCD2004_I2C *lcd, uint8_t dataBits, uint8_t RS, uint8_t RW)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	70fb      	strb	r3, [r7, #3]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	70bb      	strb	r3, [r7, #2]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	707b      	strb	r3, [r7, #1]


	 Have to send DB7-DB4 first, then DB3-DB0

	 */
	uint8_t i2cData = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 8002eea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	b25a      	sxtb	r2, r3
 8002ef4:	787b      	ldrb	r3, [r7, #1]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	b25b      	sxtb	r3, r3
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	b25b      	sxtb	r3, r3
 8002f00:	4313      	orrs	r3, r2
 8002f02:	b25a      	sxtb	r2, r3
 8002f04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	b25b      	sxtb	r3, r3
 8002f0c:	73fb      	strb	r3, [r7, #15]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	785b      	ldrb	r3, [r3, #1]
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	b25b      	sxtb	r3, r3
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	b25a      	sxtb	r2, r3
 8002f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	b25b      	sxtb	r3, r3
 8002f24:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[4];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 8002f26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f2a:	f023 030f 	bic.w	r3, r3, #15
 8002f2e:	b25a      	sxtb	r2, r3
 8002f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	b25b      	sxtb	r3, r3
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	b25b      	sxtb	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	723b      	strb	r3, [r7, #8]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 8002f42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f46:	f023 030f 	bic.w	r3, r3, #15
 8002f4a:	b25a      	sxtb	r2, r3
 8002f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	b25b      	sxtb	r3, r3
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	727b      	strb	r3, [r7, #9]
	// 3: dataLow Transmit
	i2cDataArray[2] = i2cData | ((dataBits & 0x0F) << 4) | LCD_BIT_ENABLE;
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	011b      	lsls	r3, r3, #4
 8002f5c:	b25a      	sxtb	r2, r3
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	b25b      	sxtb	r3, r3
 8002f66:	f043 0304 	orr.w	r3, r3, #4
 8002f6a:	b25b      	sxtb	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	72bb      	strb	r3, [r7, #10]
	// 4: dataLow latch
	i2cDataArray[3] = i2cData | ((dataBits & 0x0F) << 4);
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	b25a      	sxtb	r2, r3
 8002f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	72fb      	strb	r3, [r7, #11]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 4, 1000); //Sending in Blocking mode
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	b299      	uxth	r1, r3
 8002f88:	f107 0208 	add.w	r2, r7, #8
 8002f8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	2304      	movs	r3, #4
 8002f94:	4803      	ldr	r0, [pc, #12]	; (8002fa4 <SendLCDData+0xd8>)
 8002f96:	f001 fedd 	bl	8004d54 <HAL_I2C_Master_Transmit>
}
 8002f9a:	bf00      	nop
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200003b0 	.word	0x200003b0

08002fa8 <SendLCDDataMultiple>:

static void SendLCDDataMultiple(LCD2004_I2C *lcd, uint8_t *data, uint8_t dataLen, uint8_t RS, uint8_t RW)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b088      	sub	sp, #32
 8002fac:	af02      	add	r7, sp, #8
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	71fb      	strb	r3, [r7, #7]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	753b      	strb	r3, [r7, #20]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 8002fc2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	b25a      	sxtb	r2, r3
 8002fcc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	b25b      	sxtb	r3, r3
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	b25b      	sxtb	r3, r3
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	b25a      	sxtb	r2, r3
 8002fde:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	b25b      	sxtb	r3, r3
 8002fe6:	753b      	strb	r3, [r7, #20]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	785b      	ldrb	r3, [r3, #1]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	b25b      	sxtb	r3, r3
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	b25a      	sxtb	r2, r3
 8002ff6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	b25b      	sxtb	r3, r3
 8002ffe:	753b      	strb	r3, [r7, #20]

	uint8_t index, charsToSend;

	// compose array
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 8003000:	2300      	movs	r3, #0
 8003002:	75bb      	strb	r3, [r7, #22]
 8003004:	e079      	b.n	80030fa <SendLCDDataMultiple+0x152>
	{
		for (uint8_t i = 0; i < dataLen; i++)
 8003006:	2300      	movs	r3, #0
 8003008:	757b      	strb	r3, [r7, #21]
 800300a:	e057      	b.n	80030bc <SendLCDDataMultiple+0x114>
		{
			index = j + i;
 800300c:	7dba      	ldrb	r2, [r7, #22]
 800300e:	7d7b      	ldrb	r3, [r7, #21]
 8003010:	4413      	add	r3, r2
 8003012:	74fb      	strb	r3, [r7, #19]
			// 1: dataHigh Transmit
			lcd->displayDataBuffer[4 * i + 0] = i2cData | (data[index] & 0xF0) | LCD_BIT_ENABLE;
 8003014:	7cfb      	ldrb	r3, [r7, #19]
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	4413      	add	r3, r2
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	b25b      	sxtb	r3, r3
 800301e:	f023 030f 	bic.w	r3, r3, #15
 8003022:	b25a      	sxtb	r2, r3
 8003024:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003028:	4313      	orrs	r3, r2
 800302a:	b25b      	sxtb	r3, r3
 800302c:	f043 0304 	orr.w	r3, r3, #4
 8003030:	b25a      	sxtb	r2, r3
 8003032:	7d7b      	ldrb	r3, [r7, #21]
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	b2d1      	uxtb	r1, r2
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	4413      	add	r3, r2
 800303c:	460a      	mov	r2, r1
 800303e:	715a      	strb	r2, [r3, #5]
			// 2: dataHigh latch
			lcd->displayDataBuffer[4 * i + 1] = i2cData | (data[index] & 0xF0); // Enable 1->0 => Data latches
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	4413      	add	r3, r2
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	b25b      	sxtb	r3, r3
 800304a:	f023 030f 	bic.w	r3, r3, #15
 800304e:	b25a      	sxtb	r2, r3
 8003050:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003054:	4313      	orrs	r3, r2
 8003056:	b25a      	sxtb	r2, r3
 8003058:	7d7b      	ldrb	r3, [r7, #21]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	3301      	adds	r3, #1
 800305e:	b2d1      	uxtb	r1, r2
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	4413      	add	r3, r2
 8003064:	460a      	mov	r2, r1
 8003066:	715a      	strb	r2, [r3, #5]
			// 3: dataLow Transmit
			lcd->displayDataBuffer[4 * i + 2] = i2cData | ((data[index] & 0x0F) << 4) | LCD_BIT_ENABLE;
 8003068:	7cfb      	ldrb	r3, [r7, #19]
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	4413      	add	r3, r2
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	b25a      	sxtb	r2, r3
 8003074:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	b25b      	sxtb	r3, r3
 800307c:	f043 0304 	orr.w	r3, r3, #4
 8003080:	b25a      	sxtb	r2, r3
 8003082:	7d7b      	ldrb	r3, [r7, #21]
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	3302      	adds	r3, #2
 8003088:	b2d1      	uxtb	r1, r2
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	4413      	add	r3, r2
 800308e:	460a      	mov	r2, r1
 8003090:	715a      	strb	r2, [r3, #5]
			// 4: dataLow latch
			lcd->displayDataBuffer[4 * i + 3] = i2cData | ((data[index] & 0x0F) << 4);
 8003092:	7cfb      	ldrb	r3, [r7, #19]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	4413      	add	r3, r2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	b25a      	sxtb	r2, r3
 800309e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	b25a      	sxtb	r2, r3
 80030a6:	7d7b      	ldrb	r3, [r7, #21]
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	3303      	adds	r3, #3
 80030ac:	b2d1      	uxtb	r1, r2
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	460a      	mov	r2, r1
 80030b4:	715a      	strb	r2, [r3, #5]
		for (uint8_t i = 0; i < dataLen; i++)
 80030b6:	7d7b      	ldrb	r3, [r7, #21]
 80030b8:	3301      	adds	r3, #1
 80030ba:	757b      	strb	r3, [r7, #21]
 80030bc:	7d7a      	ldrb	r2, [r7, #21]
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d3a3      	bcc.n	800300c <SendLCDDataMultiple+0x64>
		}

		charsToSend = dataLen - j;
 80030c4:	79fa      	ldrb	r2, [r7, #7]
 80030c6:	7dbb      	ldrb	r3, [r7, #22]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	75fb      	strb	r3, [r7, #23]
		if (charsToSend > LCD_BUFFER_NUMCHARS)
 80030cc:	7dfb      	ldrb	r3, [r7, #23]
 80030ce:	2b14      	cmp	r3, #20
 80030d0:	d901      	bls.n	80030d6 <SendLCDDataMultiple+0x12e>
			charsToSend = LCD_BUFFER_NUMCHARS;
 80030d2:	2314      	movs	r3, #20
 80030d4:	75fb      	strb	r3, [r7, #23]

		// send array
		HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, lcd->displayDataBuffer, charsToSend * 4, 1000); //Sending in Blocking mode
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	b299      	uxth	r1, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1d5a      	adds	r2, r3, #5
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030ec:	9000      	str	r0, [sp, #0]
 80030ee:	4807      	ldr	r0, [pc, #28]	; (800310c <SendLCDDataMultiple+0x164>)
 80030f0:	f001 fe30 	bl	8004d54 <HAL_I2C_Master_Transmit>
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 80030f4:	7dbb      	ldrb	r3, [r7, #22]
 80030f6:	3314      	adds	r3, #20
 80030f8:	75bb      	strb	r3, [r7, #22]
 80030fa:	7dba      	ldrb	r2, [r7, #22]
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d381      	bcc.n	8003006 <SendLCDDataMultiple+0x5e>
	}

}
 8003102:	bf00      	nop
 8003104:	bf00      	nop
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	200003b0 	.word	0x200003b0

08003110 <SendLCDInstruction>:

static inline void SendLCDInstruction(LCD2004_I2C *lcd, uint8_t dataBits)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 0, 0);
 800311c:	78f9      	ldrb	r1, [r7, #3]
 800311e:	2300      	movs	r3, #0
 8003120:	2200      	movs	r2, #0
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff fed2 	bl	8002ecc <SendLCDData>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <SendLCDDisplayData>:

static inline void SendLCDDisplayData(LCD2004_I2C *lcd, uint8_t dataBits)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	460b      	mov	r3, r1
 800313a:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 1, 0);
 800313c:	78f9      	ldrb	r1, [r7, #3]
 800313e:	2300      	movs	r3, #0
 8003140:	2201      	movs	r2, #1
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff fec2 	bl	8002ecc <SendLCDData>
}
 8003148:	bf00      	nop
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <SendLCDDisplayCursorBlinkUpdate>:

static inline void SendLCDDisplayCursorBlinkUpdate(LCD2004_I2C *lcd)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | ((lcd->lcd_displayOnOff & 1) << 2) | ((lcd->lcd_cursorOnOff & 1) << 1) | (lcd->lcd_cursorBlink & 1));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	789b      	ldrb	r3, [r3, #2]
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	b25b      	sxtb	r3, r3
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	b25b      	sxtb	r3, r3
 8003166:	f043 0308 	orr.w	r3, r3, #8
 800316a:	b25a      	sxtb	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	78db      	ldrb	r3, [r3, #3]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	b25b      	sxtb	r3, r3
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	b25b      	sxtb	r3, r3
 800317a:	4313      	orrs	r3, r2
 800317c:	b25a      	sxtb	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	791b      	ldrb	r3, [r3, #4]
 8003182:	b25b      	sxtb	r3, r3
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	b25b      	sxtb	r3, r3
 800318a:	4313      	orrs	r3, r2
 800318c:	b25b      	sxtb	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	4619      	mov	r1, r3
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffbc 	bl	8003110 <SendLCDInstruction>
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <LCD_Init>:
/*
 * API functions
 */

void LCD_Init(LCD2004_I2C *lcd, uint8_t lcdI2CAddress)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	70fb      	strb	r3, [r7, #3]
	// init state variables
	lcd->i2cAddress = lcdI2CAddress;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	701a      	strb	r2, [r3, #0]

	lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	705a      	strb	r2, [r3, #1]
	lcd->lcd_displayOnOff = 1;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	709a      	strb	r2, [r3, #2]
	lcd->lcd_cursorOnOff = 1;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	70da      	strb	r2, [r3, #3]
	lcd->lcd_cursorBlink = 0;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	711a      	strb	r2, [r3, #4]

	HAL_Delay(10);
 80031ca:	200a      	movs	r0, #10
 80031cc:	f000 f9a4 	bl	8003518 <HAL_Delay>

	// set interface data length control bit to 4 bit data length
	LCDSet4BitOperation(lcd);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fe3b 	bl	8002e4c <LCDSet4BitOperation>

	// interface length = 4bit, 2-line display mode, 5x8 format display mode
	SendLCDInstruction(lcd, LCD_CMD_FunctionSet | (1 << 3) | (0 << 2));
 80031d6:	2128      	movs	r1, #40	; 0x28
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7ff ff99 	bl	8003110 <SendLCDInstruction>

	// display on, cursor on, cursor blink off
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | (1 << 2) | (1 << 1) | 0);
 80031de:	210e      	movs	r1, #14
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff ff95 	bl	8003110 <SendLCDInstruction>

	// cursor: move to right, dont shift display
	SendLCDInstruction(lcd, LCD_CMD_EntryModeSet | (1 << 1) | 0);
 80031e6:	2106      	movs	r1, #6
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f7ff ff91 	bl	8003110 <SendLCDInstruction>

	// clear display
	LCD_Clear(lcd);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f8da 	bl	80033a8 <LCD_Clear>

	// display on
	LCD_BacklightOn(lcd);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8f8 	bl	80033ea <LCD_BacklightOn>

	HAL_Delay(1);
 80031fa:	2001      	movs	r0, #1
 80031fc:	f000 f98c 	bl	8003518 <HAL_Delay>
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <LCD_DisplayString1>:

void LCD_DisplayString1(LCD2004_I2C *lcd, char *string, uint8_t length)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af02      	add	r7, sp, #8
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	4613      	mov	r3, r2
 8003214:	71fb      	strb	r3, [r7, #7]
	SendLCDDataMultiple(lcd, (uint8_t*) string, length, 1, 0);
 8003216:	79fa      	ldrb	r2, [r7, #7]
 8003218:	2300      	movs	r3, #0
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2301      	movs	r3, #1
 800321e:	68b9      	ldr	r1, [r7, #8]
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f7ff fec1 	bl	8002fa8 <SendLCDDataMultiple>
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <LCD_DisplayString2>:

void LCD_DisplayString2(LCD2004_I2C *lcd, const char *string)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
	uint8_t strlen = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 800323c:	e002      	b.n	8003244 <LCD_DisplayString2+0x16>
		strlen++;
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	3301      	adds	r3, #1
 8003242:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 8003244:	7bfb      	ldrb	r3, [r7, #15]
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	4413      	add	r3, r2
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <LCD_DisplayString2+0x28>
 8003250:	7bfb      	ldrb	r3, [r7, #15]
 8003252:	2b27      	cmp	r3, #39	; 0x27
 8003254:	d9f3      	bls.n	800323e <LCD_DisplayString2+0x10>

	LCD_DisplayString1(lcd, (char*) string, strlen);
 8003256:	7bfb      	ldrb	r3, [r7, #15]
 8003258:	461a      	mov	r2, r3
 800325a:	6839      	ldr	r1, [r7, #0]
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f7ff ffd3 	bl	8003208 <LCD_DisplayString1>
}
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <LCD_DisplayStringLineCentered1>:

	LCD_DisplayStringLine1(lcd, string, strlen, lineNr);
}

void LCD_DisplayStringLineCentered1(LCD2004_I2C *lcd, char *string, uint8_t length, uint8_t lineNr)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b086      	sub	sp, #24
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	4611      	mov	r1, r2
 8003276:	461a      	mov	r2, r3
 8003278:	460b      	mov	r3, r1
 800327a:	71fb      	strb	r3, [r7, #7]
 800327c:	4613      	mov	r3, r2
 800327e:	71bb      	strb	r3, [r7, #6]
	uint8_t offset = (20 - length) / 2;
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	f1c3 0314 	rsb	r3, r3, #20
 8003286:	0fda      	lsrs	r2, r3, #31
 8003288:	4413      	add	r3, r2
 800328a:	105b      	asrs	r3, r3, #1
 800328c:	75bb      	strb	r3, [r7, #22]
	LCD_SetCursor(lcd, lineNr, 0);
 800328e:	79bb      	ldrb	r3, [r7, #6]
 8003290:	2200      	movs	r2, #0
 8003292:	4619      	mov	r1, r3
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f838 	bl	800330a <LCD_SetCursor>

	for(uint8_t i = 0; i < offset; i++)
 800329a:	2300      	movs	r3, #0
 800329c:	75fb      	strb	r3, [r7, #23]
 800329e:	e006      	b.n	80032ae <LCD_DisplayStringLineCentered1+0x44>
		SendLCDDisplayData(lcd, ' ');
 80032a0:	2120      	movs	r1, #32
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f7ff ff44 	bl	8003130 <SendLCDDisplayData>
	for(uint8_t i = 0; i < offset; i++)
 80032a8:	7dfb      	ldrb	r3, [r7, #23]
 80032aa:	3301      	adds	r3, #1
 80032ac:	75fb      	strb	r3, [r7, #23]
 80032ae:	7dfa      	ldrb	r2, [r7, #23]
 80032b0:	7dbb      	ldrb	r3, [r7, #22]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d3f4      	bcc.n	80032a0 <LCD_DisplayStringLineCentered1+0x36>

	LCD_DisplayString1(lcd, string, length);
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	461a      	mov	r2, r3
 80032ba:	68b9      	ldr	r1, [r7, #8]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f7ff ffa3 	bl	8003208 <LCD_DisplayString1>
}
 80032c2:	bf00      	nop
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <LCD_DisplayStringLineCentered2>:

void LCD_DisplayStringLineCentered2(LCD2004_I2C *lcd, char *string, uint8_t lineNr)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b086      	sub	sp, #24
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	60f8      	str	r0, [r7, #12]
 80032d2:	60b9      	str	r1, [r7, #8]
 80032d4:	4613      	mov	r3, r2
 80032d6:	71fb      	strb	r3, [r7, #7]
	uint8_t strlen = 0;
 80032d8:	2300      	movs	r3, #0
 80032da:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 80032dc:	e002      	b.n	80032e4 <LCD_DisplayStringLineCentered2+0x1a>
		strlen++;
 80032de:	7dfb      	ldrb	r3, [r7, #23]
 80032e0:	3301      	adds	r3, #1
 80032e2:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 80032e4:	7dfb      	ldrb	r3, [r7, #23]
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	4413      	add	r3, r2
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d002      	beq.n	80032f6 <LCD_DisplayStringLineCentered2+0x2c>
 80032f0:	7dfb      	ldrb	r3, [r7, #23]
 80032f2:	2b27      	cmp	r3, #39	; 0x27
 80032f4:	d9f3      	bls.n	80032de <LCD_DisplayStringLineCentered2+0x14>

	LCD_DisplayStringLineCentered1(lcd, string, strlen, lineNr);
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	7dfa      	ldrb	r2, [r7, #23]
 80032fa:	68b9      	ldr	r1, [r7, #8]
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f7ff ffb4 	bl	800326a <LCD_DisplayStringLineCentered1>
}
 8003302:	bf00      	nop
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <LCD_SetCursor>:

void LCD_SetCursor(LCD2004_I2C *lcd, uint8_t row, uint8_t column)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	460b      	mov	r3, r1
 8003314:	70fb      	strb	r3, [r7, #3]
 8003316:	4613      	mov	r3, r2
 8003318:	70bb      	strb	r3, [r7, #2]
	// row = lineNr 0-4
	// column 0-19

	if (row >= 4)
 800331a:	78fb      	ldrb	r3, [r7, #3]
 800331c:	2b03      	cmp	r3, #3
 800331e:	d901      	bls.n	8003324 <LCD_SetCursor+0x1a>
		row = 3;
 8003320:	2303      	movs	r3, #3
 8003322:	70fb      	strb	r3, [r7, #3]
	if (column >= 20)
 8003324:	78bb      	ldrb	r3, [r7, #2]
 8003326:	2b13      	cmp	r3, #19
 8003328:	d901      	bls.n	800332e <LCD_SetCursor+0x24>
		column = 19;
 800332a:	2313      	movs	r3, #19
 800332c:	70bb      	strb	r3, [r7, #2]

	switch (row)
 800332e:	78fb      	ldrb	r3, [r7, #3]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d028      	beq.n	8003386 <LCD_SetCursor+0x7c>
 8003334:	2b03      	cmp	r3, #3
 8003336:	dc03      	bgt.n	8003340 <LCD_SetCursor+0x36>
 8003338:	2b01      	cmp	r3, #1
 800333a:	d00a      	beq.n	8003352 <LCD_SetCursor+0x48>
 800333c:	2b02      	cmp	r3, #2
 800333e:	d015      	beq.n	800336c <LCD_SetCursor+0x62>
	{
	case 0:
	default:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x00 + column));
 8003340:	78bb      	ldrb	r3, [r7, #2]
 8003342:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003346:	b2db      	uxtb	r3, r3
 8003348:	4619      	mov	r1, r3
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff fee0 	bl	8003110 <SendLCDInstruction>
		break;
 8003350:	e026      	b.n	80033a0 <LCD_SetCursor+0x96>
	case 1:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + column));
 8003352:	78bb      	ldrb	r3, [r7, #2]
 8003354:	3340      	adds	r3, #64	; 0x40
 8003356:	b2db      	uxtb	r3, r3
 8003358:	b25b      	sxtb	r3, r3
 800335a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800335e:	b25b      	sxtb	r3, r3
 8003360:	b2db      	uxtb	r3, r3
 8003362:	4619      	mov	r1, r3
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff fed3 	bl	8003110 <SendLCDInstruction>
		break;
 800336a:	e019      	b.n	80033a0 <LCD_SetCursor+0x96>
	case 2:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (20 + column));
 800336c:	78bb      	ldrb	r3, [r7, #2]
 800336e:	3314      	adds	r3, #20
 8003370:	b2db      	uxtb	r3, r3
 8003372:	b25b      	sxtb	r3, r3
 8003374:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003378:	b25b      	sxtb	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	4619      	mov	r1, r3
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7ff fec6 	bl	8003110 <SendLCDInstruction>
		break;
 8003384:	e00c      	b.n	80033a0 <LCD_SetCursor+0x96>
	case 3:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + 20 + column));
 8003386:	78bb      	ldrb	r3, [r7, #2]
 8003388:	3354      	adds	r3, #84	; 0x54
 800338a:	b2db      	uxtb	r3, r3
 800338c:	b25b      	sxtb	r3, r3
 800338e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003392:	b25b      	sxtb	r3, r3
 8003394:	b2db      	uxtb	r3, r3
 8003396:	4619      	mov	r1, r3
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f7ff feb9 	bl	8003110 <SendLCDInstruction>
		break;
 800339e:	bf00      	nop
	}
}
 80033a0:	bf00      	nop
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <LCD_Clear>:
}

// basic management functions

void LCD_Clear(LCD2004_I2C *lcd)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_ClearDisplay);
 80033b0:	2101      	movs	r1, #1
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff feac 	bl	8003110 <SendLCDInstruction>
	HAL_Delay(2);
 80033b8:	2002      	movs	r0, #2
 80033ba:	f000 f8ad 	bl	8003518 <HAL_Delay>
	//LCD_SetCursor(lcd, 0, 0);
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <LCD_CursorOff>:
		SendLCDDisplayCursorBlinkUpdate(lcd);
	}
}

void LCD_CursorOff(LCD2004_I2C *lcd)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_cursorOnOff)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	78db      	ldrb	r3, [r3, #3]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d005      	beq.n	80033e2 <LCD_CursorOff+0x1c>
	{
		lcd->lcd_cursorOnOff = 0;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	70da      	strb	r2, [r3, #3]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff feb7 	bl	8003150 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <LCD_BacklightOn>:
void LCD_BacklightOn(LCD2004_I2C *lcd)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b082      	sub	sp, #8
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	785b      	ldrb	r3, [r3, #1]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d105      	bne.n	8003406 <LCD_BacklightOn+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_ON;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f7ff fea5 	bl	8003150 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <LCD_BacklightOff>:

void LCD_BacklightOff(LCD2004_I2C *lcd)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_ON)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	785b      	ldrb	r3, [r3, #1]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d105      	bne.n	800342a <LCD_BacklightOff+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff fe93 	bl	8003150 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 800342a:	bf00      	nop
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003438:	4b0e      	ldr	r3, [pc, #56]	; (8003474 <HAL_Init+0x40>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a0d      	ldr	r2, [pc, #52]	; (8003474 <HAL_Init+0x40>)
 800343e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003442:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003444:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <HAL_Init+0x40>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <HAL_Init+0x40>)
 800344a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800344e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_Init+0x40>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a07      	ldr	r2, [pc, #28]	; (8003474 <HAL_Init+0x40>)
 8003456:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800345a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800345c:	2003      	movs	r0, #3
 800345e:	f000 fd2d 	bl	8003ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003462:	200f      	movs	r0, #15
 8003464:	f000 f808 	bl	8003478 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003468:	f7fe ffec 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	40023c00 	.word	0x40023c00

08003478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003480:	4b12      	ldr	r3, [pc, #72]	; (80034cc <HAL_InitTick+0x54>)
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <HAL_InitTick+0x58>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	4619      	mov	r1, r3
 800348a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800348e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003492:	fbb2 f3f3 	udiv	r3, r2, r3
 8003496:	4618      	mov	r0, r3
 8003498:	f000 fd45 	bl	8003f26 <HAL_SYSTICK_Config>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e00e      	b.n	80034c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b0f      	cmp	r3, #15
 80034aa:	d80a      	bhi.n	80034c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034ac:	2200      	movs	r2, #0
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	f000 fd0d 	bl	8003ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034b8:	4a06      	ldr	r2, [pc, #24]	; (80034d4 <HAL_InitTick+0x5c>)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	e000      	b.n	80034c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20000008 	.word	0x20000008
 80034d0:	20000010 	.word	0x20000010
 80034d4:	2000000c 	.word	0x2000000c

080034d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <HAL_IncTick+0x20>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b06      	ldr	r3, [pc, #24]	; (80034fc <HAL_IncTick+0x24>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4413      	add	r3, r2
 80034e8:	4a04      	ldr	r2, [pc, #16]	; (80034fc <HAL_IncTick+0x24>)
 80034ea:	6013      	str	r3, [r2, #0]
}
 80034ec:	bf00      	nop
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000010 	.word	0x20000010
 80034fc:	200107e8 	.word	0x200107e8

08003500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return uwTick;
 8003504:	4b03      	ldr	r3, [pc, #12]	; (8003514 <HAL_GetTick+0x14>)
 8003506:	681b      	ldr	r3, [r3, #0]
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	200107e8 	.word	0x200107e8

08003518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003520:	f7ff ffee 	bl	8003500 <HAL_GetTick>
 8003524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003530:	d005      	beq.n	800353e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <HAL_Delay+0x44>)
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	461a      	mov	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800353e:	bf00      	nop
 8003540:	f7ff ffde 	bl	8003500 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	429a      	cmp	r2, r3
 800354e:	d8f7      	bhi.n	8003540 <HAL_Delay+0x28>
  {
  }
}
 8003550:	bf00      	nop
 8003552:	bf00      	nop
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20000010 	.word	0x20000010

08003560 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003568:	2300      	movs	r3, #0
 800356a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e033      	b.n	80035de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	2b00      	cmp	r3, #0
 800357c:	d109      	bne.n	8003592 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7fe f924 	bl	80017cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	f003 0310 	and.w	r3, r3, #16
 800359a:	2b00      	cmp	r3, #0
 800359c:	d118      	bne.n	80035d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035a6:	f023 0302 	bic.w	r3, r3, #2
 80035aa:	f043 0202 	orr.w	r2, r3, #2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fa34 	bl	8003a20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	f023 0303 	bic.w	r3, r3, #3
 80035c6:	f043 0201 	orr.w	r2, r3, #1
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
 80035ce:	e001      	b.n	80035d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
	...

080035e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d101      	bne.n	8003606 <HAL_ADC_Start_DMA+0x1e>
 8003602:	2302      	movs	r3, #2
 8003604:	e0ce      	b.n	80037a4 <HAL_ADC_Start_DMA+0x1bc>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b01      	cmp	r3, #1
 800361a:	d018      	beq.n	800364e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689a      	ldr	r2, [r3, #8]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800362c:	4b5f      	ldr	r3, [pc, #380]	; (80037ac <HAL_ADC_Start_DMA+0x1c4>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a5f      	ldr	r2, [pc, #380]	; (80037b0 <HAL_ADC_Start_DMA+0x1c8>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	0c9a      	lsrs	r2, r3, #18
 8003638:	4613      	mov	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4413      	add	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003640:	e002      	b.n	8003648 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	3b01      	subs	r3, #1
 8003646:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f9      	bne.n	8003642 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003658:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800365c:	d107      	bne.n	800366e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800366c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b01      	cmp	r3, #1
 800367a:	f040 8086 	bne.w	800378a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003686:	f023 0301 	bic.w	r3, r3, #1
 800368a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036bc:	d106      	bne.n	80036cc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f023 0206 	bic.w	r2, r3, #6
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
 80036ca:	e002      	b.n	80036d2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036da:	4b36      	ldr	r3, [pc, #216]	; (80037b4 <HAL_ADC_Start_DMA+0x1cc>)
 80036dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <HAL_ADC_Start_DMA+0x1d0>)
 80036e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	4a34      	ldr	r2, [pc, #208]	; (80037bc <HAL_ADC_Start_DMA+0x1d4>)
 80036ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	4a33      	ldr	r2, [pc, #204]	; (80037c0 <HAL_ADC_Start_DMA+0x1d8>)
 80036f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800370e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800371e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	334c      	adds	r3, #76	; 0x4c
 800372a:	4619      	mov	r1, r3
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f000 fcb4 	bl	800409c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10f      	bne.n	8003760 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d129      	bne.n	80037a2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	e020      	b.n	80037a2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a17      	ldr	r2, [pc, #92]	; (80037c4 <HAL_ADC_Start_DMA+0x1dc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d11b      	bne.n	80037a2 <HAL_ADC_Start_DMA+0x1ba>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d114      	bne.n	80037a2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003786:	609a      	str	r2, [r3, #8]
 8003788:	e00b      	b.n	80037a2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f043 0210 	orr.w	r2, r3, #16
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	f043 0201 	orr.w	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000008 	.word	0x20000008
 80037b0:	431bde83 	.word	0x431bde83
 80037b4:	40012300 	.word	0x40012300
 80037b8:	08003c19 	.word	0x08003c19
 80037bc:	08003cd3 	.word	0x08003cd3
 80037c0:	08003cef 	.word	0x08003cef
 80037c4:	40012000 	.word	0x40012000

080037c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d101      	bne.n	80037f8 <HAL_ADC_ConfigChannel+0x1c>
 80037f4:	2302      	movs	r3, #2
 80037f6:	e105      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x228>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b09      	cmp	r3, #9
 8003806:	d925      	bls.n	8003854 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68d9      	ldr	r1, [r3, #12]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	b29b      	uxth	r3, r3
 8003814:	461a      	mov	r2, r3
 8003816:	4613      	mov	r3, r2
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	4413      	add	r3, r2
 800381c:	3b1e      	subs	r3, #30
 800381e:	2207      	movs	r2, #7
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43da      	mvns	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	400a      	ands	r2, r1
 800382c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68d9      	ldr	r1, [r3, #12]
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	b29b      	uxth	r3, r3
 800383e:	4618      	mov	r0, r3
 8003840:	4603      	mov	r3, r0
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	4403      	add	r3, r0
 8003846:	3b1e      	subs	r3, #30
 8003848:	409a      	lsls	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	60da      	str	r2, [r3, #12]
 8003852:	e022      	b.n	800389a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6919      	ldr	r1, [r3, #16]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b29b      	uxth	r3, r3
 8003860:	461a      	mov	r2, r3
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	2207      	movs	r2, #7
 800386a:	fa02 f303 	lsl.w	r3, r2, r3
 800386e:	43da      	mvns	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	400a      	ands	r2, r1
 8003876:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6919      	ldr	r1, [r3, #16]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	b29b      	uxth	r3, r3
 8003888:	4618      	mov	r0, r3
 800388a:	4603      	mov	r3, r0
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	4403      	add	r3, r0
 8003890:	409a      	lsls	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b06      	cmp	r3, #6
 80038a0:	d824      	bhi.n	80038ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	4613      	mov	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	3b05      	subs	r3, #5
 80038b4:	221f      	movs	r2, #31
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43da      	mvns	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	400a      	ands	r2, r1
 80038c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	4618      	mov	r0, r3
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	4613      	mov	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	4413      	add	r3, r2
 80038dc:	3b05      	subs	r3, #5
 80038de:	fa00 f203 	lsl.w	r2, r0, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	635a      	str	r2, [r3, #52]	; 0x34
 80038ea:	e04c      	b.n	8003986 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b0c      	cmp	r3, #12
 80038f2:	d824      	bhi.n	800393e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	3b23      	subs	r3, #35	; 0x23
 8003906:	221f      	movs	r2, #31
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43da      	mvns	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	400a      	ands	r2, r1
 8003914:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	b29b      	uxth	r3, r3
 8003922:	4618      	mov	r0, r3
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	3b23      	subs	r3, #35	; 0x23
 8003930:	fa00 f203 	lsl.w	r2, r0, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	631a      	str	r2, [r3, #48]	; 0x30
 800393c:	e023      	b.n	8003986 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	3b41      	subs	r3, #65	; 0x41
 8003950:	221f      	movs	r2, #31
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43da      	mvns	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	400a      	ands	r2, r1
 800395e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	b29b      	uxth	r3, r3
 800396c:	4618      	mov	r0, r3
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	3b41      	subs	r3, #65	; 0x41
 800397a:	fa00 f203 	lsl.w	r2, r0, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	430a      	orrs	r2, r1
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003986:	4b22      	ldr	r3, [pc, #136]	; (8003a10 <HAL_ADC_ConfigChannel+0x234>)
 8003988:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a21      	ldr	r2, [pc, #132]	; (8003a14 <HAL_ADC_ConfigChannel+0x238>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d109      	bne.n	80039a8 <HAL_ADC_ConfigChannel+0x1cc>
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b12      	cmp	r3, #18
 800399a:	d105      	bne.n	80039a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a19      	ldr	r2, [pc, #100]	; (8003a14 <HAL_ADC_ConfigChannel+0x238>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d123      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x21e>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b10      	cmp	r3, #16
 80039b8:	d003      	beq.n	80039c2 <HAL_ADC_ConfigChannel+0x1e6>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b11      	cmp	r3, #17
 80039c0:	d11b      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b10      	cmp	r3, #16
 80039d4:	d111      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039d6:	4b10      	ldr	r3, [pc, #64]	; (8003a18 <HAL_ADC_ConfigChannel+0x23c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a10      	ldr	r2, [pc, #64]	; (8003a1c <HAL_ADC_ConfigChannel+0x240>)
 80039dc:	fba2 2303 	umull	r2, r3, r2, r3
 80039e0:	0c9a      	lsrs	r2, r3, #18
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039ec:	e002      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	3b01      	subs	r3, #1
 80039f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1f9      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	40012300 	.word	0x40012300
 8003a14:	40012000 	.word	0x40012000
 8003a18:	20000008 	.word	0x20000008
 8003a1c:	431bde83 	.word	0x431bde83

08003a20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a28:	4b79      	ldr	r3, [pc, #484]	; (8003c10 <ADC_Init+0x1f0>)
 8003a2a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	431a      	orrs	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6859      	ldr	r1, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	021a      	lsls	r2, r3, #8
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6859      	ldr	r1, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6899      	ldr	r1, [r3, #8]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68da      	ldr	r2, [r3, #12]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	4a58      	ldr	r2, [pc, #352]	; (8003c14 <ADC_Init+0x1f4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d022      	beq.n	8003afe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ac6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6899      	ldr	r1, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ae8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6899      	ldr	r1, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	609a      	str	r2, [r3, #8]
 8003afc:	e00f      	b.n	8003b1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0202 	bic.w	r2, r2, #2
 8003b2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6899      	ldr	r1, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	7e1b      	ldrb	r3, [r3, #24]
 8003b38:	005a      	lsls	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d01b      	beq.n	8003b84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b5a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6859      	ldr	r1, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b76:	3b01      	subs	r3, #1
 8003b78:	035a      	lsls	r2, r3, #13
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
 8003b82:	e007      	b.n	8003b94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b92:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	051a      	lsls	r2, r3, #20
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6899      	ldr	r1, [r3, #8]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bd6:	025a      	lsls	r2, r3, #9
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6899      	ldr	r1, [r3, #8]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	029a      	lsls	r2, r3, #10
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	609a      	str	r2, [r3, #8]
}
 8003c04:	bf00      	nop
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	40012300 	.word	0x40012300
 8003c14:	0f000001 	.word	0x0f000001

08003c18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c24:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d13c      	bne.n	8003cac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d12b      	bne.n	8003ca4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d127      	bne.n	8003ca4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d006      	beq.n	8003c70 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d119      	bne.n	8003ca4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0220 	bic.w	r2, r2, #32
 8003c7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d105      	bne.n	8003ca4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	f043 0201 	orr.w	r2, r3, #1
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f7fe fb61 	bl	800236c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003caa:	e00e      	b.n	8003cca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb0:	f003 0310 	and.w	r3, r3, #16
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f7ff fd85 	bl	80037c8 <HAL_ADC_ErrorCallback>
}
 8003cbe:	e004      	b.n	8003cca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	4798      	blx	r3
}
 8003cca:	bf00      	nop
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cde:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f7fe fb6d 	bl	80023c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b084      	sub	sp, #16
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2240      	movs	r2, #64	; 0x40
 8003d00:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	f043 0204 	orr.w	r2, r3, #4
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f7ff fd5a 	bl	80037c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d14:	bf00      	nop
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	; (8003d60 <__NVIC_SetPriorityGrouping+0x44>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d4e:	4a04      	ldr	r2, [pc, #16]	; (8003d60 <__NVIC_SetPriorityGrouping+0x44>)
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	60d3      	str	r3, [r2, #12]
}
 8003d54:	bf00      	nop
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr
 8003d60:	e000ed00 	.word	0xe000ed00

08003d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <__NVIC_GetPriorityGrouping+0x18>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	0a1b      	lsrs	r3, r3, #8
 8003d6e:	f003 0307 	and.w	r3, r3, #7
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db0b      	blt.n	8003daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	f003 021f 	and.w	r2, r3, #31
 8003d98:	4907      	ldr	r1, [pc, #28]	; (8003db8 <__NVIC_EnableIRQ+0x38>)
 8003d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2001      	movs	r0, #1
 8003da2:	fa00 f202 	lsl.w	r2, r0, r2
 8003da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	e000e100 	.word	0xe000e100

08003dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	6039      	str	r1, [r7, #0]
 8003dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	db0a      	blt.n	8003de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	490c      	ldr	r1, [pc, #48]	; (8003e08 <__NVIC_SetPriority+0x4c>)
 8003dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dda:	0112      	lsls	r2, r2, #4
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	440b      	add	r3, r1
 8003de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de4:	e00a      	b.n	8003dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	4908      	ldr	r1, [pc, #32]	; (8003e0c <__NVIC_SetPriority+0x50>)
 8003dec:	79fb      	ldrb	r3, [r7, #7]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	3b04      	subs	r3, #4
 8003df4:	0112      	lsls	r2, r2, #4
 8003df6:	b2d2      	uxtb	r2, r2
 8003df8:	440b      	add	r3, r1
 8003dfa:	761a      	strb	r2, [r3, #24]
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	e000e100 	.word	0xe000e100
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b089      	sub	sp, #36	; 0x24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f1c3 0307 	rsb	r3, r3, #7
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	bf28      	it	cs
 8003e2e:	2304      	movcs	r3, #4
 8003e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	3304      	adds	r3, #4
 8003e36:	2b06      	cmp	r3, #6
 8003e38:	d902      	bls.n	8003e40 <NVIC_EncodePriority+0x30>
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	3b03      	subs	r3, #3
 8003e3e:	e000      	b.n	8003e42 <NVIC_EncodePriority+0x32>
 8003e40:	2300      	movs	r3, #0
 8003e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e44:	f04f 32ff 	mov.w	r2, #4294967295
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	43da      	mvns	r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	401a      	ands	r2, r3
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e58:	f04f 31ff 	mov.w	r1, #4294967295
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e62:	43d9      	mvns	r1, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e68:	4313      	orrs	r3, r2
         );
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3724      	adds	r7, #36	; 0x24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e88:	d301      	bcc.n	8003e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00f      	b.n	8003eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	; (8003eb8 <SysTick_Config+0x40>)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e96:	210f      	movs	r1, #15
 8003e98:	f04f 30ff 	mov.w	r0, #4294967295
 8003e9c:	f7ff ff8e 	bl	8003dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea0:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <SysTick_Config+0x40>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ea6:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <SysTick_Config+0x40>)
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	e000e010 	.word	0xe000e010

08003ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ff29 	bl	8003d1c <__NVIC_SetPriorityGrouping>
}
 8003eca:	bf00      	nop
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b086      	sub	sp, #24
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	4603      	mov	r3, r0
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	607a      	str	r2, [r7, #4]
 8003ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ee4:	f7ff ff3e 	bl	8003d64 <__NVIC_GetPriorityGrouping>
 8003ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	68b9      	ldr	r1, [r7, #8]
 8003eee:	6978      	ldr	r0, [r7, #20]
 8003ef0:	f7ff ff8e 	bl	8003e10 <NVIC_EncodePriority>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003efa:	4611      	mov	r1, r2
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff5d 	bl	8003dbc <__NVIC_SetPriority>
}
 8003f02:	bf00      	nop
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b082      	sub	sp, #8
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	4603      	mov	r3, r0
 8003f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff31 	bl	8003d80 <__NVIC_EnableIRQ>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ffa2 	bl	8003e78 <SysTick_Config>
 8003f34:	4603      	mov	r3, r0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f4c:	f7ff fad8 	bl	8003500 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e099      	b.n	8004090 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0201 	bic.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f7c:	e00f      	b.n	8003f9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f7e:	f7ff fabf 	bl	8003500 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b05      	cmp	r3, #5
 8003f8a:	d908      	bls.n	8003f9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2203      	movs	r2, #3
 8003f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e078      	b.n	8004090 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1e8      	bne.n	8003f7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	4b38      	ldr	r3, [pc, #224]	; (8004098 <HAL_DMA_Init+0x158>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fe2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d107      	bne.n	8004008 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004000:	4313      	orrs	r3, r2
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f023 0307 	bic.w	r3, r3, #7
 800401e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	2b04      	cmp	r3, #4
 8004030:	d117      	bne.n	8004062 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00e      	beq.n	8004062 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fb0f 	bl	8004668 <DMA_CheckFifoParam>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2240      	movs	r2, #64	; 0x40
 8004054:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800405e:	2301      	movs	r3, #1
 8004060:	e016      	b.n	8004090 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	697a      	ldr	r2, [r7, #20]
 8004068:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 fac6 	bl	80045fc <DMA_CalcBaseAndBitshift>
 8004070:	4603      	mov	r3, r0
 8004072:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004078:	223f      	movs	r2, #63	; 0x3f
 800407a:	409a      	lsls	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	f010803f 	.word	0xf010803f

0800409c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_DMA_Start_IT+0x26>
 80040be:	2302      	movs	r3, #2
 80040c0:	e040      	b.n	8004144 <HAL_DMA_Start_IT+0xa8>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d12f      	bne.n	8004136 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2202      	movs	r2, #2
 80040da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68b9      	ldr	r1, [r7, #8]
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 fa58 	bl	80045a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f4:	223f      	movs	r2, #63	; 0x3f
 80040f6:	409a      	lsls	r2, r3
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0216 	orr.w	r2, r2, #22
 800410a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0208 	orr.w	r2, r2, #8
 8004122:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0201 	orr.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	e005      	b.n	8004142 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800413e:	2302      	movs	r3, #2
 8004140:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004142:	7dfb      	ldrb	r3, [r7, #23]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004158:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800415a:	f7ff f9d1 	bl	8003500 <HAL_GetTick>
 800415e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d008      	beq.n	800417e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2280      	movs	r2, #128	; 0x80
 8004170:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e052      	b.n	8004224 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0216 	bic.w	r2, r2, #22
 800418c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	695a      	ldr	r2, [r3, #20]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800419c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d103      	bne.n	80041ae <HAL_DMA_Abort+0x62>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d007      	beq.n	80041be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0208 	bic.w	r2, r2, #8
 80041bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041ce:	e013      	b.n	80041f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041d0:	f7ff f996 	bl	8003500 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b05      	cmp	r3, #5
 80041dc:	d90c      	bls.n	80041f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2220      	movs	r2, #32
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2203      	movs	r2, #3
 80041e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e015      	b.n	8004224 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1e4      	bne.n	80041d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800420a:	223f      	movs	r2, #63	; 0x3f
 800420c:	409a      	lsls	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d004      	beq.n	800424a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2280      	movs	r2, #128	; 0x80
 8004244:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e00c      	b.n	8004264 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2205      	movs	r2, #5
 800424e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0201 	bic.w	r2, r2, #1
 8004260:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800427c:	4b8e      	ldr	r3, [pc, #568]	; (80044b8 <HAL_DMA_IRQHandler+0x248>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a8e      	ldr	r2, [pc, #568]	; (80044bc <HAL_DMA_IRQHandler+0x24c>)
 8004282:	fba2 2303 	umull	r2, r3, r2, r3
 8004286:	0a9b      	lsrs	r3, r3, #10
 8004288:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800428e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429a:	2208      	movs	r2, #8
 800429c:	409a      	lsls	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d01a      	beq.n	80042dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d013      	beq.n	80042dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0204 	bic.w	r2, r2, #4
 80042c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c8:	2208      	movs	r2, #8
 80042ca:	409a      	lsls	r2, r3
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d4:	f043 0201 	orr.w	r2, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e0:	2201      	movs	r2, #1
 80042e2:	409a      	lsls	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	4013      	ands	r3, r2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d012      	beq.n	8004312 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00b      	beq.n	8004312 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fe:	2201      	movs	r2, #1
 8004300:	409a      	lsls	r2, r3
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430a:	f043 0202 	orr.w	r2, r3, #2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004316:	2204      	movs	r2, #4
 8004318:	409a      	lsls	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	4013      	ands	r3, r2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d012      	beq.n	8004348 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00b      	beq.n	8004348 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004334:	2204      	movs	r2, #4
 8004336:	409a      	lsls	r2, r3
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004340:	f043 0204 	orr.w	r2, r3, #4
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434c:	2210      	movs	r2, #16
 800434e:	409a      	lsls	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d043      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d03c      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800436a:	2210      	movs	r2, #16
 800436c:	409a      	lsls	r2, r3
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d018      	beq.n	80043b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d108      	bne.n	80043a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	2b00      	cmp	r3, #0
 8004394:	d024      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
 800439e:	e01f      	b.n	80043e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01b      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	4798      	blx	r3
 80043b0:	e016      	b.n	80043e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d107      	bne.n	80043d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0208 	bic.w	r2, r2, #8
 80043ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e4:	2220      	movs	r2, #32
 80043e6:	409a      	lsls	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 808f 	beq.w	8004510 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 8087 	beq.w	8004510 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004406:	2220      	movs	r2, #32
 8004408:	409a      	lsls	r2, r3
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b05      	cmp	r3, #5
 8004418:	d136      	bne.n	8004488 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0216 	bic.w	r2, r2, #22
 8004428:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	695a      	ldr	r2, [r3, #20]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004438:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	2b00      	cmp	r3, #0
 8004440:	d103      	bne.n	800444a <HAL_DMA_IRQHandler+0x1da>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004446:	2b00      	cmp	r3, #0
 8004448:	d007      	beq.n	800445a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 0208 	bic.w	r2, r2, #8
 8004458:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800445e:	223f      	movs	r2, #63	; 0x3f
 8004460:	409a      	lsls	r2, r3
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447a:	2b00      	cmp	r3, #0
 800447c:	d07e      	beq.n	800457c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	4798      	blx	r3
        }
        return;
 8004486:	e079      	b.n	800457c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d01d      	beq.n	80044d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10d      	bne.n	80044c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d031      	beq.n	8004510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	4798      	blx	r3
 80044b4:	e02c      	b.n	8004510 <HAL_DMA_IRQHandler+0x2a0>
 80044b6:	bf00      	nop
 80044b8:	20000008 	.word	0x20000008
 80044bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d023      	beq.n	8004510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	4798      	blx	r3
 80044d0:	e01e      	b.n	8004510 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10f      	bne.n	8004500 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0210 	bic.w	r2, r2, #16
 80044ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004514:	2b00      	cmp	r3, #0
 8004516:	d032      	beq.n	800457e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	2b00      	cmp	r3, #0
 8004522:	d022      	beq.n	800456a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2205      	movs	r2, #5
 8004528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0201 	bic.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	3301      	adds	r3, #1
 8004540:	60bb      	str	r3, [r7, #8]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	429a      	cmp	r2, r3
 8004546:	d307      	bcc.n	8004558 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f2      	bne.n	800453c <HAL_DMA_IRQHandler+0x2cc>
 8004556:	e000      	b.n	800455a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004558:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	4798      	blx	r3
 800457a:	e000      	b.n	800457e <HAL_DMA_IRQHandler+0x30e>
        return;
 800457c:	bf00      	nop
    }
  }
}
 800457e:	3718      	adds	r7, #24
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004592:	b2db      	uxtb	r3, r3
}
 8004594:	4618      	mov	r0, r3
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b40      	cmp	r3, #64	; 0x40
 80045cc:	d108      	bne.n	80045e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045de:	e007      	b.n	80045f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	60da      	str	r2, [r3, #12]
}
 80045f0:	bf00      	nop
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	b2db      	uxtb	r3, r3
 800460a:	3b10      	subs	r3, #16
 800460c:	4a14      	ldr	r2, [pc, #80]	; (8004660 <DMA_CalcBaseAndBitshift+0x64>)
 800460e:	fba2 2303 	umull	r2, r3, r2, r3
 8004612:	091b      	lsrs	r3, r3, #4
 8004614:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004616:	4a13      	ldr	r2, [pc, #76]	; (8004664 <DMA_CalcBaseAndBitshift+0x68>)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b03      	cmp	r3, #3
 8004628:	d909      	bls.n	800463e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004632:	f023 0303 	bic.w	r3, r3, #3
 8004636:	1d1a      	adds	r2, r3, #4
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	659a      	str	r2, [r3, #88]	; 0x58
 800463c:	e007      	b.n	800464e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004646:	f023 0303 	bic.w	r3, r3, #3
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	aaaaaaab 	.word	0xaaaaaaab
 8004664:	08012bcc 	.word	0x08012bcc

08004668 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004678:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d11f      	bne.n	80046c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b03      	cmp	r3, #3
 8004686:	d856      	bhi.n	8004736 <DMA_CheckFifoParam+0xce>
 8004688:	a201      	add	r2, pc, #4	; (adr r2, 8004690 <DMA_CheckFifoParam+0x28>)
 800468a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468e:	bf00      	nop
 8004690:	080046a1 	.word	0x080046a1
 8004694:	080046b3 	.word	0x080046b3
 8004698:	080046a1 	.word	0x080046a1
 800469c:	08004737 	.word	0x08004737
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d046      	beq.n	800473a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b0:	e043      	b.n	800473a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046ba:	d140      	bne.n	800473e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c0:	e03d      	b.n	800473e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ca:	d121      	bne.n	8004710 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d837      	bhi.n	8004742 <DMA_CheckFifoParam+0xda>
 80046d2:	a201      	add	r2, pc, #4	; (adr r2, 80046d8 <DMA_CheckFifoParam+0x70>)
 80046d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d8:	080046e9 	.word	0x080046e9
 80046dc:	080046ef 	.word	0x080046ef
 80046e0:	080046e9 	.word	0x080046e9
 80046e4:	08004701 	.word	0x08004701
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	73fb      	strb	r3, [r7, #15]
      break;
 80046ec:	e030      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d025      	beq.n	8004746 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046fe:	e022      	b.n	8004746 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004704:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004708:	d11f      	bne.n	800474a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800470e:	e01c      	b.n	800474a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d903      	bls.n	800471e <DMA_CheckFifoParam+0xb6>
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b03      	cmp	r3, #3
 800471a:	d003      	beq.n	8004724 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800471c:	e018      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	73fb      	strb	r3, [r7, #15]
      break;
 8004722:	e015      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00e      	beq.n	800474e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      break;
 8004734:	e00b      	b.n	800474e <DMA_CheckFifoParam+0xe6>
      break;
 8004736:	bf00      	nop
 8004738:	e00a      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;
 800473a:	bf00      	nop
 800473c:	e008      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;
 800473e:	bf00      	nop
 8004740:	e006      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;
 8004742:	bf00      	nop
 8004744:	e004      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;
 8004746:	bf00      	nop
 8004748:	e002      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;   
 800474a:	bf00      	nop
 800474c:	e000      	b.n	8004750 <DMA_CheckFifoParam+0xe8>
      break;
 800474e:	bf00      	nop
    }
  } 
  
  return status; 
 8004750:	7bfb      	ldrb	r3, [r7, #15]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop

08004760 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004760:	b480      	push	{r7}
 8004762:	b089      	sub	sp, #36	; 0x24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800476e:	2300      	movs	r3, #0
 8004770:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004772:	2300      	movs	r3, #0
 8004774:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004776:	2300      	movs	r3, #0
 8004778:	61fb      	str	r3, [r7, #28]
 800477a:	e159      	b.n	8004a30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800477c:	2201      	movs	r2, #1
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4013      	ands	r3, r2
 800478e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	429a      	cmp	r2, r3
 8004796:	f040 8148 	bne.w	8004a2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d005      	beq.n	80047b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d130      	bne.n	8004814 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	2203      	movs	r2, #3
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43db      	mvns	r3, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4013      	ands	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047e8:	2201      	movs	r2, #1
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	fa02 f303 	lsl.w	r3, r2, r3
 80047f0:	43db      	mvns	r3, r3
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4013      	ands	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	091b      	lsrs	r3, r3, #4
 80047fe:	f003 0201 	and.w	r2, r3, #1
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	69ba      	ldr	r2, [r7, #24]
 800480a:	4313      	orrs	r3, r2
 800480c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	2b03      	cmp	r3, #3
 800481e:	d017      	beq.n	8004850 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	2203      	movs	r2, #3
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4013      	ands	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	4313      	orrs	r3, r2
 8004848:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d123      	bne.n	80048a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	08da      	lsrs	r2, r3, #3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3208      	adds	r2, #8
 8004864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004868:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	220f      	movs	r2, #15
 8004874:	fa02 f303 	lsl.w	r3, r2, r3
 8004878:	43db      	mvns	r3, r3
 800487a:	69ba      	ldr	r2, [r7, #24]
 800487c:	4013      	ands	r3, r2
 800487e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	691a      	ldr	r2, [r3, #16]
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	4313      	orrs	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	08da      	lsrs	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3208      	adds	r2, #8
 800489e:	69b9      	ldr	r1, [r7, #24]
 80048a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	2203      	movs	r2, #3
 80048b0:	fa02 f303 	lsl.w	r3, r2, r3
 80048b4:	43db      	mvns	r3, r3
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4013      	ands	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f003 0203 	and.w	r2, r3, #3
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69ba      	ldr	r2, [r7, #24]
 80048d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 80a2 	beq.w	8004a2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048e6:	2300      	movs	r3, #0
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	4b57      	ldr	r3, [pc, #348]	; (8004a48 <HAL_GPIO_Init+0x2e8>)
 80048ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ee:	4a56      	ldr	r2, [pc, #344]	; (8004a48 <HAL_GPIO_Init+0x2e8>)
 80048f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048f4:	6453      	str	r3, [r2, #68]	; 0x44
 80048f6:	4b54      	ldr	r3, [pc, #336]	; (8004a48 <HAL_GPIO_Init+0x2e8>)
 80048f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004902:	4a52      	ldr	r2, [pc, #328]	; (8004a4c <HAL_GPIO_Init+0x2ec>)
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	089b      	lsrs	r3, r3, #2
 8004908:	3302      	adds	r3, #2
 800490a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800490e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	220f      	movs	r2, #15
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	43db      	mvns	r3, r3
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	4013      	ands	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a49      	ldr	r2, [pc, #292]	; (8004a50 <HAL_GPIO_Init+0x2f0>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d019      	beq.n	8004962 <HAL_GPIO_Init+0x202>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a48      	ldr	r2, [pc, #288]	; (8004a54 <HAL_GPIO_Init+0x2f4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d013      	beq.n	800495e <HAL_GPIO_Init+0x1fe>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a47      	ldr	r2, [pc, #284]	; (8004a58 <HAL_GPIO_Init+0x2f8>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d00d      	beq.n	800495a <HAL_GPIO_Init+0x1fa>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a46      	ldr	r2, [pc, #280]	; (8004a5c <HAL_GPIO_Init+0x2fc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d007      	beq.n	8004956 <HAL_GPIO_Init+0x1f6>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a45      	ldr	r2, [pc, #276]	; (8004a60 <HAL_GPIO_Init+0x300>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d101      	bne.n	8004952 <HAL_GPIO_Init+0x1f2>
 800494e:	2304      	movs	r3, #4
 8004950:	e008      	b.n	8004964 <HAL_GPIO_Init+0x204>
 8004952:	2307      	movs	r3, #7
 8004954:	e006      	b.n	8004964 <HAL_GPIO_Init+0x204>
 8004956:	2303      	movs	r3, #3
 8004958:	e004      	b.n	8004964 <HAL_GPIO_Init+0x204>
 800495a:	2302      	movs	r3, #2
 800495c:	e002      	b.n	8004964 <HAL_GPIO_Init+0x204>
 800495e:	2301      	movs	r3, #1
 8004960:	e000      	b.n	8004964 <HAL_GPIO_Init+0x204>
 8004962:	2300      	movs	r3, #0
 8004964:	69fa      	ldr	r2, [r7, #28]
 8004966:	f002 0203 	and.w	r2, r2, #3
 800496a:	0092      	lsls	r2, r2, #2
 800496c:	4093      	lsls	r3, r2
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	4313      	orrs	r3, r2
 8004972:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004974:	4935      	ldr	r1, [pc, #212]	; (8004a4c <HAL_GPIO_Init+0x2ec>)
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	089b      	lsrs	r3, r3, #2
 800497a:	3302      	adds	r3, #2
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004982:	4b38      	ldr	r3, [pc, #224]	; (8004a64 <HAL_GPIO_Init+0x304>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	43db      	mvns	r3, r3
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	4013      	ands	r3, r2
 8004990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d003      	beq.n	80049a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049a6:	4a2f      	ldr	r2, [pc, #188]	; (8004a64 <HAL_GPIO_Init+0x304>)
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049ac:	4b2d      	ldr	r3, [pc, #180]	; (8004a64 <HAL_GPIO_Init+0x304>)
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	43db      	mvns	r3, r3
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	4013      	ands	r3, r2
 80049ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049d0:	4a24      	ldr	r2, [pc, #144]	; (8004a64 <HAL_GPIO_Init+0x304>)
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049d6:	4b23      	ldr	r3, [pc, #140]	; (8004a64 <HAL_GPIO_Init+0x304>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	43db      	mvns	r3, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4013      	ands	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049fa:	4a1a      	ldr	r2, [pc, #104]	; (8004a64 <HAL_GPIO_Init+0x304>)
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a00:	4b18      	ldr	r3, [pc, #96]	; (8004a64 <HAL_GPIO_Init+0x304>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a24:	4a0f      	ldr	r2, [pc, #60]	; (8004a64 <HAL_GPIO_Init+0x304>)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	61fb      	str	r3, [r7, #28]
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	2b0f      	cmp	r3, #15
 8004a34:	f67f aea2 	bls.w	800477c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	3724      	adds	r7, #36	; 0x24
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40013800 	.word	0x40013800
 8004a50:	40020000 	.word	0x40020000
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40020800 	.word	0x40020800
 8004a5c:	40020c00 	.word	0x40020c00
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40013c00 	.word	0x40013c00

08004a68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	691a      	ldr	r2, [r3, #16]
 8004a78:	887b      	ldrh	r3, [r7, #2]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d002      	beq.n	8004a86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a80:	2301      	movs	r3, #1
 8004a82:	73fb      	strb	r3, [r7, #15]
 8004a84:	e001      	b.n	8004a8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a86:	2300      	movs	r3, #0
 8004a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	807b      	strh	r3, [r7, #2]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004aa8:	787b      	ldrb	r3, [r7, #1]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004aae:	887a      	ldrh	r2, [r7, #2]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ab4:	e003      	b.n	8004abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ab6:	887b      	ldrh	r3, [r7, #2]
 8004ab8:	041a      	lsls	r2, r3, #16
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	619a      	str	r2, [r3, #24]
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
	...

08004acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e12b      	b.n	8004d36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d106      	bne.n	8004af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7fc ffdc 	bl	8001ab0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2224      	movs	r2, #36	; 0x24
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0201 	bic.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b30:	f003 fe8a 	bl	8008848 <HAL_RCC_GetPCLK1Freq>
 8004b34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4a81      	ldr	r2, [pc, #516]	; (8004d40 <HAL_I2C_Init+0x274>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d807      	bhi.n	8004b50 <HAL_I2C_Init+0x84>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4a80      	ldr	r2, [pc, #512]	; (8004d44 <HAL_I2C_Init+0x278>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	bf94      	ite	ls
 8004b48:	2301      	movls	r3, #1
 8004b4a:	2300      	movhi	r3, #0
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	e006      	b.n	8004b5e <HAL_I2C_Init+0x92>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4a7d      	ldr	r2, [pc, #500]	; (8004d48 <HAL_I2C_Init+0x27c>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	bf94      	ite	ls
 8004b58:	2301      	movls	r3, #1
 8004b5a:	2300      	movhi	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e0e7      	b.n	8004d36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4a78      	ldr	r2, [pc, #480]	; (8004d4c <HAL_I2C_Init+0x280>)
 8004b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6e:	0c9b      	lsrs	r3, r3, #18
 8004b70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	4a6a      	ldr	r2, [pc, #424]	; (8004d40 <HAL_I2C_Init+0x274>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d802      	bhi.n	8004ba0 <HAL_I2C_Init+0xd4>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	e009      	b.n	8004bb4 <HAL_I2C_Init+0xe8>
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ba6:	fb02 f303 	mul.w	r3, r2, r3
 8004baa:	4a69      	ldr	r2, [pc, #420]	; (8004d50 <HAL_I2C_Init+0x284>)
 8004bac:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb0:	099b      	lsrs	r3, r3, #6
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6812      	ldr	r2, [r2, #0]
 8004bb8:	430b      	orrs	r3, r1
 8004bba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	495c      	ldr	r1, [pc, #368]	; (8004d40 <HAL_I2C_Init+0x274>)
 8004bd0:	428b      	cmp	r3, r1
 8004bd2:	d819      	bhi.n	8004c08 <HAL_I2C_Init+0x13c>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	1e59      	subs	r1, r3, #1
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	fbb1 f3f3 	udiv	r3, r1, r3
 8004be2:	1c59      	adds	r1, r3, #1
 8004be4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004be8:	400b      	ands	r3, r1
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_I2C_Init+0x138>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1e59      	subs	r1, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c02:	e051      	b.n	8004ca8 <HAL_I2C_Init+0x1dc>
 8004c04:	2304      	movs	r3, #4
 8004c06:	e04f      	b.n	8004ca8 <HAL_I2C_Init+0x1dc>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d111      	bne.n	8004c34 <HAL_I2C_Init+0x168>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	1e58      	subs	r0, r3, #1
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6859      	ldr	r1, [r3, #4]
 8004c18:	460b      	mov	r3, r1
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	440b      	add	r3, r1
 8004c1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c22:	3301      	adds	r3, #1
 8004c24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bf0c      	ite	eq
 8004c2c:	2301      	moveq	r3, #1
 8004c2e:	2300      	movne	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	e012      	b.n	8004c5a <HAL_I2C_Init+0x18e>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	1e58      	subs	r0, r3, #1
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6859      	ldr	r1, [r3, #4]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	0099      	lsls	r1, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	bf0c      	ite	eq
 8004c54:	2301      	moveq	r3, #1
 8004c56:	2300      	movne	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <HAL_I2C_Init+0x196>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e022      	b.n	8004ca8 <HAL_I2C_Init+0x1dc>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10e      	bne.n	8004c88 <HAL_I2C_Init+0x1bc>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	1e58      	subs	r0, r3, #1
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6859      	ldr	r1, [r3, #4]
 8004c72:	460b      	mov	r3, r1
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	440b      	add	r3, r1
 8004c78:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c86:	e00f      	b.n	8004ca8 <HAL_I2C_Init+0x1dc>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	1e58      	subs	r0, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6859      	ldr	r1, [r3, #4]
 8004c90:	460b      	mov	r3, r1
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	440b      	add	r3, r1
 8004c96:	0099      	lsls	r1, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ca8:	6879      	ldr	r1, [r7, #4]
 8004caa:	6809      	ldr	r1, [r1, #0]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69da      	ldr	r2, [r3, #28]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6911      	ldr	r1, [r2, #16]
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68d2      	ldr	r2, [r2, #12]
 8004ce2:	4311      	orrs	r1, r2
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6812      	ldr	r2, [r2, #0]
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	695a      	ldr	r2, [r3, #20]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	000186a0 	.word	0x000186a0
 8004d44:	001e847f 	.word	0x001e847f
 8004d48:	003d08ff 	.word	0x003d08ff
 8004d4c:	431bde83 	.word	0x431bde83
 8004d50:	10624dd3 	.word	0x10624dd3

08004d54 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b088      	sub	sp, #32
 8004d58:	af02      	add	r7, sp, #8
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	607a      	str	r2, [r7, #4]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	460b      	mov	r3, r1
 8004d62:	817b      	strh	r3, [r7, #10]
 8004d64:	4613      	mov	r3, r2
 8004d66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d68:	f7fe fbca 	bl	8003500 <HAL_GetTick>
 8004d6c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b20      	cmp	r3, #32
 8004d78:	f040 80e0 	bne.w	8004f3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	2319      	movs	r3, #25
 8004d82:	2201      	movs	r2, #1
 8004d84:	4970      	ldr	r1, [pc, #448]	; (8004f48 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f001 fcdc 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d92:	2302      	movs	r3, #2
 8004d94:	e0d3      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <HAL_I2C_Master_Transmit+0x50>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e0cc      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d007      	beq.n	8004dca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0201 	orr.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2221      	movs	r2, #33	; 0x21
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2210      	movs	r2, #16
 8004de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	893a      	ldrh	r2, [r7, #8]
 8004dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	4a50      	ldr	r2, [pc, #320]	; (8004f4c <HAL_I2C_Master_Transmit+0x1f8>)
 8004e0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e0c:	8979      	ldrh	r1, [r7, #10]
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	6a3a      	ldr	r2, [r7, #32]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f001 fb6c 	bl	80064f0 <I2C_MasterRequestWrite>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e08d      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e22:	2300      	movs	r3, #0
 8004e24:	613b      	str	r3, [r7, #16]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e38:	e066      	b.n	8004f08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	6a39      	ldr	r1, [r7, #32]
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f001 fd56 	bl	80068f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00d      	beq.n	8004e66 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d107      	bne.n	8004e62 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e06b      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6a:	781a      	ldrb	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e76:	1c5a      	adds	r2, r3, #1
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b04      	cmp	r3, #4
 8004ea2:	d11b      	bne.n	8004edc <HAL_I2C_Master_Transmit+0x188>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d017      	beq.n	8004edc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004edc:	697a      	ldr	r2, [r7, #20]
 8004ede:	6a39      	ldr	r1, [r7, #32]
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f001 fd46 	bl	8006972 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00d      	beq.n	8004f08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	2b04      	cmp	r3, #4
 8004ef2:	d107      	bne.n	8004f04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e01a      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d194      	bne.n	8004e3a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2220      	movs	r2, #32
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	e000      	b.n	8004f3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f3c:	2302      	movs	r3, #2
  }
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3718      	adds	r7, #24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	00100002 	.word	0x00100002
 8004f4c:	ffff0000 	.word	0xffff0000

08004f50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f70:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f78:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d003      	beq.n	8004f88 <HAL_I2C_EV_IRQHandler+0x38>
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	2b40      	cmp	r3, #64	; 0x40
 8004f84:	f040 80c1 	bne.w	800510a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10d      	bne.n	8004fbe <HAL_I2C_EV_IRQHandler+0x6e>
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004fa8:	d003      	beq.n	8004fb2 <HAL_I2C_EV_IRQHandler+0x62>
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004fb0:	d101      	bne.n	8004fb6 <HAL_I2C_EV_IRQHandler+0x66>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <HAL_I2C_EV_IRQHandler+0x68>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	f000 8132 	beq.w	8005222 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00c      	beq.n	8004fe2 <HAL_I2C_EV_IRQHandler+0x92>
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	0a5b      	lsrs	r3, r3, #9
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d006      	beq.n	8004fe2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f001 fd6e 	bl	8006ab6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fcdc 	bl	8005998 <I2C_Master_SB>
 8004fe0:	e092      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	08db      	lsrs	r3, r3, #3
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d009      	beq.n	8005002 <HAL_I2C_EV_IRQHandler+0xb2>
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	0a5b      	lsrs	r3, r3, #9
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 fd52 	bl	8005aa4 <I2C_Master_ADD10>
 8005000:	e082      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	085b      	lsrs	r3, r3, #1
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d009      	beq.n	8005022 <HAL_I2C_EV_IRQHandler+0xd2>
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	0a5b      	lsrs	r3, r3, #9
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fd6c 	bl	8005af8 <I2C_Master_ADDR>
 8005020:	e072      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	089b      	lsrs	r3, r3, #2
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d03b      	beq.n	80050a6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800503c:	f000 80f3 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	09db      	lsrs	r3, r3, #7
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00f      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	0a9b      	lsrs	r3, r3, #10
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	d009      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	089b      	lsrs	r3, r3, #2
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d103      	bne.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f94c 	bl	8005302 <I2C_MasterTransmit_TXE>
 800506a:	e04d      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 80d6 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	0a5b      	lsrs	r3, r3, #9
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 80cf 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005088:	7bbb      	ldrb	r3, [r7, #14]
 800508a:	2b21      	cmp	r3, #33	; 0x21
 800508c:	d103      	bne.n	8005096 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f9d3 	bl	800543a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005094:	e0c7      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005096:	7bfb      	ldrb	r3, [r7, #15]
 8005098:	2b40      	cmp	r3, #64	; 0x40
 800509a:	f040 80c4 	bne.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fa41 	bl	8005526 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050a4:	e0bf      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050b4:	f000 80b7 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	099b      	lsrs	r3, r3, #6
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00f      	beq.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	0a9b      	lsrs	r3, r3, #10
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	089b      	lsrs	r3, r3, #2
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d103      	bne.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fab6 	bl	800564e <I2C_MasterReceive_RXNE>
 80050e2:	e011      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	089b      	lsrs	r3, r3, #2
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 809a 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	0a5b      	lsrs	r3, r3, #9
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f000 8093 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fb5f 	bl	80057c4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005106:	e08e      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005108:	e08d      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d004      	beq.n	800511c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	61fb      	str	r3, [r7, #28]
 800511a:	e007      	b.n	800512c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	085b      	lsrs	r3, r3, #1
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d012      	beq.n	800515e <HAL_I2C_EV_IRQHandler+0x20e>
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	0a5b      	lsrs	r3, r3, #9
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00c      	beq.n	800515e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 ff1d 	bl	8005f96 <I2C_Slave_ADDR>
 800515c:	e066      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	091b      	lsrs	r3, r3, #4
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <HAL_I2C_EV_IRQHandler+0x22e>
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	0a5b      	lsrs	r3, r3, #9
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 ff58 	bl	800602c <I2C_Slave_STOPF>
 800517c:	e056      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800517e:	7bbb      	ldrb	r3, [r7, #14]
 8005180:	2b21      	cmp	r3, #33	; 0x21
 8005182:	d002      	beq.n	800518a <HAL_I2C_EV_IRQHandler+0x23a>
 8005184:	7bbb      	ldrb	r3, [r7, #14]
 8005186:	2b29      	cmp	r3, #41	; 0x29
 8005188:	d125      	bne.n	80051d6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	09db      	lsrs	r3, r3, #7
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00f      	beq.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	0a9b      	lsrs	r3, r3, #10
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	089b      	lsrs	r3, r3, #2
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d103      	bne.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fe33 	bl	8005e1a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051b4:	e039      	b.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	089b      	lsrs	r3, r3, #2
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d033      	beq.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	0a5b      	lsrs	r3, r3, #9
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d02d      	beq.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 fe60 	bl	8005e94 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051d4:	e029      	b.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	099b      	lsrs	r3, r3, #6
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00f      	beq.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	0a9b      	lsrs	r3, r3, #10
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d009      	beq.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	089b      	lsrs	r3, r3, #2
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d103      	bne.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fe6b 	bl	8005ed6 <I2C_SlaveReceive_RXNE>
 8005200:	e014      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	089b      	lsrs	r3, r3, #2
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00e      	beq.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	0a5b      	lsrs	r3, r3, #9
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d008      	beq.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fe99 	bl	8005f52 <I2C_SlaveReceive_BTF>
 8005220:	e004      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005222:	bf00      	nop
 8005224:	e002      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005226:	bf00      	nop
 8005228:	e000      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800522a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800522c:	3720      	adds	r7, #32
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005232:	b480      	push	{r7}
 8005234:	b083      	sub	sp, #12
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	460b      	mov	r3, r1
 800528c:	70fb      	strb	r3, [r7, #3]
 800528e:	4613      	mov	r3, r2
 8005290:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005292:	bf00      	nop
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052b2:	b480      	push	{r7}
 80052b4:	b083      	sub	sp, #12
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80052ba:	bf00      	nop
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005310:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005318:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005324:	2b00      	cmp	r3, #0
 8005326:	d150      	bne.n	80053ca <I2C_MasterTransmit_TXE+0xc8>
 8005328:	7bfb      	ldrb	r3, [r7, #15]
 800532a:	2b21      	cmp	r3, #33	; 0x21
 800532c:	d14d      	bne.n	80053ca <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b08      	cmp	r3, #8
 8005332:	d01d      	beq.n	8005370 <I2C_MasterTransmit_TXE+0x6e>
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b20      	cmp	r3, #32
 8005338:	d01a      	beq.n	8005370 <I2C_MasterTransmit_TXE+0x6e>
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005340:	d016      	beq.n	8005370 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005350:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2211      	movs	r2, #17
 8005356:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff ff62 	bl	8005232 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800536e:	e060      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800537e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800538e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b40      	cmp	r3, #64	; 0x40
 80053a8:	d107      	bne.n	80053ba <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7ff ff7d 	bl	80052b2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053b8:	e03b      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff ff35 	bl	8005232 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053c8:	e033      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	2b21      	cmp	r3, #33	; 0x21
 80053ce:	d005      	beq.n	80053dc <I2C_MasterTransmit_TXE+0xda>
 80053d0:	7bbb      	ldrb	r3, [r7, #14]
 80053d2:	2b40      	cmp	r3, #64	; 0x40
 80053d4:	d12d      	bne.n	8005432 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80053d6:	7bfb      	ldrb	r3, [r7, #15]
 80053d8:	2b22      	cmp	r3, #34	; 0x22
 80053da:	d12a      	bne.n	8005432 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d108      	bne.n	80053f8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053f4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80053f6:	e01c      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b40      	cmp	r3, #64	; 0x40
 8005402:	d103      	bne.n	800540c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f88e 	bl	8005526 <I2C_MemoryTransmit_TXE_BTF>
}
 800540a:	e012      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	781a      	ldrb	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005426:	b29b      	uxth	r3, r3
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005430:	e7ff      	b.n	8005432 <I2C_MasterTransmit_TXE+0x130>
 8005432:	bf00      	nop
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b084      	sub	sp, #16
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005446:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800544e:	b2db      	uxtb	r3, r3
 8005450:	2b21      	cmp	r3, #33	; 0x21
 8005452:	d164      	bne.n	800551e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	d012      	beq.n	8005484 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005462:	781a      	ldrb	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	1c5a      	adds	r2, r3, #1
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005478:	b29b      	uxth	r3, r3
 800547a:	3b01      	subs	r3, #1
 800547c:	b29a      	uxth	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005482:	e04c      	b.n	800551e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b08      	cmp	r3, #8
 8005488:	d01d      	beq.n	80054c6 <I2C_MasterTransmit_BTF+0x8c>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b20      	cmp	r3, #32
 800548e:	d01a      	beq.n	80054c6 <I2C_MasterTransmit_BTF+0x8c>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005496:	d016      	beq.n	80054c6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054a6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2211      	movs	r2, #17
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f7ff feb7 	bl	8005232 <HAL_I2C_MasterTxCpltCallback>
}
 80054c4:	e02b      	b.n	800551e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054d4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b40      	cmp	r3, #64	; 0x40
 80054fe:	d107      	bne.n	8005510 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff fed2 	bl	80052b2 <HAL_I2C_MemTxCpltCallback>
}
 800550e:	e006      	b.n	800551e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7ff fe8a 	bl	8005232 <HAL_I2C_MasterTxCpltCallback>
}
 800551e:	bf00      	nop
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005534:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800553a:	2b00      	cmp	r3, #0
 800553c:	d11d      	bne.n	800557a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005542:	2b01      	cmp	r3, #1
 8005544:	d10b      	bne.n	800555e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800554a:	b2da      	uxtb	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005556:	1c9a      	adds	r2, r3, #2
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800555c:	e073      	b.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005562:	b29b      	uxth	r3, r3
 8005564:	121b      	asrs	r3, r3, #8
 8005566:	b2da      	uxtb	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005578:	e065      	b.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800557e:	2b01      	cmp	r3, #1
 8005580:	d10b      	bne.n	800559a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005586:	b2da      	uxtb	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005598:	e055      	b.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d151      	bne.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
 80055a4:	2b22      	cmp	r3, #34	; 0x22
 80055a6:	d10d      	bne.n	80055c4 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055b6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055bc:	1c5a      	adds	r2, r3, #1
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80055c2:	e040      	b.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d015      	beq.n	80055fa <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	2b21      	cmp	r3, #33	; 0x21
 80055d2:	d112      	bne.n	80055fa <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	781a      	ldrb	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80055f8:	e025      	b.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fe:	b29b      	uxth	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d120      	bne.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	2b21      	cmp	r3, #33	; 0x21
 8005608:	d11d      	bne.n	8005646 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005618:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005628:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f7ff fe36 	bl	80052b2 <HAL_I2C_MemTxCpltCallback>
}
 8005646:	bf00      	nop
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b084      	sub	sp, #16
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b22      	cmp	r3, #34	; 0x22
 8005660:	f040 80ac 	bne.w	80057bc <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b03      	cmp	r3, #3
 8005670:	d921      	bls.n	80056b6 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	691a      	ldr	r2, [r3, #16]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b03      	cmp	r3, #3
 80056a0:	f040 808c 	bne.w	80057bc <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056b2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80056b4:	e082      	b.n	80057bc <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d075      	beq.n	80057aa <I2C_MasterReceive_RXNE+0x15c>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d002      	beq.n	80056ca <I2C_MasterReceive_RXNE+0x7c>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d16f      	bne.n	80057aa <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 f992 	bl	80069f4 <I2C_WaitOnSTOPRequestThroughIT>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d142      	bne.n	800575c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056e4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056f4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005712:	b29b      	uxth	r3, r3
 8005714:	3b01      	subs	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2220      	movs	r2, #32
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800572a:	b2db      	uxtb	r3, r3
 800572c:	2b40      	cmp	r3, #64	; 0x40
 800572e:	d10a      	bne.n	8005746 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f7ff fdc1 	bl	80052c6 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005744:	e03a      	b.n	80057bc <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2212      	movs	r2, #18
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff fd76 	bl	8005246 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800575a:	e02f      	b.n	80057bc <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800576a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	691a      	ldr	r2, [r3, #16]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	1c5a      	adds	r2, r3, #1
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005788:	b29b      	uxth	r3, r3
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2220      	movs	r2, #32
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff fd99 	bl	80052da <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057a8:	e008      	b.n	80057bc <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b8:	605a      	str	r2, [r3, #4]
}
 80057ba:	e7ff      	b.n	80057bc <I2C_MasterReceive_RXNE+0x16e>
 80057bc:	bf00      	nop
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d11b      	bne.n	8005814 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057ea:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	691a      	ldr	r2, [r3, #16]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f6:	b2d2      	uxtb	r2, r2
 80057f8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	1c5a      	adds	r2, r3, #1
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005808:	b29b      	uxth	r3, r3
 800580a:	3b01      	subs	r3, #1
 800580c:	b29a      	uxth	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005812:	e0bd      	b.n	8005990 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005818:	b29b      	uxth	r3, r3
 800581a:	2b03      	cmp	r3, #3
 800581c:	d129      	bne.n	8005872 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685a      	ldr	r2, [r3, #4]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800582c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b04      	cmp	r3, #4
 8005832:	d00a      	beq.n	800584a <I2C_MasterReceive_BTF+0x86>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d007      	beq.n	800584a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005848:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005866:	b29b      	uxth	r3, r3
 8005868:	3b01      	subs	r3, #1
 800586a:	b29a      	uxth	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005870:	e08e      	b.n	8005990 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005876:	b29b      	uxth	r3, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d176      	bne.n	800596a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d002      	beq.n	8005888 <I2C_MasterReceive_BTF+0xc4>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2b10      	cmp	r3, #16
 8005886:	d108      	bne.n	800589a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005896:	601a      	str	r2, [r3, #0]
 8005898:	e019      	b.n	80058ce <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b04      	cmp	r3, #4
 800589e:	d002      	beq.n	80058a6 <I2C_MasterReceive_BTF+0xe2>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d108      	bne.n	80058b8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058b4:	601a      	str	r2, [r3, #0]
 80058b6:	e00a      	b.n	80058ce <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2b10      	cmp	r3, #16
 80058bc:	d007      	beq.n	80058ce <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058cc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691a      	ldr	r2, [r3, #16]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005928:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2220      	movs	r2, #32
 800592e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b40      	cmp	r3, #64	; 0x40
 800593c:	d10a      	bne.n	8005954 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f7ff fcba 	bl	80052c6 <HAL_I2C_MemRxCpltCallback>
}
 8005952:	e01d      	b.n	8005990 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2212      	movs	r2, #18
 8005960:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7ff fc6f 	bl	8005246 <HAL_I2C_MasterRxCpltCallback>
}
 8005968:	e012      	b.n	8005990 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	691a      	ldr	r2, [r3, #16]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	1c5a      	adds	r2, r3, #1
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005990:	bf00      	nop
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b40      	cmp	r3, #64	; 0x40
 80059aa:	d117      	bne.n	80059dc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d109      	bne.n	80059c8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	461a      	mov	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80059c4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80059c6:	e067      	b.n	8005a98 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	f043 0301 	orr.w	r3, r3, #1
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	611a      	str	r2, [r3, #16]
}
 80059da:	e05d      	b.n	8005a98 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059e4:	d133      	bne.n	8005a4e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b21      	cmp	r3, #33	; 0x21
 80059f0:	d109      	bne.n	8005a06 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a02:	611a      	str	r2, [r3, #16]
 8005a04:	e008      	b.n	8005a18 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d004      	beq.n	8005a2a <I2C_Master_SB+0x92>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d108      	bne.n	8005a3c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d032      	beq.n	8005a98 <I2C_Master_SB+0x100>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d02d      	beq.n	8005a98 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a4a:	605a      	str	r2, [r3, #4]
}
 8005a4c:	e024      	b.n	8005a98 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10e      	bne.n	8005a74 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	11db      	asrs	r3, r3, #7
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	f003 0306 	and.w	r3, r3, #6
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	f063 030f 	orn	r3, r3, #15
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	611a      	str	r2, [r3, #16]
}
 8005a72:	e011      	b.n	8005a98 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d10d      	bne.n	8005a98 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	11db      	asrs	r3, r3, #7
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	f003 0306 	and.w	r3, r3, #6
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f063 030e 	orn	r3, r3, #14
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	611a      	str	r2, [r3, #16]
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d004      	beq.n	8005aca <I2C_Master_ADD10+0x26>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d108      	bne.n	8005adc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00c      	beq.n	8005aec <I2C_Master_ADD10+0x48>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d007      	beq.n	8005aec <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005aea:	605a      	str	r2, [r3, #4]
  }
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b091      	sub	sp, #68	; 0x44
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b06:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b14:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b22      	cmp	r3, #34	; 0x22
 8005b20:	f040 8169 	bne.w	8005df6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10f      	bne.n	8005b4c <I2C_Master_ADDR+0x54>
 8005b2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005b30:	2b40      	cmp	r3, #64	; 0x40
 8005b32:	d10b      	bne.n	8005b4c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b34:	2300      	movs	r3, #0
 8005b36:	633b      	str	r3, [r7, #48]	; 0x30
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	633b      	str	r3, [r7, #48]	; 0x30
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	633b      	str	r3, [r7, #48]	; 0x30
 8005b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4a:	e160      	b.n	8005e0e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d11d      	bne.n	8005b90 <I2C_Master_ADDR+0x98>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005b5c:	d118      	bne.n	8005b90 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b5e:	2300      	movs	r3, #0
 8005b60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b82:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	651a      	str	r2, [r3, #80]	; 0x50
 8005b8e:	e13e      	b.n	8005e0e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d113      	bne.n	8005bc2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bae:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bbe:	601a      	str	r2, [r3, #0]
 8005bc0:	e115      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	f040 808a 	bne.w	8005ce2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bd4:	d137      	bne.n	8005c46 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005be4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bf4:	d113      	bne.n	8005c1e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c04:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c06:	2300      	movs	r3, #0
 8005c08:	627b      	str	r3, [r7, #36]	; 0x24
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	627b      	str	r3, [r7, #36]	; 0x24
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	627b      	str	r3, [r7, #36]	; 0x24
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	e0e7      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c1e:	2300      	movs	r3, #0
 8005c20:	623b      	str	r3, [r7, #32]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	623b      	str	r3, [r7, #32]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	623b      	str	r3, [r7, #32]
 8005c32:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	e0d3      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c48:	2b08      	cmp	r3, #8
 8005c4a:	d02e      	beq.n	8005caa <I2C_Master_ADDR+0x1b2>
 8005c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	d02b      	beq.n	8005caa <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c54:	2b12      	cmp	r3, #18
 8005c56:	d102      	bne.n	8005c5e <I2C_Master_ADDR+0x166>
 8005c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d125      	bne.n	8005caa <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d00e      	beq.n	8005c82 <I2C_Master_ADDR+0x18a>
 8005c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d00b      	beq.n	8005c82 <I2C_Master_ADDR+0x18a>
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6c:	2b10      	cmp	r3, #16
 8005c6e:	d008      	beq.n	8005c82 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	e007      	b.n	8005c92 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c90:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c92:	2300      	movs	r3, #0
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	61fb      	str	r3, [r7, #28]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	61fb      	str	r3, [r7, #28]
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	e0a1      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cba:	2300      	movs	r3, #0
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	61bb      	str	r3, [r7, #24]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	61bb      	str	r3, [r7, #24]
 8005cce:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cde:	601a      	str	r2, [r3, #0]
 8005ce0:	e085      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d14d      	bne.n	8005d88 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	d016      	beq.n	8005d20 <I2C_Master_ADDR+0x228>
 8005cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d013      	beq.n	8005d20 <I2C_Master_ADDR+0x228>
 8005cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cfa:	2b10      	cmp	r3, #16
 8005cfc:	d010      	beq.n	8005d20 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d0c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d1c:	601a      	str	r2, [r3, #0]
 8005d1e:	e007      	b.n	8005d30 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d2e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d3e:	d117      	bne.n	8005d70 <I2C_Master_ADDR+0x278>
 8005d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d42:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d46:	d00b      	beq.n	8005d60 <I2C_Master_ADDR+0x268>
 8005d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d008      	beq.n	8005d60 <I2C_Master_ADDR+0x268>
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d50:	2b08      	cmp	r3, #8
 8005d52:	d005      	beq.n	8005d60 <I2C_Master_ADDR+0x268>
 8005d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d56:	2b10      	cmp	r3, #16
 8005d58:	d002      	beq.n	8005d60 <I2C_Master_ADDR+0x268>
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5c:	2b20      	cmp	r3, #32
 8005d5e:	d107      	bne.n	8005d70 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d6e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d70:	2300      	movs	r3, #0
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	e032      	b.n	8005dee <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d96:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005da2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005da6:	d117      	bne.n	8005dd8 <I2C_Master_ADDR+0x2e0>
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005dae:	d00b      	beq.n	8005dc8 <I2C_Master_ADDR+0x2d0>
 8005db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d008      	beq.n	8005dc8 <I2C_Master_ADDR+0x2d0>
 8005db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	d005      	beq.n	8005dc8 <I2C_Master_ADDR+0x2d0>
 8005dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbe:	2b10      	cmp	r3, #16
 8005dc0:	d002      	beq.n	8005dc8 <I2C_Master_ADDR+0x2d0>
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d107      	bne.n	8005dd8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005dd6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd8:	2300      	movs	r3, #0
 8005dda:	613b      	str	r3, [r7, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	613b      	str	r3, [r7, #16]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	613b      	str	r3, [r7, #16]
 8005dec:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005df4:	e00b      	b.n	8005e0e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005df6:	2300      	movs	r3, #0
 8005df8:	60fb      	str	r3, [r7, #12]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
}
 8005e0c:	e7ff      	b.n	8005e0e <I2C_Master_ADDR+0x316>
 8005e0e:	bf00      	nop
 8005e10:	3744      	adds	r7, #68	; 0x44
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e28:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d02b      	beq.n	8005e8c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e38:	781a      	ldrb	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	1c5a      	adds	r2, r3, #1
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d114      	bne.n	8005e8c <I2C_SlaveTransmit_TXE+0x72>
 8005e62:	7bfb      	ldrb	r3, [r7, #15]
 8005e64:	2b29      	cmp	r3, #41	; 0x29
 8005e66:	d111      	bne.n	8005e8c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e76:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2221      	movs	r2, #33	; 0x21
 8005e7c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2228      	movs	r2, #40	; 0x28
 8005e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7ff f9e7 	bl	800525a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005e8c:	bf00      	nop
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d011      	beq.n	8005eca <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eaa:	781a      	ldrb	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb6:	1c5a      	adds	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005eca:	bf00      	nop
 8005ecc:	370c      	adds	r7, #12
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr

08005ed6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b084      	sub	sp, #16
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d02c      	beq.n	8005f4a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	691a      	ldr	r2, [r3, #16]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d114      	bne.n	8005f4a <I2C_SlaveReceive_RXNE+0x74>
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	2b2a      	cmp	r3, #42	; 0x2a
 8005f24:	d111      	bne.n	8005f4a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f34:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2222      	movs	r2, #34	; 0x22
 8005f3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2228      	movs	r2, #40	; 0x28
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f7ff f992 	bl	800526e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005f4a:	bf00      	nop
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d012      	beq.n	8005f8a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	691a      	ldr	r2, [r3, #16]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6e:	b2d2      	uxtb	r2, r2
 8005f70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f76:	1c5a      	adds	r2, r3, #1
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	3b01      	subs	r3, #1
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b084      	sub	sp, #16
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
 8005f9e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fb0:	2b28      	cmp	r3, #40	; 0x28
 8005fb2:	d127      	bne.n	8006004 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	09db      	lsrs	r3, r3, #7
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d103      	bne.n	8005fe8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	81bb      	strh	r3, [r7, #12]
 8005fe6:	e002      	b.n	8005fee <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005ff6:	89ba      	ldrh	r2, [r7, #12]
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff f940 	bl	8005282 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006002:	e00e      	b.n	8006022 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006004:	2300      	movs	r3, #0
 8006006:	60bb      	str	r3, [r7, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	60bb      	str	r3, [r7, #8]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	60bb      	str	r3, [r7, #8]
 8006018:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800603a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800604a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800604c:	2300      	movs	r3, #0
 800604e:	60bb      	str	r3, [r7, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	60bb      	str	r3, [r7, #8]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 0201 	orr.w	r2, r2, #1
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006078:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006084:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006088:	d172      	bne.n	8006170 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800608a:	7bfb      	ldrb	r3, [r7, #15]
 800608c:	2b22      	cmp	r3, #34	; 0x22
 800608e:	d002      	beq.n	8006096 <I2C_Slave_STOPF+0x6a>
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	2b2a      	cmp	r3, #42	; 0x2a
 8006094:	d135      	bne.n	8006102 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	b29a      	uxth	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d005      	beq.n	80060ba <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b2:	f043 0204 	orr.w	r2, r3, #4
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060c8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7fe fa58 	bl	8004584 <HAL_DMA_GetState>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d049      	beq.n	800616e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060de:	4a69      	ldr	r2, [pc, #420]	; (8006284 <I2C_Slave_STOPF+0x258>)
 80060e0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7fe f8a0 	bl	800422c <HAL_DMA_Abort_IT>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d03d      	beq.n	800616e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060fc:	4610      	mov	r0, r2
 80060fe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006100:	e035      	b.n	800616e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	b29a      	uxth	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006114:	b29b      	uxth	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d005      	beq.n	8006126 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611e:	f043 0204 	orr.w	r2, r3, #4
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006134:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800613a:	4618      	mov	r0, r3
 800613c:	f7fe fa22 	bl	8004584 <HAL_DMA_GetState>
 8006140:	4603      	mov	r3, r0
 8006142:	2b01      	cmp	r3, #1
 8006144:	d014      	beq.n	8006170 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614a:	4a4e      	ldr	r2, [pc, #312]	; (8006284 <I2C_Slave_STOPF+0x258>)
 800614c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006152:	4618      	mov	r0, r3
 8006154:	f7fe f86a 	bl	800422c <HAL_DMA_Abort_IT>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d008      	beq.n	8006170 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006168:	4610      	mov	r0, r2
 800616a:	4798      	blx	r3
 800616c:	e000      	b.n	8006170 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800616e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006174:	b29b      	uxth	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d03e      	beq.n	80061f8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b04      	cmp	r3, #4
 8006186:	d112      	bne.n	80061ae <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	691a      	ldr	r2, [r3, #16]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	3b01      	subs	r3, #1
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b40      	cmp	r3, #64	; 0x40
 80061ba:	d112      	bne.n	80061e2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	691a      	ldr	r2, [r3, #16]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c6:	b2d2      	uxtb	r2, r2
 80061c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d8:	b29b      	uxth	r3, r3
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d005      	beq.n	80061f8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f0:	f043 0204 	orr.w	r2, r3, #4
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f843 	bl	800628c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006206:	e039      	b.n	800627c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	2b2a      	cmp	r3, #42	; 0x2a
 800620c:	d109      	bne.n	8006222 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2228      	movs	r2, #40	; 0x28
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f7ff f826 	bl	800526e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b28      	cmp	r3, #40	; 0x28
 800622c:	d111      	bne.n	8006252 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a15      	ldr	r2, [pc, #84]	; (8006288 <I2C_Slave_STOPF+0x25c>)
 8006232:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2220      	movs	r2, #32
 800623e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7ff f827 	bl	800529e <HAL_I2C_ListenCpltCallback>
}
 8006250:	e014      	b.n	800627c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006256:	2b22      	cmp	r3, #34	; 0x22
 8006258:	d002      	beq.n	8006260 <I2C_Slave_STOPF+0x234>
 800625a:	7bfb      	ldrb	r3, [r7, #15]
 800625c:	2b22      	cmp	r3, #34	; 0x22
 800625e:	d10d      	bne.n	800627c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f7fe fff9 	bl	800526e <HAL_I2C_SlaveRxCpltCallback>
}
 800627c:	bf00      	nop
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}
 8006284:	080065f5 	.word	0x080065f5
 8006288:	ffff0000 	.word	0xffff0000

0800628c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800629a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062a2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80062a4:	7bbb      	ldrb	r3, [r7, #14]
 80062a6:	2b10      	cmp	r3, #16
 80062a8:	d002      	beq.n	80062b0 <I2C_ITError+0x24>
 80062aa:	7bbb      	ldrb	r3, [r7, #14]
 80062ac:	2b40      	cmp	r3, #64	; 0x40
 80062ae:	d10a      	bne.n	80062c6 <I2C_ITError+0x3a>
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
 80062b2:	2b22      	cmp	r3, #34	; 0x22
 80062b4:	d107      	bne.n	80062c6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062c4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80062cc:	2b28      	cmp	r3, #40	; 0x28
 80062ce:	d107      	bne.n	80062e0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2228      	movs	r2, #40	; 0x28
 80062da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80062de:	e015      	b.n	800630c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062ee:	d00a      	beq.n	8006306 <I2C_ITError+0x7a>
 80062f0:	7bfb      	ldrb	r3, [r7, #15]
 80062f2:	2b60      	cmp	r3, #96	; 0x60
 80062f4:	d007      	beq.n	8006306 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006316:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800631a:	d162      	bne.n	80063e2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800632a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006330:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b01      	cmp	r3, #1
 8006338:	d020      	beq.n	800637c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633e:	4a6a      	ldr	r2, [pc, #424]	; (80064e8 <I2C_ITError+0x25c>)
 8006340:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006346:	4618      	mov	r0, r3
 8006348:	f7fd ff70 	bl	800422c <HAL_DMA_Abort_IT>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 8089 	beq.w	8006466 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 0201 	bic.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2220      	movs	r2, #32
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006376:	4610      	mov	r0, r2
 8006378:	4798      	blx	r3
 800637a:	e074      	b.n	8006466 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006380:	4a59      	ldr	r2, [pc, #356]	; (80064e8 <I2C_ITError+0x25c>)
 8006382:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006388:	4618      	mov	r0, r3
 800638a:	f7fd ff4f 	bl	800422c <HAL_DMA_Abort_IT>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d068      	beq.n	8006466 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800639e:	2b40      	cmp	r3, #64	; 0x40
 80063a0:	d10b      	bne.n	80063ba <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	691a      	ldr	r2, [r3, #16]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ac:	b2d2      	uxtb	r2, r2
 80063ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80063dc:	4610      	mov	r0, r2
 80063de:	4798      	blx	r3
 80063e0:	e041      	b.n	8006466 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b60      	cmp	r3, #96	; 0x60
 80063ec:	d125      	bne.n	800643a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006406:	2b40      	cmp	r3, #64	; 0x40
 8006408:	d10b      	bne.n	8006422 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	691a      	ldr	r2, [r3, #16]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f022 0201 	bic.w	r2, r2, #1
 8006430:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7fe ff5b 	bl	80052ee <HAL_I2C_AbortCpltCallback>
 8006438:	e015      	b.n	8006466 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006444:	2b40      	cmp	r3, #64	; 0x40
 8006446:	d10b      	bne.n	8006460 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7fe ff3a 	bl	80052da <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10e      	bne.n	8006494 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800647c:	2b00      	cmp	r3, #0
 800647e:	d109      	bne.n	8006494 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006486:	2b00      	cmp	r3, #0
 8006488:	d104      	bne.n	8006494 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006490:	2b00      	cmp	r3, #0
 8006492:	d007      	beq.n	80064a4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80064a2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064aa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d113      	bne.n	80064e0 <I2C_ITError+0x254>
 80064b8:	7bfb      	ldrb	r3, [r7, #15]
 80064ba:	2b28      	cmp	r3, #40	; 0x28
 80064bc:	d110      	bne.n	80064e0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a0a      	ldr	r2, [pc, #40]	; (80064ec <I2C_ITError+0x260>)
 80064c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fe fedf 	bl	800529e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80064e0:	bf00      	nop
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	080065f5 	.word	0x080065f5
 80064ec:	ffff0000 	.word	0xffff0000

080064f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af02      	add	r7, sp, #8
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	607a      	str	r2, [r7, #4]
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	460b      	mov	r3, r1
 80064fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006504:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	2b08      	cmp	r3, #8
 800650a:	d006      	beq.n	800651a <I2C_MasterRequestWrite+0x2a>
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d003      	beq.n	800651a <I2C_MasterRequestWrite+0x2a>
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006518:	d108      	bne.n	800652c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	e00b      	b.n	8006544 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006530:	2b12      	cmp	r3, #18
 8006532:	d107      	bne.n	8006544 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006542:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 f8f7 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00d      	beq.n	8006578 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656a:	d103      	bne.n	8006574 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006572:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e035      	b.n	80065e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006580:	d108      	bne.n	8006594 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006582:	897b      	ldrh	r3, [r7, #10]
 8006584:	b2db      	uxtb	r3, r3
 8006586:	461a      	mov	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006590:	611a      	str	r2, [r3, #16]
 8006592:	e01b      	b.n	80065cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006594:	897b      	ldrh	r3, [r7, #10]
 8006596:	11db      	asrs	r3, r3, #7
 8006598:	b2db      	uxtb	r3, r3
 800659a:	f003 0306 	and.w	r3, r3, #6
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	f063 030f 	orn	r3, r3, #15
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	490e      	ldr	r1, [pc, #56]	; (80065ec <I2C_MasterRequestWrite+0xfc>)
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 f91d 	bl	80067f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e010      	b.n	80065e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80065c2:	897b      	ldrh	r3, [r7, #10]
 80065c4:	b2da      	uxtb	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	4907      	ldr	r1, [pc, #28]	; (80065f0 <I2C_MasterRequestWrite+0x100>)
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f000 f90d 	bl	80067f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3718      	adds	r7, #24
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	00010008 	.word	0x00010008
 80065f0:	00010002 	.word	0x00010002

080065f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006604:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800660c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800660e:	4b4b      	ldr	r3, [pc, #300]	; (800673c <I2C_DMAAbort+0x148>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	08db      	lsrs	r3, r3, #3
 8006614:	4a4a      	ldr	r2, [pc, #296]	; (8006740 <I2C_DMAAbort+0x14c>)
 8006616:	fba2 2303 	umull	r2, r3, r2, r3
 800661a:	0a1a      	lsrs	r2, r3, #8
 800661c:	4613      	mov	r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	4413      	add	r3, r2
 8006622:	00da      	lsls	r2, r3, #3
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d106      	bne.n	800663c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006632:	f043 0220 	orr.w	r2, r3, #32
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800663a:	e00a      	b.n	8006652 <I2C_DMAAbort+0x5e>
    }
    count--;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	3b01      	subs	r3, #1
 8006640:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800664c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006650:	d0ea      	beq.n	8006628 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800665e:	2200      	movs	r2, #0
 8006660:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006666:	2b00      	cmp	r3, #0
 8006668:	d003      	beq.n	8006672 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666e:	2200      	movs	r2, #0
 8006670:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006680:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	2200      	movs	r2, #0
 8006686:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668c:	2b00      	cmp	r3, #0
 800668e:	d003      	beq.n	8006698 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006694:	2200      	movs	r2, #0
 8006696:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a4:	2200      	movs	r2, #0
 80066a6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0201 	bic.w	r2, r2, #1
 80066b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	2b60      	cmp	r3, #96	; 0x60
 80066c2:	d10e      	bne.n	80066e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	2200      	movs	r2, #0
 80066d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80066da:	6978      	ldr	r0, [r7, #20]
 80066dc:	f7fe fe07 	bl	80052ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80066e0:	e027      	b.n	8006732 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80066e2:	7cfb      	ldrb	r3, [r7, #19]
 80066e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066e8:	2b28      	cmp	r3, #40	; 0x28
 80066ea:	d117      	bne.n	800671c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 0201 	orr.w	r2, r2, #1
 80066fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800670a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	2200      	movs	r2, #0
 8006710:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	2228      	movs	r2, #40	; 0x28
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800671a:	e007      	b.n	800672c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2220      	movs	r2, #32
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800672c:	6978      	ldr	r0, [r7, #20]
 800672e:	f7fe fdd4 	bl	80052da <HAL_I2C_ErrorCallback>
}
 8006732:	bf00      	nop
 8006734:	3718      	adds	r7, #24
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	20000008 	.word	0x20000008
 8006740:	14f8b589 	.word	0x14f8b589

08006744 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	4613      	mov	r3, r2
 8006752:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006754:	e025      	b.n	80067a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800675c:	d021      	beq.n	80067a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800675e:	f7fc fecf 	bl	8003500 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d302      	bcc.n	8006774 <I2C_WaitOnFlagUntilTimeout+0x30>
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d116      	bne.n	80067a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2220      	movs	r2, #32
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f043 0220 	orr.w	r2, r3, #32
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e023      	b.n	80067ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	0c1b      	lsrs	r3, r3, #16
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d10d      	bne.n	80067c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	43da      	mvns	r2, r3
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	4013      	ands	r3, r2
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	bf0c      	ite	eq
 80067be:	2301      	moveq	r3, #1
 80067c0:	2300      	movne	r3, #0
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	461a      	mov	r2, r3
 80067c6:	e00c      	b.n	80067e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	43da      	mvns	r2, r3
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	4013      	ands	r3, r2
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	bf0c      	ite	eq
 80067da:	2301      	moveq	r3, #1
 80067dc:	2300      	movne	r3, #0
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	461a      	mov	r2, r3
 80067e2:	79fb      	ldrb	r3, [r7, #7]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d0b6      	beq.n	8006756 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b084      	sub	sp, #16
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	60f8      	str	r0, [r7, #12]
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	607a      	str	r2, [r7, #4]
 80067fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006800:	e051      	b.n	80068a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	695b      	ldr	r3, [r3, #20]
 8006808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800680c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006810:	d123      	bne.n	800685a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006820:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800682a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2220      	movs	r2, #32
 8006836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006846:	f043 0204 	orr.w	r2, r3, #4
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e046      	b.n	80068e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006860:	d021      	beq.n	80068a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006862:	f7fc fe4d 	bl	8003500 <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	429a      	cmp	r2, r3
 8006870:	d302      	bcc.n	8006878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d116      	bne.n	80068a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2220      	movs	r2, #32
 8006882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006892:	f043 0220 	orr.w	r2, r3, #32
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e020      	b.n	80068e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	0c1b      	lsrs	r3, r3, #16
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d10c      	bne.n	80068ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	43da      	mvns	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	4013      	ands	r3, r2
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	bf14      	ite	ne
 80068c2:	2301      	movne	r3, #1
 80068c4:	2300      	moveq	r3, #0
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	e00b      	b.n	80068e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	43da      	mvns	r2, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	4013      	ands	r3, r2
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bf14      	ite	ne
 80068dc:	2301      	movne	r3, #1
 80068de:	2300      	moveq	r3, #0
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d18d      	bne.n	8006802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068fc:	e02d      	b.n	800695a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 f8aa 	bl	8006a58 <I2C_IsAcknowledgeFailed>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d001      	beq.n	800690e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e02d      	b.n	800696a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006914:	d021      	beq.n	800695a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006916:	f7fc fdf3 	bl	8003500 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	429a      	cmp	r2, r3
 8006924:	d302      	bcc.n	800692c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d116      	bne.n	800695a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006946:	f043 0220 	orr.w	r2, r3, #32
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e007      	b.n	800696a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	695b      	ldr	r3, [r3, #20]
 8006960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006964:	2b80      	cmp	r3, #128	; 0x80
 8006966:	d1ca      	bne.n	80068fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3710      	adds	r7, #16
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b084      	sub	sp, #16
 8006976:	af00      	add	r7, sp, #0
 8006978:	60f8      	str	r0, [r7, #12]
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800697e:	e02d      	b.n	80069dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f000 f869 	bl	8006a58 <I2C_IsAcknowledgeFailed>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d001      	beq.n	8006990 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e02d      	b.n	80069ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006996:	d021      	beq.n	80069dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006998:	f7fc fdb2 	bl	8003500 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d302      	bcc.n	80069ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d116      	bne.n	80069dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2220      	movs	r2, #32
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c8:	f043 0220 	orr.w	r2, r3, #32
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e007      	b.n	80069ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b04      	cmp	r3, #4
 80069e8:	d1ca      	bne.n	8006980 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006a00:	4b13      	ldr	r3, [pc, #76]	; (8006a50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	08db      	lsrs	r3, r3, #3
 8006a06:	4a13      	ldr	r2, [pc, #76]	; (8006a54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006a08:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0c:	0a1a      	lsrs	r2, r3, #8
 8006a0e:	4613      	mov	r3, r2
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	4413      	add	r3, r2
 8006a14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d107      	bne.n	8006a32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a26:	f043 0220 	orr.w	r2, r3, #32
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e008      	b.n	8006a44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a40:	d0e9      	beq.n	8006a16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr
 8006a50:	20000008 	.word	0x20000008
 8006a54:	14f8b589 	.word	0x14f8b589

08006a58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a6e:	d11b      	bne.n	8006aa8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a94:	f043 0204 	orr.w	r2, r3, #4
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e000      	b.n	8006aaa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	370c      	adds	r7, #12
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b083      	sub	sp, #12
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006ac6:	d103      	bne.n	8006ad0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006ace:	e007      	b.n	8006ae0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ad8:	d102      	bne.n	8006ae0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2208      	movs	r2, #8
 8006ade:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006ae0:	bf00      	nop
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aee:	b08f      	sub	sp, #60	; 0x3c
 8006af0:	af0a      	add	r7, sp, #40	; 0x28
 8006af2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e10f      	b.n	8006d1e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d106      	bne.n	8006b1e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f007 fd07 	bl	800e52c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2203      	movs	r2, #3
 8006b22:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d102      	bne.n	8006b38 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f003 ffee 	bl	800ab1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	603b      	str	r3, [r7, #0]
 8006b48:	687e      	ldr	r6, [r7, #4]
 8006b4a:	466d      	mov	r5, sp
 8006b4c:	f106 0410 	add.w	r4, r6, #16
 8006b50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006b5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8006b60:	1d33      	adds	r3, r6, #4
 8006b62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b64:	6838      	ldr	r0, [r7, #0]
 8006b66:	f003 fec5 	bl	800a8f4 <USB_CoreInit>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e0d0      	b.n	8006d1e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2100      	movs	r1, #0
 8006b82:	4618      	mov	r0, r3
 8006b84:	f003 ffdc 	bl	800ab40 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b88:	2300      	movs	r3, #0
 8006b8a:	73fb      	strb	r3, [r7, #15]
 8006b8c:	e04a      	b.n	8006c24 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006b8e:	7bfa      	ldrb	r2, [r7, #15]
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	00db      	lsls	r3, r3, #3
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	440b      	add	r3, r1
 8006b9c:	333d      	adds	r3, #61	; 0x3d
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ba2:	7bfa      	ldrb	r2, [r7, #15]
 8006ba4:	6879      	ldr	r1, [r7, #4]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	00db      	lsls	r3, r3, #3
 8006baa:	4413      	add	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	440b      	add	r3, r1
 8006bb0:	333c      	adds	r3, #60	; 0x3c
 8006bb2:	7bfa      	ldrb	r2, [r7, #15]
 8006bb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006bb6:	7bfa      	ldrb	r2, [r7, #15]
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
 8006bba:	b298      	uxth	r0, r3
 8006bbc:	6879      	ldr	r1, [r7, #4]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	00db      	lsls	r3, r3, #3
 8006bc2:	4413      	add	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	440b      	add	r3, r1
 8006bc8:	3344      	adds	r3, #68	; 0x44
 8006bca:	4602      	mov	r2, r0
 8006bcc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006bce:	7bfa      	ldrb	r2, [r7, #15]
 8006bd0:	6879      	ldr	r1, [r7, #4]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	00db      	lsls	r3, r3, #3
 8006bd6:	4413      	add	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	440b      	add	r3, r1
 8006bdc:	3340      	adds	r3, #64	; 0x40
 8006bde:	2200      	movs	r2, #0
 8006be0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006be2:	7bfa      	ldrb	r2, [r7, #15]
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	4613      	mov	r3, r2
 8006be8:	00db      	lsls	r3, r3, #3
 8006bea:	4413      	add	r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	440b      	add	r3, r1
 8006bf0:	3348      	adds	r3, #72	; 0x48
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006bf6:	7bfa      	ldrb	r2, [r7, #15]
 8006bf8:	6879      	ldr	r1, [r7, #4]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	00db      	lsls	r3, r3, #3
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	440b      	add	r3, r1
 8006c04:	334c      	adds	r3, #76	; 0x4c
 8006c06:	2200      	movs	r2, #0
 8006c08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006c0a:	7bfa      	ldrb	r2, [r7, #15]
 8006c0c:	6879      	ldr	r1, [r7, #4]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	00db      	lsls	r3, r3, #3
 8006c12:	4413      	add	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	440b      	add	r3, r1
 8006c18:	3354      	adds	r3, #84	; 0x54
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	3301      	adds	r3, #1
 8006c22:	73fb      	strb	r3, [r7, #15]
 8006c24:	7bfa      	ldrb	r2, [r7, #15]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d3af      	bcc.n	8006b8e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c2e:	2300      	movs	r3, #0
 8006c30:	73fb      	strb	r3, [r7, #15]
 8006c32:	e044      	b.n	8006cbe <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006c34:	7bfa      	ldrb	r2, [r7, #15]
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	440b      	add	r3, r1
 8006c42:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8006c46:	2200      	movs	r2, #0
 8006c48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006c4a:	7bfa      	ldrb	r2, [r7, #15]
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	00db      	lsls	r3, r3, #3
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	440b      	add	r3, r1
 8006c58:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8006c5c:	7bfa      	ldrb	r2, [r7, #15]
 8006c5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006c60:	7bfa      	ldrb	r2, [r7, #15]
 8006c62:	6879      	ldr	r1, [r7, #4]
 8006c64:	4613      	mov	r3, r2
 8006c66:	00db      	lsls	r3, r3, #3
 8006c68:	4413      	add	r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	440b      	add	r3, r1
 8006c6e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c72:	2200      	movs	r2, #0
 8006c74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006c76:	7bfa      	ldrb	r2, [r7, #15]
 8006c78:	6879      	ldr	r1, [r7, #4]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	4413      	add	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	440b      	add	r3, r1
 8006c84:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006c8c:	7bfa      	ldrb	r2, [r7, #15]
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	4613      	mov	r3, r2
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	4413      	add	r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	440b      	add	r3, r1
 8006c9a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006ca2:	7bfa      	ldrb	r2, [r7, #15]
 8006ca4:	6879      	ldr	r1, [r7, #4]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	00db      	lsls	r3, r3, #3
 8006caa:	4413      	add	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	440b      	add	r3, r1
 8006cb0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cb8:	7bfb      	ldrb	r3, [r7, #15]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	73fb      	strb	r3, [r7, #15]
 8006cbe:	7bfa      	ldrb	r2, [r7, #15]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d3b5      	bcc.n	8006c34 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	603b      	str	r3, [r7, #0]
 8006cce:	687e      	ldr	r6, [r7, #4]
 8006cd0:	466d      	mov	r5, sp
 8006cd2:	f106 0410 	add.w	r4, r6, #16
 8006cd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006cd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006cda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006cdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006cde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006ce2:	e885 0003 	stmia.w	r5, {r0, r1}
 8006ce6:	1d33      	adds	r3, r6, #4
 8006ce8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006cea:	6838      	ldr	r0, [r7, #0]
 8006cec:	f003 ff74 	bl	800abd8 <USB_DevInit>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d005      	beq.n	8006d02 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e00d      	b.n	8006d1e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4618      	mov	r0, r3
 8006d18:	f005 f8c3 	bl	800bea2 <USB_DevDisconnect>

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d26 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006d26:	b580      	push	{r7, lr}
 8006d28:	b084      	sub	sp, #16
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d101      	bne.n	8006d42 <HAL_PCD_Start+0x1c>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e020      	b.n	8006d84 <HAL_PCD_Start+0x5e>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d109      	bne.n	8006d66 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d005      	beq.n	8006d66 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f003 fec6 	bl	800aafc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f005 f873 	bl	800be60 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006d8c:	b590      	push	{r4, r7, lr}
 8006d8e:	b08d      	sub	sp, #52	; 0x34
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f005 f931 	bl	800c00a <USB_GetMode>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f040 848a 	bne.w	80076c4 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f005 f895 	bl	800bee4 <USB_ReadInterrupts>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 8480 	beq.w	80076c2 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	0a1b      	lsrs	r3, r3, #8
 8006dcc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f005 f882 	bl	800bee4 <USB_ReadInterrupts>
 8006de0:	4603      	mov	r3, r0
 8006de2:	f003 0302 	and.w	r3, r3, #2
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d107      	bne.n	8006dfa <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	695a      	ldr	r2, [r3, #20]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f002 0202 	and.w	r2, r2, #2
 8006df8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f005 f870 	bl	800bee4 <USB_ReadInterrupts>
 8006e04:	4603      	mov	r3, r0
 8006e06:	f003 0310 	and.w	r3, r3, #16
 8006e0a:	2b10      	cmp	r3, #16
 8006e0c:	d161      	bne.n	8006ed2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	699a      	ldr	r2, [r3, #24]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0210 	bic.w	r2, r2, #16
 8006e1c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	f003 020f 	and.w	r2, r3, #15
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	00db      	lsls	r3, r3, #3
 8006e2e:	4413      	add	r3, r2
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	4413      	add	r3, r2
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	0c5b      	lsrs	r3, r3, #17
 8006e42:	f003 030f 	and.w	r3, r3, #15
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d124      	bne.n	8006e94 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006e4a:	69ba      	ldr	r2, [r7, #24]
 8006e4c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006e50:	4013      	ands	r3, r2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d035      	beq.n	8006ec2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	091b      	lsrs	r3, r3, #4
 8006e5e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006e60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	461a      	mov	r2, r3
 8006e68:	6a38      	ldr	r0, [r7, #32]
 8006e6a:	f004 fea7 	bl	800bbbc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	691a      	ldr	r2, [r3, #16]
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	091b      	lsrs	r3, r3, #4
 8006e76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e7a:	441a      	add	r2, r3
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	6a1a      	ldr	r2, [r3, #32]
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	091b      	lsrs	r3, r3, #4
 8006e88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e8c:	441a      	add	r2, r3
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	621a      	str	r2, [r3, #32]
 8006e92:	e016      	b.n	8006ec2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	0c5b      	lsrs	r3, r3, #17
 8006e98:	f003 030f 	and.w	r3, r3, #15
 8006e9c:	2b06      	cmp	r3, #6
 8006e9e:	d110      	bne.n	8006ec2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006ea6:	2208      	movs	r2, #8
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	6a38      	ldr	r0, [r7, #32]
 8006eac:	f004 fe86 	bl	800bbbc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	6a1a      	ldr	r2, [r3, #32]
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	091b      	lsrs	r3, r3, #4
 8006eb8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ebc:	441a      	add	r2, r3
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	699a      	ldr	r2, [r3, #24]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0210 	orr.w	r2, r2, #16
 8006ed0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f005 f804 	bl	800bee4 <USB_ReadInterrupts>
 8006edc:	4603      	mov	r3, r0
 8006ede:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ee2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ee6:	f040 80a7 	bne.w	8007038 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f005 f809 	bl	800bf0a <USB_ReadDevAllOutEpInterrupt>
 8006ef8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006efa:	e099      	b.n	8007030 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 808e 	beq.w	8007024 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0e:	b2d2      	uxtb	r2, r2
 8006f10:	4611      	mov	r1, r2
 8006f12:	4618      	mov	r0, r3
 8006f14:	f005 f82d 	bl	800bf72 <USB_ReadDevOutEPInterrupt>
 8006f18:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00c      	beq.n	8006f3e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f30:	461a      	mov	r2, r3
 8006f32:	2301      	movs	r3, #1
 8006f34:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006f36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 fec3 	bl	8007cc4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f003 0308 	and.w	r3, r3, #8
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00c      	beq.n	8006f62 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f54:	461a      	mov	r2, r3
 8006f56:	2308      	movs	r3, #8
 8006f58:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006f5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 ff99 	bl	8007e94 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f003 0310 	and.w	r3, r3, #16
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d008      	beq.n	8006f7e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f78:	461a      	mov	r2, r3
 8006f7a:	2310      	movs	r3, #16
 8006f7c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d030      	beq.n	8006fea <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f90:	2b80      	cmp	r3, #128	; 0x80
 8006f92:	d109      	bne.n	8006fa8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	69fa      	ldr	r2, [r7, #28]
 8006f9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006fa6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006faa:	4613      	mov	r3, r2
 8006fac:	00db      	lsls	r3, r3, #3
 8006fae:	4413      	add	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	4413      	add	r3, r2
 8006fba:	3304      	adds	r3, #4
 8006fbc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	78db      	ldrb	r3, [r3, #3]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d108      	bne.n	8006fd8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f007 fbb0 	bl	800e738 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f003 0320 	and.w	r3, r3, #32
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007000:	461a      	mov	r2, r3
 8007002:	2320      	movs	r3, #32
 8007004:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800701c:	461a      	mov	r2, r3
 800701e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007022:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007026:	3301      	adds	r3, #1
 8007028:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800702a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800702c:	085b      	lsrs	r3, r3, #1
 800702e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007032:	2b00      	cmp	r3, #0
 8007034:	f47f af62 	bne.w	8006efc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4618      	mov	r0, r3
 800703e:	f004 ff51 	bl	800bee4 <USB_ReadInterrupts>
 8007042:	4603      	mov	r3, r0
 8007044:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007048:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800704c:	f040 80db 	bne.w	8007206 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f004 ff72 	bl	800bf3e <USB_ReadDevAllInEpInterrupt>
 800705a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800705c:	2300      	movs	r3, #0
 800705e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007060:	e0cd      	b.n	80071fe <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 80c2 	beq.w	80071f2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007074:	b2d2      	uxtb	r2, r2
 8007076:	4611      	mov	r1, r2
 8007078:	4618      	mov	r0, r3
 800707a:	f004 ff98 	bl	800bfae <USB_ReadDevInEPInterrupt>
 800707e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d057      	beq.n	800713a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	f003 030f 	and.w	r3, r3, #15
 8007090:	2201      	movs	r2, #1
 8007092:	fa02 f303 	lsl.w	r3, r2, r3
 8007096:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800709e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	43db      	mvns	r3, r3
 80070a4:	69f9      	ldr	r1, [r7, #28]
 80070a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070aa:	4013      	ands	r3, r2
 80070ac:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80070ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b0:	015a      	lsls	r2, r3, #5
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	4413      	add	r3, r2
 80070b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ba:	461a      	mov	r2, r3
 80070bc:	2301      	movs	r3, #1
 80070be:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d132      	bne.n	800712e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80070c8:	6879      	ldr	r1, [r7, #4]
 80070ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070cc:	4613      	mov	r3, r2
 80070ce:	00db      	lsls	r3, r3, #3
 80070d0:	4413      	add	r3, r2
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	440b      	add	r3, r1
 80070d6:	334c      	adds	r3, #76	; 0x4c
 80070d8:	6819      	ldr	r1, [r3, #0]
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070de:	4613      	mov	r3, r2
 80070e0:	00db      	lsls	r3, r3, #3
 80070e2:	4413      	add	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4403      	add	r3, r0
 80070e8:	3348      	adds	r3, #72	; 0x48
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4419      	add	r1, r3
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070f2:	4613      	mov	r3, r2
 80070f4:	00db      	lsls	r3, r3, #3
 80070f6:	4413      	add	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4403      	add	r3, r0
 80070fc:	334c      	adds	r3, #76	; 0x4c
 80070fe:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007102:	2b00      	cmp	r3, #0
 8007104:	d113      	bne.n	800712e <HAL_PCD_IRQHandler+0x3a2>
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800710a:	4613      	mov	r3, r2
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	4413      	add	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	440b      	add	r3, r1
 8007114:	3354      	adds	r3, #84	; 0x54
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d108      	bne.n	800712e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007126:	461a      	mov	r2, r3
 8007128:	2101      	movs	r1, #1
 800712a:	f004 ff9f 	bl	800c06c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800712e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007130:	b2db      	uxtb	r3, r3
 8007132:	4619      	mov	r1, r3
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f007 fa7a 	bl	800e62e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	f003 0308 	and.w	r3, r3, #8
 8007140:	2b00      	cmp	r3, #0
 8007142:	d008      	beq.n	8007156 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	4413      	add	r3, r2
 800714c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007150:	461a      	mov	r2, r3
 8007152:	2308      	movs	r3, #8
 8007154:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	d008      	beq.n	8007172 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	4413      	add	r3, r2
 8007168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800716c:	461a      	mov	r2, r3
 800716e:	2310      	movs	r3, #16
 8007170:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007178:	2b00      	cmp	r3, #0
 800717a:	d008      	beq.n	800718e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	015a      	lsls	r2, r3, #5
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	4413      	add	r3, r2
 8007184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007188:	461a      	mov	r2, r3
 800718a:	2340      	movs	r3, #64	; 0x40
 800718c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d023      	beq.n	80071e0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007198:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800719a:	6a38      	ldr	r0, [r7, #32]
 800719c:	f003 fe80 	bl	800aea0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80071a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071a2:	4613      	mov	r3, r2
 80071a4:	00db      	lsls	r3, r3, #3
 80071a6:	4413      	add	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	3338      	adds	r3, #56	; 0x38
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	4413      	add	r3, r2
 80071b0:	3304      	adds	r3, #4
 80071b2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	78db      	ldrb	r3, [r3, #3]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d108      	bne.n	80071ce <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	2200      	movs	r2, #0
 80071c0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80071c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	4619      	mov	r1, r3
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f007 fac7 	bl	800e75c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	015a      	lsls	r2, r3, #5
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	4413      	add	r3, r2
 80071d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071da:	461a      	mov	r2, r3
 80071dc:	2302      	movs	r3, #2
 80071de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80071ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 fcdb 	bl	8007ba8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80071f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f4:	3301      	adds	r3, #1
 80071f6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80071f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fa:	085b      	lsrs	r3, r3, #1
 80071fc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80071fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007200:	2b00      	cmp	r3, #0
 8007202:	f47f af2e 	bne.w	8007062 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4618      	mov	r0, r3
 800720c:	f004 fe6a 	bl	800bee4 <USB_ReadInterrupts>
 8007210:	4603      	mov	r3, r0
 8007212:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007216:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800721a:	d122      	bne.n	8007262 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	69fa      	ldr	r2, [r7, #28]
 8007226:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800722a:	f023 0301 	bic.w	r3, r3, #1
 800722e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8007236:	2b01      	cmp	r3, #1
 8007238:	d108      	bne.n	800724c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007242:	2100      	movs	r1, #0
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 fec3 	bl	8007fd0 <HAL_PCDEx_LPM_Callback>
 800724a:	e002      	b.n	8007252 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f007 fa65 	bl	800e71c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695a      	ldr	r2, [r3, #20]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007260:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4618      	mov	r0, r3
 8007268:	f004 fe3c 	bl	800bee4 <USB_ReadInterrupts>
 800726c:	4603      	mov	r3, r0
 800726e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007272:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007276:	d112      	bne.n	800729e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b01      	cmp	r3, #1
 8007286:	d102      	bne.n	800728e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f007 fa21 	bl	800e6d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	695a      	ldr	r2, [r3, #20]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800729c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f004 fe1e 	bl	800bee4 <USB_ReadInterrupts>
 80072a8:	4603      	mov	r3, r0
 80072aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072b2:	f040 80b7 	bne.w	8007424 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	69fa      	ldr	r2, [r7, #28]
 80072c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072c4:	f023 0301 	bic.w	r3, r3, #1
 80072c8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2110      	movs	r1, #16
 80072d0:	4618      	mov	r0, r3
 80072d2:	f003 fde5 	bl	800aea0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072d6:	2300      	movs	r3, #0
 80072d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072da:	e046      	b.n	800736a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80072dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e8:	461a      	mov	r2, r3
 80072ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072ee:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80072f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007300:	0151      	lsls	r1, r2, #5
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	440a      	add	r2, r1
 8007306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800730a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800730e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	4413      	add	r3, r2
 8007318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731c:	461a      	mov	r2, r3
 800731e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007322:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007326:	015a      	lsls	r2, r3, #5
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	4413      	add	r3, r2
 800732c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007334:	0151      	lsls	r1, r2, #5
 8007336:	69fa      	ldr	r2, [r7, #28]
 8007338:	440a      	add	r2, r1
 800733a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800733e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007342:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007354:	0151      	lsls	r1, r2, #5
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	440a      	add	r2, r1
 800735a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800735e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007362:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007366:	3301      	adds	r3, #1
 8007368:	62fb      	str	r3, [r7, #44]	; 0x2c
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007370:	429a      	cmp	r2, r3
 8007372:	d3b3      	bcc.n	80072dc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800737a:	69db      	ldr	r3, [r3, #28]
 800737c:	69fa      	ldr	r2, [r7, #28]
 800737e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007382:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007386:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800738c:	2b00      	cmp	r3, #0
 800738e:	d016      	beq.n	80073be <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800739a:	69fa      	ldr	r2, [r7, #28]
 800739c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073a0:	f043 030b 	orr.w	r3, r3, #11
 80073a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073b0:	69fa      	ldr	r2, [r7, #28]
 80073b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073b6:	f043 030b 	orr.w	r3, r3, #11
 80073ba:	6453      	str	r3, [r2, #68]	; 0x44
 80073bc:	e015      	b.n	80073ea <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80073d0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80073d4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	69fa      	ldr	r2, [r7, #28]
 80073e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073e4:	f043 030b 	orr.w	r3, r3, #11
 80073e8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	69fa      	ldr	r2, [r7, #28]
 80073f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073f8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80073fc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800740e:	461a      	mov	r2, r3
 8007410:	f004 fe2c 	bl	800c06c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	695a      	ldr	r2, [r3, #20]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007422:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4618      	mov	r0, r3
 800742a:	f004 fd5b 	bl	800bee4 <USB_ReadInterrupts>
 800742e:	4603      	mov	r3, r0
 8007430:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007438:	d124      	bne.n	8007484 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f004 fdf1 	bl	800c026 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4618      	mov	r0, r3
 800744a:	f003 fda6 	bl	800af9a <USB_GetDevSpeed>
 800744e:	4603      	mov	r3, r0
 8007450:	461a      	mov	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681c      	ldr	r4, [r3, #0]
 800745a:	f001 f9e9 	bl	8008830 <HAL_RCC_GetHCLKFreq>
 800745e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007464:	b2db      	uxtb	r3, r3
 8007466:	461a      	mov	r2, r3
 8007468:	4620      	mov	r0, r4
 800746a:	f003 faa5 	bl	800a9b8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f007 f905 	bl	800e67e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	695a      	ldr	r2, [r3, #20]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007482:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4618      	mov	r0, r3
 800748a:	f004 fd2b 	bl	800bee4 <USB_ReadInterrupts>
 800748e:	4603      	mov	r3, r0
 8007490:	f003 0308 	and.w	r3, r3, #8
 8007494:	2b08      	cmp	r3, #8
 8007496:	d10a      	bne.n	80074ae <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f007 f8e2 	bl	800e662 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	695a      	ldr	r2, [r3, #20]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f002 0208 	and.w	r2, r2, #8
 80074ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f004 fd16 	bl	800bee4 <USB_ReadInterrupts>
 80074b8:	4603      	mov	r3, r0
 80074ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074be:	2b80      	cmp	r3, #128	; 0x80
 80074c0:	d122      	bne.n	8007508 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074ca:	6a3b      	ldr	r3, [r7, #32]
 80074cc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074ce:	2301      	movs	r3, #1
 80074d0:	627b      	str	r3, [r7, #36]	; 0x24
 80074d2:	e014      	b.n	80074fe <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80074d4:	6879      	ldr	r1, [r7, #4]
 80074d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074d8:	4613      	mov	r3, r2
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	4413      	add	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	440b      	add	r3, r1
 80074e2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d105      	bne.n	80074f8 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 fb27 	bl	8007b46 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fa:	3301      	adds	r3, #1
 80074fc:	627b      	str	r3, [r7, #36]	; 0x24
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007504:	429a      	cmp	r2, r3
 8007506:	d3e5      	bcc.n	80074d4 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4618      	mov	r0, r3
 800750e:	f004 fce9 	bl	800bee4 <USB_ReadInterrupts>
 8007512:	4603      	mov	r3, r0
 8007514:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007518:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800751c:	d13b      	bne.n	8007596 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800751e:	2301      	movs	r3, #1
 8007520:	627b      	str	r3, [r7, #36]	; 0x24
 8007522:	e02b      	b.n	800757c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	015a      	lsls	r2, r3, #5
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	4413      	add	r3, r2
 800752c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007534:	6879      	ldr	r1, [r7, #4]
 8007536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007538:	4613      	mov	r3, r2
 800753a:	00db      	lsls	r3, r3, #3
 800753c:	4413      	add	r3, r2
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	440b      	add	r3, r1
 8007542:	3340      	adds	r3, #64	; 0x40
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	2b01      	cmp	r3, #1
 8007548:	d115      	bne.n	8007576 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800754a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800754c:	2b00      	cmp	r3, #0
 800754e:	da12      	bge.n	8007576 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007550:	6879      	ldr	r1, [r7, #4]
 8007552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007554:	4613      	mov	r3, r2
 8007556:	00db      	lsls	r3, r3, #3
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	440b      	add	r3, r1
 800755e:	333f      	adds	r3, #63	; 0x3f
 8007560:	2201      	movs	r2, #1
 8007562:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007566:	b2db      	uxtb	r3, r3
 8007568:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800756c:	b2db      	uxtb	r3, r3
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 fae8 	bl	8007b46 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	3301      	adds	r3, #1
 800757a:	627b      	str	r3, [r7, #36]	; 0x24
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007582:	429a      	cmp	r2, r3
 8007584:	d3ce      	bcc.n	8007524 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	695a      	ldr	r2, [r3, #20]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007594:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f004 fca2 	bl	800bee4 <USB_ReadInterrupts>
 80075a0:	4603      	mov	r3, r0
 80075a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075aa:	d155      	bne.n	8007658 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80075ac:	2301      	movs	r3, #1
 80075ae:	627b      	str	r3, [r7, #36]	; 0x24
 80075b0:	e045      	b.n	800763e <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80075c2:	6879      	ldr	r1, [r7, #4]
 80075c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075c6:	4613      	mov	r3, r2
 80075c8:	00db      	lsls	r3, r3, #3
 80075ca:	4413      	add	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	440b      	add	r3, r1
 80075d0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d12e      	bne.n	8007638 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80075da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80075dc:	2b00      	cmp	r3, #0
 80075de:	da2b      	bge.n	8007638 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80075ec:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d121      	bne.n	8007638 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80075f4:	6879      	ldr	r1, [r7, #4]
 80075f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075f8:	4613      	mov	r3, r2
 80075fa:	00db      	lsls	r3, r3, #3
 80075fc:	4413      	add	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	440b      	add	r3, r1
 8007602:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007606:	2201      	movs	r2, #1
 8007608:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	695b      	ldr	r3, [r3, #20]
 800761a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10a      	bne.n	8007638 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	69fa      	ldr	r2, [r7, #28]
 800762c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007630:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007634:	6053      	str	r3, [r2, #4]
            break;
 8007636:	e007      	b.n	8007648 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763a:	3301      	adds	r3, #1
 800763c:	627b      	str	r3, [r7, #36]	; 0x24
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007644:	429a      	cmp	r2, r3
 8007646:	d3b4      	bcc.n	80075b2 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	695a      	ldr	r2, [r3, #20]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007656:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4618      	mov	r0, r3
 800765e:	f004 fc41 	bl	800bee4 <USB_ReadInterrupts>
 8007662:	4603      	mov	r3, r0
 8007664:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800766c:	d10a      	bne.n	8007684 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f007 f886 	bl	800e780 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	695a      	ldr	r2, [r3, #20]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007682:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4618      	mov	r0, r3
 800768a:	f004 fc2b 	bl	800bee4 <USB_ReadInterrupts>
 800768e:	4603      	mov	r3, r0
 8007690:	f003 0304 	and.w	r3, r3, #4
 8007694:	2b04      	cmp	r3, #4
 8007696:	d115      	bne.n	80076c4 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	f003 0304 	and.w	r3, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d002      	beq.n	80076b0 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f007 f876 	bl	800e79c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6859      	ldr	r1, [r3, #4]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	69ba      	ldr	r2, [r7, #24]
 80076bc:	430a      	orrs	r2, r1
 80076be:	605a      	str	r2, [r3, #4]
 80076c0:	e000      	b.n	80076c4 <HAL_PCD_IRQHandler+0x938>
      return;
 80076c2:	bf00      	nop
    }
  }
}
 80076c4:	3734      	adds	r7, #52	; 0x34
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd90      	pop	{r4, r7, pc}

080076ca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b082      	sub	sp, #8
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
 80076d2:	460b      	mov	r3, r1
 80076d4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d101      	bne.n	80076e4 <HAL_PCD_SetAddress+0x1a>
 80076e0:	2302      	movs	r3, #2
 80076e2:	e013      	b.n	800770c <HAL_PCD_SetAddress+0x42>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	78fa      	ldrb	r2, [r7, #3]
 80076f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	78fa      	ldrb	r2, [r7, #3]
 80076fa:	4611      	mov	r1, r2
 80076fc:	4618      	mov	r0, r3
 80076fe:	f004 fb89 	bl	800be14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	4608      	mov	r0, r1
 800771e:	4611      	mov	r1, r2
 8007720:	461a      	mov	r2, r3
 8007722:	4603      	mov	r3, r0
 8007724:	70fb      	strb	r3, [r7, #3]
 8007726:	460b      	mov	r3, r1
 8007728:	803b      	strh	r3, [r7, #0]
 800772a:	4613      	mov	r3, r2
 800772c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800772e:	2300      	movs	r3, #0
 8007730:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007732:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007736:	2b00      	cmp	r3, #0
 8007738:	da0f      	bge.n	800775a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	f003 020f 	and.w	r2, r3, #15
 8007740:	4613      	mov	r3, r2
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	4413      	add	r3, r2
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	3338      	adds	r3, #56	; 0x38
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	4413      	add	r3, r2
 800774e:	3304      	adds	r3, #4
 8007750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2201      	movs	r2, #1
 8007756:	705a      	strb	r2, [r3, #1]
 8007758:	e00f      	b.n	800777a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800775a:	78fb      	ldrb	r3, [r7, #3]
 800775c:	f003 020f 	and.w	r2, r3, #15
 8007760:	4613      	mov	r3, r2
 8007762:	00db      	lsls	r3, r3, #3
 8007764:	4413      	add	r3, r2
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	4413      	add	r3, r2
 8007770:	3304      	adds	r3, #4
 8007772:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2200      	movs	r2, #0
 8007778:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800777a:	78fb      	ldrb	r3, [r7, #3]
 800777c:	f003 030f 	and.w	r3, r3, #15
 8007780:	b2da      	uxtb	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007786:	883a      	ldrh	r2, [r7, #0]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	78ba      	ldrb	r2, [r7, #2]
 8007790:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	785b      	ldrb	r3, [r3, #1]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d004      	beq.n	80077a4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	b29a      	uxth	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80077a4:	78bb      	ldrb	r3, [r7, #2]
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d102      	bne.n	80077b0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d101      	bne.n	80077be <HAL_PCD_EP_Open+0xaa>
 80077ba:	2302      	movs	r3, #2
 80077bc:	e00e      	b.n	80077dc <HAL_PCD_EP_Open+0xc8>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68f9      	ldr	r1, [r7, #12]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f003 fc09 	bl	800afe4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80077da:	7afb      	ldrb	r3, [r7, #11]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	460b      	mov	r3, r1
 80077ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80077f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	da0f      	bge.n	8007818 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077f8:	78fb      	ldrb	r3, [r7, #3]
 80077fa:	f003 020f 	and.w	r2, r3, #15
 80077fe:	4613      	mov	r3, r2
 8007800:	00db      	lsls	r3, r3, #3
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	3338      	adds	r3, #56	; 0x38
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	4413      	add	r3, r2
 800780c:	3304      	adds	r3, #4
 800780e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2201      	movs	r2, #1
 8007814:	705a      	strb	r2, [r3, #1]
 8007816:	e00f      	b.n	8007838 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007818:	78fb      	ldrb	r3, [r7, #3]
 800781a:	f003 020f 	and.w	r2, r3, #15
 800781e:	4613      	mov	r3, r2
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	4413      	add	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	4413      	add	r3, r2
 800782e:	3304      	adds	r3, #4
 8007830:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007838:	78fb      	ldrb	r3, [r7, #3]
 800783a:	f003 030f 	and.w	r3, r3, #15
 800783e:	b2da      	uxtb	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_PCD_EP_Close+0x6e>
 800784e:	2302      	movs	r3, #2
 8007850:	e00e      	b.n	8007870 <HAL_PCD_EP_Close+0x8c>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68f9      	ldr	r1, [r7, #12]
 8007860:	4618      	mov	r0, r3
 8007862:	f003 fc47 	bl	800b0f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	607a      	str	r2, [r7, #4]
 8007882:	603b      	str	r3, [r7, #0]
 8007884:	460b      	mov	r3, r1
 8007886:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007888:	7afb      	ldrb	r3, [r7, #11]
 800788a:	f003 020f 	and.w	r2, r3, #15
 800788e:	4613      	mov	r3, r2
 8007890:	00db      	lsls	r3, r3, #3
 8007892:	4413      	add	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	4413      	add	r3, r2
 800789e:	3304      	adds	r3, #4
 80078a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	2200      	movs	r2, #0
 80078b2:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	2200      	movs	r2, #0
 80078b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80078ba:	7afb      	ldrb	r3, [r7, #11]
 80078bc:	f003 030f 	and.w	r3, r3, #15
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d102      	bne.n	80078d4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80078d4:	7afb      	ldrb	r3, [r7, #11]
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d109      	bne.n	80078f2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6818      	ldr	r0, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	461a      	mov	r2, r3
 80078ea:	6979      	ldr	r1, [r7, #20]
 80078ec:	f003 ff26 	bl	800b73c <USB_EP0StartXfer>
 80078f0:	e008      	b.n	8007904 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6818      	ldr	r0, [r3, #0]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	6979      	ldr	r1, [r7, #20]
 8007900:	f003 fcd4 	bl	800b2ac <USB_EPStartXfer>
  }

  return HAL_OK;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}

0800790e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800790e:	b480      	push	{r7}
 8007910:	b083      	sub	sp, #12
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	460b      	mov	r3, r1
 8007918:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800791a:	78fb      	ldrb	r3, [r7, #3]
 800791c:	f003 020f 	and.w	r2, r3, #15
 8007920:	6879      	ldr	r1, [r7, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	440b      	add	r3, r1
 800792c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8007930:	681b      	ldr	r3, [r3, #0]
}
 8007932:	4618      	mov	r0, r3
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b086      	sub	sp, #24
 8007942:	af00      	add	r7, sp, #0
 8007944:	60f8      	str	r0, [r7, #12]
 8007946:	607a      	str	r2, [r7, #4]
 8007948:	603b      	str	r3, [r7, #0]
 800794a:	460b      	mov	r3, r1
 800794c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800794e:	7afb      	ldrb	r3, [r7, #11]
 8007950:	f003 020f 	and.w	r2, r3, #15
 8007954:	4613      	mov	r3, r2
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	4413      	add	r3, r2
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	3338      	adds	r3, #56	; 0x38
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	4413      	add	r3, r2
 8007962:	3304      	adds	r3, #4
 8007964:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2200      	movs	r2, #0
 8007976:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	2201      	movs	r2, #1
 800797c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800797e:	7afb      	ldrb	r3, [r7, #11]
 8007980:	f003 030f 	and.w	r3, r3, #15
 8007984:	b2da      	uxtb	r2, r3
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d102      	bne.n	8007998 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007998:	7afb      	ldrb	r3, [r7, #11]
 800799a:	f003 030f 	and.w	r3, r3, #15
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d109      	bne.n	80079b6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6818      	ldr	r0, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	461a      	mov	r2, r3
 80079ae:	6979      	ldr	r1, [r7, #20]
 80079b0:	f003 fec4 	bl	800b73c <USB_EP0StartXfer>
 80079b4:	e008      	b.n	80079c8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6818      	ldr	r0, [r3, #0]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	6979      	ldr	r1, [r7, #20]
 80079c4:	f003 fc72 	bl	800b2ac <USB_EPStartXfer>
  }

  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b084      	sub	sp, #16
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	460b      	mov	r3, r1
 80079dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	f003 020f 	and.w	r2, r3, #15
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d901      	bls.n	80079f0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e050      	b.n	8007a92 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80079f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	da0f      	bge.n	8007a18 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	f003 020f 	and.w	r2, r3, #15
 80079fe:	4613      	mov	r3, r2
 8007a00:	00db      	lsls	r3, r3, #3
 8007a02:	4413      	add	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	3338      	adds	r3, #56	; 0x38
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2201      	movs	r2, #1
 8007a14:	705a      	strb	r2, [r3, #1]
 8007a16:	e00d      	b.n	8007a34 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007a18:	78fa      	ldrb	r2, [r7, #3]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	00db      	lsls	r3, r3, #3
 8007a1e:	4413      	add	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	4413      	add	r3, r2
 8007a2a:	3304      	adds	r3, #4
 8007a2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a3a:	78fb      	ldrb	r3, [r7, #3]
 8007a3c:	f003 030f 	and.w	r3, r3, #15
 8007a40:	b2da      	uxtb	r2, r3
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d101      	bne.n	8007a54 <HAL_PCD_EP_SetStall+0x82>
 8007a50:	2302      	movs	r3, #2
 8007a52:	e01e      	b.n	8007a92 <HAL_PCD_EP_SetStall+0xc0>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68f9      	ldr	r1, [r7, #12]
 8007a62:	4618      	mov	r0, r3
 8007a64:	f004 f902 	bl	800bc6c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007a68:	78fb      	ldrb	r3, [r7, #3]
 8007a6a:	f003 030f 	and.w	r3, r3, #15
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d10a      	bne.n	8007a88 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6818      	ldr	r0, [r3, #0]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	b2d9      	uxtb	r1, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007a82:	461a      	mov	r2, r3
 8007a84:	f004 faf2 	bl	800c06c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	f003 020f 	and.w	r2, r3, #15
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d901      	bls.n	8007ab8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e042      	b.n	8007b3e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007ab8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	da0f      	bge.n	8007ae0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	f003 020f 	and.w	r2, r3, #15
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	00db      	lsls	r3, r3, #3
 8007aca:	4413      	add	r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	3338      	adds	r3, #56	; 0x38
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	3304      	adds	r3, #4
 8007ad6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2201      	movs	r2, #1
 8007adc:	705a      	strb	r2, [r3, #1]
 8007ade:	e00f      	b.n	8007b00 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	f003 020f 	and.w	r2, r3, #15
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	00db      	lsls	r3, r3, #3
 8007aea:	4413      	add	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	4413      	add	r3, r2
 8007af6:	3304      	adds	r3, #4
 8007af8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b06:	78fb      	ldrb	r3, [r7, #3]
 8007b08:	f003 030f 	and.w	r3, r3, #15
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d101      	bne.n	8007b20 <HAL_PCD_EP_ClrStall+0x86>
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	e00e      	b.n	8007b3e <HAL_PCD_EP_ClrStall+0xa4>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68f9      	ldr	r1, [r7, #12]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f004 f90a 	bl	800bd48 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007b52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	da0c      	bge.n	8007b74 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b5a:	78fb      	ldrb	r3, [r7, #3]
 8007b5c:	f003 020f 	and.w	r2, r3, #15
 8007b60:	4613      	mov	r3, r2
 8007b62:	00db      	lsls	r3, r3, #3
 8007b64:	4413      	add	r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	3338      	adds	r3, #56	; 0x38
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	3304      	adds	r3, #4
 8007b70:	60fb      	str	r3, [r7, #12]
 8007b72:	e00c      	b.n	8007b8e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b74:	78fb      	ldrb	r3, [r7, #3]
 8007b76:	f003 020f 	and.w	r2, r3, #15
 8007b7a:	4613      	mov	r3, r2
 8007b7c:	00db      	lsls	r3, r3, #3
 8007b7e:	4413      	add	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	4413      	add	r3, r2
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68f9      	ldr	r1, [r7, #12]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f003 ff29 	bl	800b9ec <USB_EPStopXfer>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007b9e:	7afb      	ldrb	r3, [r7, #11]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b08a      	sub	sp, #40	; 0x28
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	00db      	lsls	r3, r3, #3
 8007bc2:	4413      	add	r3, r2
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	3338      	adds	r3, #56	; 0x38
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	4413      	add	r3, r2
 8007bcc:	3304      	adds	r3, #4
 8007bce:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6a1a      	ldr	r2, [r3, #32]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d901      	bls.n	8007be0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e06c      	b.n	8007cba <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	699a      	ldr	r2, [r3, #24]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	69fa      	ldr	r2, [r7, #28]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d902      	bls.n	8007bfc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	3303      	adds	r3, #3
 8007c00:	089b      	lsrs	r3, r3, #2
 8007c02:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c04:	e02b      	b.n	8007c5e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	699a      	ldr	r2, [r3, #24]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	69fa      	ldr	r2, [r7, #28]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d902      	bls.n	8007c22 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	3303      	adds	r3, #3
 8007c26:	089b      	lsrs	r3, r3, #2
 8007c28:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6919      	ldr	r1, [r3, #16]
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	b2da      	uxtb	r2, r3
 8007c32:	69fb      	ldr	r3, [r7, #28]
 8007c34:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	4603      	mov	r3, r0
 8007c40:	6978      	ldr	r0, [r7, #20]
 8007c42:	f003 ff7d 	bl	800bb40 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	691a      	ldr	r2, [r3, #16]
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	441a      	add	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6a1a      	ldr	r2, [r3, #32]
 8007c56:	69fb      	ldr	r3, [r7, #28]
 8007c58:	441a      	add	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	015a      	lsls	r2, r3, #5
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	4413      	add	r3, r2
 8007c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d809      	bhi.n	8007c88 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a1a      	ldr	r2, [r3, #32]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d203      	bcs.n	8007c88 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1be      	bne.n	8007c06 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	699a      	ldr	r2, [r3, #24]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6a1b      	ldr	r3, [r3, #32]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d811      	bhi.n	8007cb8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	f003 030f 	and.w	r3, r3, #15
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ca8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	43db      	mvns	r3, r3
 8007cae:	6939      	ldr	r1, [r7, #16]
 8007cb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3720      	adds	r7, #32
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b088      	sub	sp, #32
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	333c      	adds	r3, #60	; 0x3c
 8007cdc:	3304      	adds	r3, #4
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	015a      	lsls	r2, r3, #5
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	4413      	add	r3, r2
 8007cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d17b      	bne.n	8007df2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f003 0308 	and.w	r3, r3, #8
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d015      	beq.n	8007d30 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	4a61      	ldr	r2, [pc, #388]	; (8007e8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	f240 80b9 	bls.w	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f000 80b3 	beq.w	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d26:	461a      	mov	r2, r3
 8007d28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d2c:	6093      	str	r3, [r2, #8]
 8007d2e:	e0a7      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d009      	beq.n	8007d4e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d46:	461a      	mov	r2, r3
 8007d48:	2320      	movs	r3, #32
 8007d4a:	6093      	str	r3, [r2, #8]
 8007d4c:	e098      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f040 8093 	bne.w	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	4a4b      	ldr	r2, [pc, #300]	; (8007e8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d90f      	bls.n	8007d82 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00a      	beq.n	8007d82 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	015a      	lsls	r2, r3, #5
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	4413      	add	r3, r2
 8007d74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d78:	461a      	mov	r2, r3
 8007d7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d7e:	6093      	str	r3, [r2, #8]
 8007d80:	e07e      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007d82:	683a      	ldr	r2, [r7, #0]
 8007d84:	4613      	mov	r3, r2
 8007d86:	00db      	lsls	r3, r3, #3
 8007d88:	4413      	add	r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	4413      	add	r3, r2
 8007d94:	3304      	adds	r3, #4
 8007d96:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	69da      	ldr	r2, [r3, #28]
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	0159      	lsls	r1, r3, #5
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	440b      	add	r3, r1
 8007da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dae:	1ad2      	subs	r2, r2, r3
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d114      	bne.n	8007de4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d109      	bne.n	8007dd6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6818      	ldr	r0, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007dcc:	461a      	mov	r2, r3
 8007dce:	2101      	movs	r1, #1
 8007dd0:	f004 f94c 	bl	800c06c <USB_EP0_OutStart>
 8007dd4:	e006      	b.n	8007de4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	691a      	ldr	r2, [r3, #16]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6a1b      	ldr	r3, [r3, #32]
 8007dde:	441a      	add	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	4619      	mov	r1, r3
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f006 fc04 	bl	800e5f8 <HAL_PCD_DataOutStageCallback>
 8007df0:	e046      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	4a26      	ldr	r2, [pc, #152]	; (8007e90 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d124      	bne.n	8007e44 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00a      	beq.n	8007e1a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	015a      	lsls	r2, r3, #5
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e10:	461a      	mov	r2, r3
 8007e12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e16:	6093      	str	r3, [r2, #8]
 8007e18:	e032      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f003 0320 	and.w	r3, r3, #32
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d008      	beq.n	8007e36 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e30:	461a      	mov	r2, r3
 8007e32:	2320      	movs	r3, #32
 8007e34:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f006 fbdb 	bl	800e5f8 <HAL_PCD_DataOutStageCallback>
 8007e42:	e01d      	b.n	8007e80 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d114      	bne.n	8007e74 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007e4a:	6879      	ldr	r1, [r7, #4]
 8007e4c:	683a      	ldr	r2, [r7, #0]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	00db      	lsls	r3, r3, #3
 8007e52:	4413      	add	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	440b      	add	r3, r1
 8007e58:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d108      	bne.n	8007e74 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6818      	ldr	r0, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	2100      	movs	r1, #0
 8007e70:	f004 f8fc 	bl	800c06c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	4619      	mov	r1, r3
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f006 fbbc 	bl	800e5f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3720      	adds	r7, #32
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	4f54300a 	.word	0x4f54300a
 8007e90:	4f54310a 	.word	0x4f54310a

08007e94 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b086      	sub	sp, #24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	333c      	adds	r3, #60	; 0x3c
 8007eac:	3304      	adds	r3, #4
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4a15      	ldr	r2, [pc, #84]	; (8007f1c <PCD_EP_OutSetupPacket_int+0x88>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d90e      	bls.n	8007ee8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d009      	beq.n	8007ee8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	015a      	lsls	r2, r3, #5
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ee6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f006 fb73 	bl	800e5d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	4a0a      	ldr	r2, [pc, #40]	; (8007f1c <PCD_EP_OutSetupPacket_int+0x88>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d90c      	bls.n	8007f10 <PCD_EP_OutSetupPacket_int+0x7c>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d108      	bne.n	8007f10 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6818      	ldr	r0, [r3, #0]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007f08:	461a      	mov	r2, r3
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	f004 f8ae 	bl	800c06c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	4f54300a 	.word	0x4f54300a

08007f20 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b085      	sub	sp, #20
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	70fb      	strb	r3, [r7, #3]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f36:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007f38:	78fb      	ldrb	r3, [r7, #3]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d107      	bne.n	8007f4e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007f3e:	883b      	ldrh	r3, [r7, #0]
 8007f40:	0419      	lsls	r1, r3, #16
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	430a      	orrs	r2, r1
 8007f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8007f4c:	e028      	b.n	8007fa0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f54:	0c1b      	lsrs	r3, r3, #16
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	4413      	add	r3, r2
 8007f5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	73fb      	strb	r3, [r7, #15]
 8007f60:	e00d      	b.n	8007f7e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	7bfb      	ldrb	r3, [r7, #15]
 8007f68:	3340      	adds	r3, #64	; 0x40
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	0c1b      	lsrs	r3, r3, #16
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	4413      	add	r3, r2
 8007f76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	73fb      	strb	r3, [r7, #15]
 8007f7e:	7bfa      	ldrb	r2, [r7, #15]
 8007f80:	78fb      	ldrb	r3, [r7, #3]
 8007f82:	3b01      	subs	r3, #1
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d3ec      	bcc.n	8007f62 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007f88:	883b      	ldrh	r3, [r7, #0]
 8007f8a:	0418      	lsls	r0, r3, #16
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6819      	ldr	r1, [r3, #0]
 8007f90:	78fb      	ldrb	r3, [r7, #3]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	4302      	orrs	r2, r0
 8007f98:	3340      	adds	r3, #64	; 0x40
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	440b      	add	r3, r1
 8007f9e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	887a      	ldrh	r2, [r7, #2]
 8007fc0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e267      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b00      	cmp	r3, #0
 8008004:	d075      	beq.n	80080f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008006:	4b88      	ldr	r3, [pc, #544]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 030c 	and.w	r3, r3, #12
 800800e:	2b04      	cmp	r3, #4
 8008010:	d00c      	beq.n	800802c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008012:	4b85      	ldr	r3, [pc, #532]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800801a:	2b08      	cmp	r3, #8
 800801c:	d112      	bne.n	8008044 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800801e:	4b82      	ldr	r3, [pc, #520]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008026:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800802a:	d10b      	bne.n	8008044 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800802c:	4b7e      	ldr	r3, [pc, #504]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d05b      	beq.n	80080f0 <HAL_RCC_OscConfig+0x108>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d157      	bne.n	80080f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e242      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800804c:	d106      	bne.n	800805c <HAL_RCC_OscConfig+0x74>
 800804e:	4b76      	ldr	r3, [pc, #472]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a75      	ldr	r2, [pc, #468]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008058:	6013      	str	r3, [r2, #0]
 800805a:	e01d      	b.n	8008098 <HAL_RCC_OscConfig+0xb0>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008064:	d10c      	bne.n	8008080 <HAL_RCC_OscConfig+0x98>
 8008066:	4b70      	ldr	r3, [pc, #448]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a6f      	ldr	r2, [pc, #444]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800806c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008070:	6013      	str	r3, [r2, #0]
 8008072:	4b6d      	ldr	r3, [pc, #436]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a6c      	ldr	r2, [pc, #432]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800807c:	6013      	str	r3, [r2, #0]
 800807e:	e00b      	b.n	8008098 <HAL_RCC_OscConfig+0xb0>
 8008080:	4b69      	ldr	r3, [pc, #420]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a68      	ldr	r2, [pc, #416]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008086:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800808a:	6013      	str	r3, [r2, #0]
 800808c:	4b66      	ldr	r3, [pc, #408]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a65      	ldr	r2, [pc, #404]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d013      	beq.n	80080c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080a0:	f7fb fa2e 	bl	8003500 <HAL_GetTick>
 80080a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080a6:	e008      	b.n	80080ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080a8:	f7fb fa2a 	bl	8003500 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	2b64      	cmp	r3, #100	; 0x64
 80080b4:	d901      	bls.n	80080ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e207      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ba:	4b5b      	ldr	r3, [pc, #364]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0f0      	beq.n	80080a8 <HAL_RCC_OscConfig+0xc0>
 80080c6:	e014      	b.n	80080f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080c8:	f7fb fa1a 	bl	8003500 <HAL_GetTick>
 80080cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080d0:	f7fb fa16 	bl	8003500 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b64      	cmp	r3, #100	; 0x64
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e1f3      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080e2:	4b51      	ldr	r3, [pc, #324]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1f0      	bne.n	80080d0 <HAL_RCC_OscConfig+0xe8>
 80080ee:	e000      	b.n	80080f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0302 	and.w	r3, r3, #2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d063      	beq.n	80081c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80080fe:	4b4a      	ldr	r3, [pc, #296]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00b      	beq.n	8008122 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800810a:	4b47      	ldr	r3, [pc, #284]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008112:	2b08      	cmp	r3, #8
 8008114:	d11c      	bne.n	8008150 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008116:	4b44      	ldr	r3, [pc, #272]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800811e:	2b00      	cmp	r3, #0
 8008120:	d116      	bne.n	8008150 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008122:	4b41      	ldr	r3, [pc, #260]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0302 	and.w	r3, r3, #2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d005      	beq.n	800813a <HAL_RCC_OscConfig+0x152>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	2b01      	cmp	r3, #1
 8008134:	d001      	beq.n	800813a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e1c7      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800813a:	4b3b      	ldr	r3, [pc, #236]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	00db      	lsls	r3, r3, #3
 8008148:	4937      	ldr	r1, [pc, #220]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800814a:	4313      	orrs	r3, r2
 800814c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800814e:	e03a      	b.n	80081c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d020      	beq.n	800819a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008158:	4b34      	ldr	r3, [pc, #208]	; (800822c <HAL_RCC_OscConfig+0x244>)
 800815a:	2201      	movs	r2, #1
 800815c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800815e:	f7fb f9cf 	bl	8003500 <HAL_GetTick>
 8008162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008164:	e008      	b.n	8008178 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008166:	f7fb f9cb 	bl	8003500 <HAL_GetTick>
 800816a:	4602      	mov	r2, r0
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	2b02      	cmp	r3, #2
 8008172:	d901      	bls.n	8008178 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e1a8      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008178:	4b2b      	ldr	r3, [pc, #172]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d0f0      	beq.n	8008166 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008184:	4b28      	ldr	r3, [pc, #160]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	4925      	ldr	r1, [pc, #148]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 8008194:	4313      	orrs	r3, r2
 8008196:	600b      	str	r3, [r1, #0]
 8008198:	e015      	b.n	80081c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800819a:	4b24      	ldr	r3, [pc, #144]	; (800822c <HAL_RCC_OscConfig+0x244>)
 800819c:	2200      	movs	r2, #0
 800819e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a0:	f7fb f9ae 	bl	8003500 <HAL_GetTick>
 80081a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081a6:	e008      	b.n	80081ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081a8:	f7fb f9aa 	bl	8003500 <HAL_GetTick>
 80081ac:	4602      	mov	r2, r0
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d901      	bls.n	80081ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e187      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081ba:	4b1b      	ldr	r3, [pc, #108]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0302 	and.w	r3, r3, #2
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1f0      	bne.n	80081a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d036      	beq.n	8008240 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d016      	beq.n	8008208 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081da:	4b15      	ldr	r3, [pc, #84]	; (8008230 <HAL_RCC_OscConfig+0x248>)
 80081dc:	2201      	movs	r2, #1
 80081de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081e0:	f7fb f98e 	bl	8003500 <HAL_GetTick>
 80081e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081e6:	e008      	b.n	80081fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081e8:	f7fb f98a 	bl	8003500 <HAL_GetTick>
 80081ec:	4602      	mov	r2, r0
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d901      	bls.n	80081fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e167      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081fa:	4b0b      	ldr	r3, [pc, #44]	; (8008228 <HAL_RCC_OscConfig+0x240>)
 80081fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081fe:	f003 0302 	and.w	r3, r3, #2
 8008202:	2b00      	cmp	r3, #0
 8008204:	d0f0      	beq.n	80081e8 <HAL_RCC_OscConfig+0x200>
 8008206:	e01b      	b.n	8008240 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008208:	4b09      	ldr	r3, [pc, #36]	; (8008230 <HAL_RCC_OscConfig+0x248>)
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800820e:	f7fb f977 	bl	8003500 <HAL_GetTick>
 8008212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008214:	e00e      	b.n	8008234 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008216:	f7fb f973 	bl	8003500 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d907      	bls.n	8008234 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e150      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
 8008228:	40023800 	.word	0x40023800
 800822c:	42470000 	.word	0x42470000
 8008230:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008234:	4b88      	ldr	r3, [pc, #544]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1ea      	bne.n	8008216 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0304 	and.w	r3, r3, #4
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 8097 	beq.w	800837c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800824e:	2300      	movs	r3, #0
 8008250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008252:	4b81      	ldr	r3, [pc, #516]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10f      	bne.n	800827e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800825e:	2300      	movs	r3, #0
 8008260:	60bb      	str	r3, [r7, #8]
 8008262:	4b7d      	ldr	r3, [pc, #500]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008266:	4a7c      	ldr	r2, [pc, #496]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800826c:	6413      	str	r3, [r2, #64]	; 0x40
 800826e:	4b7a      	ldr	r3, [pc, #488]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008276:	60bb      	str	r3, [r7, #8]
 8008278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800827a:	2301      	movs	r3, #1
 800827c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800827e:	4b77      	ldr	r3, [pc, #476]	; (800845c <HAL_RCC_OscConfig+0x474>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008286:	2b00      	cmp	r3, #0
 8008288:	d118      	bne.n	80082bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800828a:	4b74      	ldr	r3, [pc, #464]	; (800845c <HAL_RCC_OscConfig+0x474>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a73      	ldr	r2, [pc, #460]	; (800845c <HAL_RCC_OscConfig+0x474>)
 8008290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008296:	f7fb f933 	bl	8003500 <HAL_GetTick>
 800829a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800829c:	e008      	b.n	80082b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800829e:	f7fb f92f 	bl	8003500 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d901      	bls.n	80082b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e10c      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082b0:	4b6a      	ldr	r3, [pc, #424]	; (800845c <HAL_RCC_OscConfig+0x474>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0f0      	beq.n	800829e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d106      	bne.n	80082d2 <HAL_RCC_OscConfig+0x2ea>
 80082c4:	4b64      	ldr	r3, [pc, #400]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c8:	4a63      	ldr	r2, [pc, #396]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	6713      	str	r3, [r2, #112]	; 0x70
 80082d0:	e01c      	b.n	800830c <HAL_RCC_OscConfig+0x324>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	2b05      	cmp	r3, #5
 80082d8:	d10c      	bne.n	80082f4 <HAL_RCC_OscConfig+0x30c>
 80082da:	4b5f      	ldr	r3, [pc, #380]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082de:	4a5e      	ldr	r2, [pc, #376]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082e0:	f043 0304 	orr.w	r3, r3, #4
 80082e4:	6713      	str	r3, [r2, #112]	; 0x70
 80082e6:	4b5c      	ldr	r3, [pc, #368]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ea:	4a5b      	ldr	r2, [pc, #364]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082ec:	f043 0301 	orr.w	r3, r3, #1
 80082f0:	6713      	str	r3, [r2, #112]	; 0x70
 80082f2:	e00b      	b.n	800830c <HAL_RCC_OscConfig+0x324>
 80082f4:	4b58      	ldr	r3, [pc, #352]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082f8:	4a57      	ldr	r2, [pc, #348]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80082fa:	f023 0301 	bic.w	r3, r3, #1
 80082fe:	6713      	str	r3, [r2, #112]	; 0x70
 8008300:	4b55      	ldr	r3, [pc, #340]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008304:	4a54      	ldr	r2, [pc, #336]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008306:	f023 0304 	bic.w	r3, r3, #4
 800830a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d015      	beq.n	8008340 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008314:	f7fb f8f4 	bl	8003500 <HAL_GetTick>
 8008318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800831a:	e00a      	b.n	8008332 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800831c:	f7fb f8f0 	bl	8003500 <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	f241 3288 	movw	r2, #5000	; 0x1388
 800832a:	4293      	cmp	r3, r2
 800832c:	d901      	bls.n	8008332 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e0cb      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008332:	4b49      	ldr	r3, [pc, #292]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008336:	f003 0302 	and.w	r3, r3, #2
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0ee      	beq.n	800831c <HAL_RCC_OscConfig+0x334>
 800833e:	e014      	b.n	800836a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008340:	f7fb f8de 	bl	8003500 <HAL_GetTick>
 8008344:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008346:	e00a      	b.n	800835e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008348:	f7fb f8da 	bl	8003500 <HAL_GetTick>
 800834c:	4602      	mov	r2, r0
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	1ad3      	subs	r3, r2, r3
 8008352:	f241 3288 	movw	r2, #5000	; 0x1388
 8008356:	4293      	cmp	r3, r2
 8008358:	d901      	bls.n	800835e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e0b5      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800835e:	4b3e      	ldr	r3, [pc, #248]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008362:	f003 0302 	and.w	r3, r3, #2
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1ee      	bne.n	8008348 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d105      	bne.n	800837c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008370:	4b39      	ldr	r3, [pc, #228]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008374:	4a38      	ldr	r2, [pc, #224]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008376:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800837a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f000 80a1 	beq.w	80084c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008386:	4b34      	ldr	r3, [pc, #208]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f003 030c 	and.w	r3, r3, #12
 800838e:	2b08      	cmp	r3, #8
 8008390:	d05c      	beq.n	800844c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	699b      	ldr	r3, [r3, #24]
 8008396:	2b02      	cmp	r3, #2
 8008398:	d141      	bne.n	800841e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800839a:	4b31      	ldr	r3, [pc, #196]	; (8008460 <HAL_RCC_OscConfig+0x478>)
 800839c:	2200      	movs	r2, #0
 800839e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a0:	f7fb f8ae 	bl	8003500 <HAL_GetTick>
 80083a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083a6:	e008      	b.n	80083ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083a8:	f7fb f8aa 	bl	8003500 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d901      	bls.n	80083ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e087      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083ba:	4b27      	ldr	r3, [pc, #156]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1f0      	bne.n	80083a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	69da      	ldr	r2, [r3, #28]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	431a      	orrs	r2, r3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d4:	019b      	lsls	r3, r3, #6
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083dc:	085b      	lsrs	r3, r3, #1
 80083de:	3b01      	subs	r3, #1
 80083e0:	041b      	lsls	r3, r3, #16
 80083e2:	431a      	orrs	r2, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e8:	061b      	lsls	r3, r3, #24
 80083ea:	491b      	ldr	r1, [pc, #108]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 80083ec:	4313      	orrs	r3, r2
 80083ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083f0:	4b1b      	ldr	r3, [pc, #108]	; (8008460 <HAL_RCC_OscConfig+0x478>)
 80083f2:	2201      	movs	r2, #1
 80083f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083f6:	f7fb f883 	bl	8003500 <HAL_GetTick>
 80083fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083fc:	e008      	b.n	8008410 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083fe:	f7fb f87f 	bl	8003500 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	2b02      	cmp	r3, #2
 800840a:	d901      	bls.n	8008410 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e05c      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008410:	4b11      	ldr	r3, [pc, #68]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0f0      	beq.n	80083fe <HAL_RCC_OscConfig+0x416>
 800841c:	e054      	b.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800841e:	4b10      	ldr	r3, [pc, #64]	; (8008460 <HAL_RCC_OscConfig+0x478>)
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008424:	f7fb f86c 	bl	8003500 <HAL_GetTick>
 8008428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800842c:	f7fb f868 	bl	8003500 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b02      	cmp	r3, #2
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e045      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800843e:	4b06      	ldr	r3, [pc, #24]	; (8008458 <HAL_RCC_OscConfig+0x470>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1f0      	bne.n	800842c <HAL_RCC_OscConfig+0x444>
 800844a:	e03d      	b.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d107      	bne.n	8008464 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e038      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
 8008458:	40023800 	.word	0x40023800
 800845c:	40007000 	.word	0x40007000
 8008460:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008464:	4b1b      	ldr	r3, [pc, #108]	; (80084d4 <HAL_RCC_OscConfig+0x4ec>)
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	699b      	ldr	r3, [r3, #24]
 800846e:	2b01      	cmp	r3, #1
 8008470:	d028      	beq.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800847c:	429a      	cmp	r2, r3
 800847e:	d121      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800848a:	429a      	cmp	r2, r3
 800848c:	d11a      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008494:	4013      	ands	r3, r2
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800849a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800849c:	4293      	cmp	r3, r2
 800849e:	d111      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084aa:	085b      	lsrs	r3, r3, #1
 80084ac:	3b01      	subs	r3, #1
 80084ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d107      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d001      	beq.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3718      	adds	r7, #24
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	40023800 	.word	0x40023800

080084d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d101      	bne.n	80084ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e0cc      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80084ec:	4b68      	ldr	r3, [pc, #416]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	683a      	ldr	r2, [r7, #0]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d90c      	bls.n	8008514 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084fa:	4b65      	ldr	r3, [pc, #404]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80084fc:	683a      	ldr	r2, [r7, #0]
 80084fe:	b2d2      	uxtb	r2, r2
 8008500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008502:	4b63      	ldr	r3, [pc, #396]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 0307 	and.w	r3, r3, #7
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	429a      	cmp	r2, r3
 800850e:	d001      	beq.n	8008514 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e0b8      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d020      	beq.n	8008562 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0304 	and.w	r3, r3, #4
 8008528:	2b00      	cmp	r3, #0
 800852a:	d005      	beq.n	8008538 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800852c:	4b59      	ldr	r3, [pc, #356]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	4a58      	ldr	r2, [pc, #352]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008532:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008536:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0308 	and.w	r3, r3, #8
 8008540:	2b00      	cmp	r3, #0
 8008542:	d005      	beq.n	8008550 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008544:	4b53      	ldr	r3, [pc, #332]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	4a52      	ldr	r2, [pc, #328]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800854a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800854e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008550:	4b50      	ldr	r3, [pc, #320]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	494d      	ldr	r1, [pc, #308]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800855e:	4313      	orrs	r3, r2
 8008560:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d044      	beq.n	80085f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d107      	bne.n	8008586 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008576:	4b47      	ldr	r3, [pc, #284]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d119      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e07f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	2b02      	cmp	r3, #2
 800858c:	d003      	beq.n	8008596 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008592:	2b03      	cmp	r3, #3
 8008594:	d107      	bne.n	80085a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008596:	4b3f      	ldr	r3, [pc, #252]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d109      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e06f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085a6:	4b3b      	ldr	r3, [pc, #236]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e067      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80085b6:	4b37      	ldr	r3, [pc, #220]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f023 0203 	bic.w	r2, r3, #3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	4934      	ldr	r1, [pc, #208]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80085c8:	f7fa ff9a 	bl	8003500 <HAL_GetTick>
 80085cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085ce:	e00a      	b.n	80085e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085d0:	f7fa ff96 	bl	8003500 <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	f241 3288 	movw	r2, #5000	; 0x1388
 80085de:	4293      	cmp	r3, r2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e04f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085e6:	4b2b      	ldr	r3, [pc, #172]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f003 020c 	and.w	r2, r3, #12
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d1eb      	bne.n	80085d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80085f8:	4b25      	ldr	r3, [pc, #148]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0307 	and.w	r3, r3, #7
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	429a      	cmp	r2, r3
 8008604:	d20c      	bcs.n	8008620 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008606:	4b22      	ldr	r3, [pc, #136]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	b2d2      	uxtb	r2, r2
 800860c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800860e:	4b20      	ldr	r3, [pc, #128]	; (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e032      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d008      	beq.n	800863e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800862c:	4b19      	ldr	r3, [pc, #100]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	4916      	ldr	r1, [pc, #88]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800863a:	4313      	orrs	r3, r2
 800863c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0308 	and.w	r3, r3, #8
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800864a:	4b12      	ldr	r3, [pc, #72]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	00db      	lsls	r3, r3, #3
 8008658:	490e      	ldr	r1, [pc, #56]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800865a:	4313      	orrs	r3, r2
 800865c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800865e:	f000 f821 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008662:	4602      	mov	r2, r0
 8008664:	4b0b      	ldr	r3, [pc, #44]	; (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	091b      	lsrs	r3, r3, #4
 800866a:	f003 030f 	and.w	r3, r3, #15
 800866e:	490a      	ldr	r1, [pc, #40]	; (8008698 <HAL_RCC_ClockConfig+0x1c0>)
 8008670:	5ccb      	ldrb	r3, [r1, r3]
 8008672:	fa22 f303 	lsr.w	r3, r2, r3
 8008676:	4a09      	ldr	r2, [pc, #36]	; (800869c <HAL_RCC_ClockConfig+0x1c4>)
 8008678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800867a:	4b09      	ldr	r3, [pc, #36]	; (80086a0 <HAL_RCC_ClockConfig+0x1c8>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4618      	mov	r0, r3
 8008680:	f7fa fefa 	bl	8003478 <HAL_InitTick>

  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	40023c00 	.word	0x40023c00
 8008694:	40023800 	.word	0x40023800
 8008698:	08012bb4 	.word	0x08012bb4
 800869c:	20000008 	.word	0x20000008
 80086a0:	2000000c 	.word	0x2000000c

080086a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80086a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a8:	b090      	sub	sp, #64	; 0x40
 80086aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	637b      	str	r3, [r7, #52]	; 0x34
 80086b0:	2300      	movs	r3, #0
 80086b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086b4:	2300      	movs	r3, #0
 80086b6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80086b8:	2300      	movs	r3, #0
 80086ba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086bc:	4b59      	ldr	r3, [pc, #356]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f003 030c 	and.w	r3, r3, #12
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d00d      	beq.n	80086e4 <HAL_RCC_GetSysClockFreq+0x40>
 80086c8:	2b08      	cmp	r3, #8
 80086ca:	f200 80a1 	bhi.w	8008810 <HAL_RCC_GetSysClockFreq+0x16c>
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x34>
 80086d2:	2b04      	cmp	r3, #4
 80086d4:	d003      	beq.n	80086de <HAL_RCC_GetSysClockFreq+0x3a>
 80086d6:	e09b      	b.n	8008810 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80086d8:	4b53      	ldr	r3, [pc, #332]	; (8008828 <HAL_RCC_GetSysClockFreq+0x184>)
 80086da:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80086dc:	e09b      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80086de:	4b53      	ldr	r3, [pc, #332]	; (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 80086e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80086e2:	e098      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086e4:	4b4f      	ldr	r3, [pc, #316]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086ec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086ee:	4b4d      	ldr	r3, [pc, #308]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d028      	beq.n	800874c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086fa:	4b4a      	ldr	r3, [pc, #296]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	099b      	lsrs	r3, r3, #6
 8008700:	2200      	movs	r2, #0
 8008702:	623b      	str	r3, [r7, #32]
 8008704:	627a      	str	r2, [r7, #36]	; 0x24
 8008706:	6a3b      	ldr	r3, [r7, #32]
 8008708:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800870c:	2100      	movs	r1, #0
 800870e:	4b47      	ldr	r3, [pc, #284]	; (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 8008710:	fb03 f201 	mul.w	r2, r3, r1
 8008714:	2300      	movs	r3, #0
 8008716:	fb00 f303 	mul.w	r3, r0, r3
 800871a:	4413      	add	r3, r2
 800871c:	4a43      	ldr	r2, [pc, #268]	; (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 800871e:	fba0 1202 	umull	r1, r2, r0, r2
 8008722:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008724:	460a      	mov	r2, r1
 8008726:	62ba      	str	r2, [r7, #40]	; 0x28
 8008728:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800872a:	4413      	add	r3, r2
 800872c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800872e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008730:	2200      	movs	r2, #0
 8008732:	61bb      	str	r3, [r7, #24]
 8008734:	61fa      	str	r2, [r7, #28]
 8008736:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800873a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800873e:	f7f8 fa9b 	bl	8000c78 <__aeabi_uldivmod>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	4613      	mov	r3, r2
 8008748:	63fb      	str	r3, [r7, #60]	; 0x3c
 800874a:	e053      	b.n	80087f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800874c:	4b35      	ldr	r3, [pc, #212]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	099b      	lsrs	r3, r3, #6
 8008752:	2200      	movs	r2, #0
 8008754:	613b      	str	r3, [r7, #16]
 8008756:	617a      	str	r2, [r7, #20]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800875e:	f04f 0b00 	mov.w	fp, #0
 8008762:	4652      	mov	r2, sl
 8008764:	465b      	mov	r3, fp
 8008766:	f04f 0000 	mov.w	r0, #0
 800876a:	f04f 0100 	mov.w	r1, #0
 800876e:	0159      	lsls	r1, r3, #5
 8008770:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008774:	0150      	lsls	r0, r2, #5
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	ebb2 080a 	subs.w	r8, r2, sl
 800877e:	eb63 090b 	sbc.w	r9, r3, fp
 8008782:	f04f 0200 	mov.w	r2, #0
 8008786:	f04f 0300 	mov.w	r3, #0
 800878a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800878e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008792:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008796:	ebb2 0408 	subs.w	r4, r2, r8
 800879a:	eb63 0509 	sbc.w	r5, r3, r9
 800879e:	f04f 0200 	mov.w	r2, #0
 80087a2:	f04f 0300 	mov.w	r3, #0
 80087a6:	00eb      	lsls	r3, r5, #3
 80087a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087ac:	00e2      	lsls	r2, r4, #3
 80087ae:	4614      	mov	r4, r2
 80087b0:	461d      	mov	r5, r3
 80087b2:	eb14 030a 	adds.w	r3, r4, sl
 80087b6:	603b      	str	r3, [r7, #0]
 80087b8:	eb45 030b 	adc.w	r3, r5, fp
 80087bc:	607b      	str	r3, [r7, #4]
 80087be:	f04f 0200 	mov.w	r2, #0
 80087c2:	f04f 0300 	mov.w	r3, #0
 80087c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087ca:	4629      	mov	r1, r5
 80087cc:	028b      	lsls	r3, r1, #10
 80087ce:	4621      	mov	r1, r4
 80087d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087d4:	4621      	mov	r1, r4
 80087d6:	028a      	lsls	r2, r1, #10
 80087d8:	4610      	mov	r0, r2
 80087da:	4619      	mov	r1, r3
 80087dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087de:	2200      	movs	r2, #0
 80087e0:	60bb      	str	r3, [r7, #8]
 80087e2:	60fa      	str	r2, [r7, #12]
 80087e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087e8:	f7f8 fa46 	bl	8000c78 <__aeabi_uldivmod>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4613      	mov	r3, r2
 80087f2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80087f4:	4b0b      	ldr	r3, [pc, #44]	; (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	f003 0303 	and.w	r3, r3, #3
 80087fe:	3301      	adds	r3, #1
 8008800:	005b      	lsls	r3, r3, #1
 8008802:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008804:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008808:	fbb2 f3f3 	udiv	r3, r2, r3
 800880c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800880e:	e002      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008810:	4b05      	ldr	r3, [pc, #20]	; (8008828 <HAL_RCC_GetSysClockFreq+0x184>)
 8008812:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008818:	4618      	mov	r0, r3
 800881a:	3740      	adds	r7, #64	; 0x40
 800881c:	46bd      	mov	sp, r7
 800881e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008822:	bf00      	nop
 8008824:	40023800 	.word	0x40023800
 8008828:	00f42400 	.word	0x00f42400
 800882c:	017d7840 	.word	0x017d7840

08008830 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008830:	b480      	push	{r7}
 8008832:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008834:	4b03      	ldr	r3, [pc, #12]	; (8008844 <HAL_RCC_GetHCLKFreq+0x14>)
 8008836:	681b      	ldr	r3, [r3, #0]
}
 8008838:	4618      	mov	r0, r3
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	20000008 	.word	0x20000008

08008848 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800884c:	f7ff fff0 	bl	8008830 <HAL_RCC_GetHCLKFreq>
 8008850:	4602      	mov	r2, r0
 8008852:	4b05      	ldr	r3, [pc, #20]	; (8008868 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	0a9b      	lsrs	r3, r3, #10
 8008858:	f003 0307 	and.w	r3, r3, #7
 800885c:	4903      	ldr	r1, [pc, #12]	; (800886c <HAL_RCC_GetPCLK1Freq+0x24>)
 800885e:	5ccb      	ldrb	r3, [r1, r3]
 8008860:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008864:	4618      	mov	r0, r3
 8008866:	bd80      	pop	{r7, pc}
 8008868:	40023800 	.word	0x40023800
 800886c:	08012bc4 	.word	0x08012bc4

08008870 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008874:	f7ff ffdc 	bl	8008830 <HAL_RCC_GetHCLKFreq>
 8008878:	4602      	mov	r2, r0
 800887a:	4b05      	ldr	r3, [pc, #20]	; (8008890 <HAL_RCC_GetPCLK2Freq+0x20>)
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	0b5b      	lsrs	r3, r3, #13
 8008880:	f003 0307 	and.w	r3, r3, #7
 8008884:	4903      	ldr	r1, [pc, #12]	; (8008894 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008886:	5ccb      	ldrb	r3, [r1, r3]
 8008888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800888c:	4618      	mov	r0, r3
 800888e:	bd80      	pop	{r7, pc}
 8008890:	40023800 	.word	0x40023800
 8008894:	08012bc4 	.word	0x08012bc4

08008898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e041      	b.n	800892e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d106      	bne.n	80088c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7fa f8d4 	bl	8002a6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2202      	movs	r2, #2
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	3304      	adds	r3, #4
 80088d4:	4619      	mov	r1, r3
 80088d6:	4610      	mov	r0, r2
 80088d8:	f000 fc54 	bl	8009184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800892c:	2300      	movs	r3, #0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b01      	cmp	r3, #1
 800894a:	d001      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e044      	b.n	80089da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2202      	movs	r2, #2
 8008954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	68da      	ldr	r2, [r3, #12]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f042 0201 	orr.w	r2, r2, #1
 8008966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a1e      	ldr	r2, [pc, #120]	; (80089e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d018      	beq.n	80089a4 <HAL_TIM_Base_Start_IT+0x6c>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800897a:	d013      	beq.n	80089a4 <HAL_TIM_Base_Start_IT+0x6c>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a1a      	ldr	r2, [pc, #104]	; (80089ec <HAL_TIM_Base_Start_IT+0xb4>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d00e      	beq.n	80089a4 <HAL_TIM_Base_Start_IT+0x6c>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a19      	ldr	r2, [pc, #100]	; (80089f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d009      	beq.n	80089a4 <HAL_TIM_Base_Start_IT+0x6c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a17      	ldr	r2, [pc, #92]	; (80089f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d004      	beq.n	80089a4 <HAL_TIM_Base_Start_IT+0x6c>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a16      	ldr	r2, [pc, #88]	; (80089f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d111      	bne.n	80089c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	f003 0307 	and.w	r3, r3, #7
 80089ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2b06      	cmp	r3, #6
 80089b4:	d010      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f042 0201 	orr.w	r2, r2, #1
 80089c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c6:	e007      	b.n	80089d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f042 0201 	orr.w	r2, r2, #1
 80089d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3714      	adds	r7, #20
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	40010000 	.word	0x40010000
 80089ec:	40000400 	.word	0x40000400
 80089f0:	40000800 	.word	0x40000800
 80089f4:	40000c00 	.word	0x40000c00
 80089f8:	40014000 	.word	0x40014000

080089fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d101      	bne.n	8008a0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e041      	b.n	8008a92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d106      	bne.n	8008a28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7fa f874 	bl	8002b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3304      	adds	r3, #4
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	f000 fba2 	bl	8009184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d109      	bne.n	8008ac0 <HAL_TIM_PWM_Start+0x24>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	bf14      	ite	ne
 8008ab8:	2301      	movne	r3, #1
 8008aba:	2300      	moveq	r3, #0
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	e022      	b.n	8008b06 <HAL_TIM_PWM_Start+0x6a>
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	2b04      	cmp	r3, #4
 8008ac4:	d109      	bne.n	8008ada <HAL_TIM_PWM_Start+0x3e>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	bf14      	ite	ne
 8008ad2:	2301      	movne	r3, #1
 8008ad4:	2300      	moveq	r3, #0
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	e015      	b.n	8008b06 <HAL_TIM_PWM_Start+0x6a>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	2b08      	cmp	r3, #8
 8008ade:	d109      	bne.n	8008af4 <HAL_TIM_PWM_Start+0x58>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	bf14      	ite	ne
 8008aec:	2301      	movne	r3, #1
 8008aee:	2300      	moveq	r3, #0
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	e008      	b.n	8008b06 <HAL_TIM_PWM_Start+0x6a>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	bf14      	ite	ne
 8008b00:	2301      	movne	r3, #1
 8008b02:	2300      	moveq	r3, #0
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d001      	beq.n	8008b0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e068      	b.n	8008be0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d104      	bne.n	8008b1e <HAL_TIM_PWM_Start+0x82>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2202      	movs	r2, #2
 8008b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b1c:	e013      	b.n	8008b46 <HAL_TIM_PWM_Start+0xaa>
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	2b04      	cmp	r3, #4
 8008b22:	d104      	bne.n	8008b2e <HAL_TIM_PWM_Start+0x92>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2202      	movs	r2, #2
 8008b28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b2c:	e00b      	b.n	8008b46 <HAL_TIM_PWM_Start+0xaa>
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	2b08      	cmp	r3, #8
 8008b32:	d104      	bne.n	8008b3e <HAL_TIM_PWM_Start+0xa2>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2202      	movs	r2, #2
 8008b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b3c:	e003      	b.n	8008b46 <HAL_TIM_PWM_Start+0xaa>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2202      	movs	r2, #2
 8008b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	6839      	ldr	r1, [r7, #0]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 fdbe 	bl	80096d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a23      	ldr	r2, [pc, #140]	; (8008be8 <HAL_TIM_PWM_Start+0x14c>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d107      	bne.n	8008b6e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a1d      	ldr	r2, [pc, #116]	; (8008be8 <HAL_TIM_PWM_Start+0x14c>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d018      	beq.n	8008baa <HAL_TIM_PWM_Start+0x10e>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b80:	d013      	beq.n	8008baa <HAL_TIM_PWM_Start+0x10e>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a19      	ldr	r2, [pc, #100]	; (8008bec <HAL_TIM_PWM_Start+0x150>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d00e      	beq.n	8008baa <HAL_TIM_PWM_Start+0x10e>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a17      	ldr	r2, [pc, #92]	; (8008bf0 <HAL_TIM_PWM_Start+0x154>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d009      	beq.n	8008baa <HAL_TIM_PWM_Start+0x10e>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a16      	ldr	r2, [pc, #88]	; (8008bf4 <HAL_TIM_PWM_Start+0x158>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d004      	beq.n	8008baa <HAL_TIM_PWM_Start+0x10e>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a14      	ldr	r2, [pc, #80]	; (8008bf8 <HAL_TIM_PWM_Start+0x15c>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d111      	bne.n	8008bce <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	f003 0307 	and.w	r3, r3, #7
 8008bb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2b06      	cmp	r3, #6
 8008bba:	d010      	beq.n	8008bde <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f042 0201 	orr.w	r2, r2, #1
 8008bca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bcc:	e007      	b.n	8008bde <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f042 0201 	orr.w	r2, r2, #1
 8008bdc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	40010000 	.word	0x40010000
 8008bec:	40000400 	.word	0x40000400
 8008bf0:	40000800 	.word	0x40000800
 8008bf4:	40000c00 	.word	0x40000c00
 8008bf8:	40014000 	.word	0x40014000

08008bfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	f003 0302 	and.w	r3, r3, #2
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d122      	bne.n	8008c58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f003 0302 	and.w	r3, r3, #2
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d11b      	bne.n	8008c58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f06f 0202 	mvn.w	r2, #2
 8008c28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d003      	beq.n	8008c46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa81 	bl	8009146 <HAL_TIM_IC_CaptureCallback>
 8008c44:	e005      	b.n	8008c52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fa73 	bl	8009132 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 fa84 	bl	800915a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	691b      	ldr	r3, [r3, #16]
 8008c5e:	f003 0304 	and.w	r3, r3, #4
 8008c62:	2b04      	cmp	r3, #4
 8008c64:	d122      	bne.n	8008cac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	f003 0304 	and.w	r3, r3, #4
 8008c70:	2b04      	cmp	r3, #4
 8008c72:	d11b      	bne.n	8008cac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f06f 0204 	mvn.w	r2, #4
 8008c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2202      	movs	r2, #2
 8008c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d003      	beq.n	8008c9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa57 	bl	8009146 <HAL_TIM_IC_CaptureCallback>
 8008c98:	e005      	b.n	8008ca6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fa49 	bl	8009132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 fa5a 	bl	800915a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b08      	cmp	r3, #8
 8008cb8:	d122      	bne.n	8008d00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f003 0308 	and.w	r3, r3, #8
 8008cc4:	2b08      	cmp	r3, #8
 8008cc6:	d11b      	bne.n	8008d00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f06f 0208 	mvn.w	r2, #8
 8008cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2204      	movs	r2, #4
 8008cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	69db      	ldr	r3, [r3, #28]
 8008cde:	f003 0303 	and.w	r3, r3, #3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fa2d 	bl	8009146 <HAL_TIM_IC_CaptureCallback>
 8008cec:	e005      	b.n	8008cfa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fa1f 	bl	8009132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 fa30 	bl	800915a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	691b      	ldr	r3, [r3, #16]
 8008d06:	f003 0310 	and.w	r3, r3, #16
 8008d0a:	2b10      	cmp	r3, #16
 8008d0c:	d122      	bne.n	8008d54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	f003 0310 	and.w	r3, r3, #16
 8008d18:	2b10      	cmp	r3, #16
 8008d1a:	d11b      	bne.n	8008d54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f06f 0210 	mvn.w	r2, #16
 8008d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2208      	movs	r2, #8
 8008d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	69db      	ldr	r3, [r3, #28]
 8008d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d003      	beq.n	8008d42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fa03 	bl	8009146 <HAL_TIM_IC_CaptureCallback>
 8008d40:	e005      	b.n	8008d4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 f9f5 	bl	8009132 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 fa06 	bl	800915a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	f003 0301 	and.w	r3, r3, #1
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d10e      	bne.n	8008d80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	f003 0301 	and.w	r3, r3, #1
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d107      	bne.n	8008d80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f06f 0201 	mvn.w	r2, #1
 8008d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f9cf 	bl	800911e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d8a:	2b80      	cmp	r3, #128	; 0x80
 8008d8c:	d10e      	bne.n	8008dac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d98:	2b80      	cmp	r3, #128	; 0x80
 8008d9a:	d107      	bne.n	8008dac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fd30 	bl	800980c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	691b      	ldr	r3, [r3, #16]
 8008db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db6:	2b40      	cmp	r3, #64	; 0x40
 8008db8:	d10e      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dc4:	2b40      	cmp	r3, #64	; 0x40
 8008dc6:	d107      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 f9cb 	bl	800916e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	f003 0320 	and.w	r3, r3, #32
 8008de2:	2b20      	cmp	r3, #32
 8008de4:	d10e      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	f003 0320 	and.w	r3, r3, #32
 8008df0:	2b20      	cmp	r3, #32
 8008df2:	d107      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f06f 0220 	mvn.w	r2, #32
 8008dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fcfa 	bl	80097f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e04:	bf00      	nop
 8008e06:	3708      	adds	r7, #8
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b086      	sub	sp, #24
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d101      	bne.n	8008e2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e26:	2302      	movs	r3, #2
 8008e28:	e0ae      	b.n	8008f88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2b0c      	cmp	r3, #12
 8008e36:	f200 809f 	bhi.w	8008f78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e3a:	a201      	add	r2, pc, #4	; (adr r2, 8008e40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e40:	08008e75 	.word	0x08008e75
 8008e44:	08008f79 	.word	0x08008f79
 8008e48:	08008f79 	.word	0x08008f79
 8008e4c:	08008f79 	.word	0x08008f79
 8008e50:	08008eb5 	.word	0x08008eb5
 8008e54:	08008f79 	.word	0x08008f79
 8008e58:	08008f79 	.word	0x08008f79
 8008e5c:	08008f79 	.word	0x08008f79
 8008e60:	08008ef7 	.word	0x08008ef7
 8008e64:	08008f79 	.word	0x08008f79
 8008e68:	08008f79 	.word	0x08008f79
 8008e6c:	08008f79 	.word	0x08008f79
 8008e70:	08008f37 	.word	0x08008f37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	68b9      	ldr	r1, [r7, #8]
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f000 fa02 	bl	8009284 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	699a      	ldr	r2, [r3, #24]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f042 0208 	orr.w	r2, r2, #8
 8008e8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	699a      	ldr	r2, [r3, #24]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f022 0204 	bic.w	r2, r2, #4
 8008e9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6999      	ldr	r1, [r3, #24]
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	691a      	ldr	r2, [r3, #16]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	430a      	orrs	r2, r1
 8008eb0:	619a      	str	r2, [r3, #24]
      break;
 8008eb2:	e064      	b.n	8008f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	68b9      	ldr	r1, [r7, #8]
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 fa48 	bl	8009350 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	699a      	ldr	r2, [r3, #24]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ece:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	699a      	ldr	r2, [r3, #24]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ede:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6999      	ldr	r1, [r3, #24]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	691b      	ldr	r3, [r3, #16]
 8008eea:	021a      	lsls	r2, r3, #8
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	430a      	orrs	r2, r1
 8008ef2:	619a      	str	r2, [r3, #24]
      break;
 8008ef4:	e043      	b.n	8008f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68b9      	ldr	r1, [r7, #8]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 fa93 	bl	8009428 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	69da      	ldr	r2, [r3, #28]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f042 0208 	orr.w	r2, r2, #8
 8008f10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	69da      	ldr	r2, [r3, #28]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 0204 	bic.w	r2, r2, #4
 8008f20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	69d9      	ldr	r1, [r3, #28]
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	691a      	ldr	r2, [r3, #16]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	430a      	orrs	r2, r1
 8008f32:	61da      	str	r2, [r3, #28]
      break;
 8008f34:	e023      	b.n	8008f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	68b9      	ldr	r1, [r7, #8]
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f000 fadd 	bl	80094fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	69da      	ldr	r2, [r3, #28]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	69da      	ldr	r2, [r3, #28]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	69d9      	ldr	r1, [r3, #28]
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	691b      	ldr	r3, [r3, #16]
 8008f6c:	021a      	lsls	r2, r3, #8
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	430a      	orrs	r2, r1
 8008f74:	61da      	str	r2, [r3, #28]
      break;
 8008f76:	e002      	b.n	8008f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8008f7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3718      	adds	r7, #24
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d101      	bne.n	8008fac <HAL_TIM_ConfigClockSource+0x1c>
 8008fa8:	2302      	movs	r3, #2
 8008faa:	e0b4      	b.n	8009116 <HAL_TIM_ConfigClockSource+0x186>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2202      	movs	r2, #2
 8008fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008fca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008fd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68ba      	ldr	r2, [r7, #8]
 8008fda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fe4:	d03e      	beq.n	8009064 <HAL_TIM_ConfigClockSource+0xd4>
 8008fe6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fea:	f200 8087 	bhi.w	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 8008fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ff2:	f000 8086 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x172>
 8008ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ffa:	d87f      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 8008ffc:	2b70      	cmp	r3, #112	; 0x70
 8008ffe:	d01a      	beq.n	8009036 <HAL_TIM_ConfigClockSource+0xa6>
 8009000:	2b70      	cmp	r3, #112	; 0x70
 8009002:	d87b      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 8009004:	2b60      	cmp	r3, #96	; 0x60
 8009006:	d050      	beq.n	80090aa <HAL_TIM_ConfigClockSource+0x11a>
 8009008:	2b60      	cmp	r3, #96	; 0x60
 800900a:	d877      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 800900c:	2b50      	cmp	r3, #80	; 0x50
 800900e:	d03c      	beq.n	800908a <HAL_TIM_ConfigClockSource+0xfa>
 8009010:	2b50      	cmp	r3, #80	; 0x50
 8009012:	d873      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 8009014:	2b40      	cmp	r3, #64	; 0x40
 8009016:	d058      	beq.n	80090ca <HAL_TIM_ConfigClockSource+0x13a>
 8009018:	2b40      	cmp	r3, #64	; 0x40
 800901a:	d86f      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 800901c:	2b30      	cmp	r3, #48	; 0x30
 800901e:	d064      	beq.n	80090ea <HAL_TIM_ConfigClockSource+0x15a>
 8009020:	2b30      	cmp	r3, #48	; 0x30
 8009022:	d86b      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 8009024:	2b20      	cmp	r3, #32
 8009026:	d060      	beq.n	80090ea <HAL_TIM_ConfigClockSource+0x15a>
 8009028:	2b20      	cmp	r3, #32
 800902a:	d867      	bhi.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
 800902c:	2b00      	cmp	r3, #0
 800902e:	d05c      	beq.n	80090ea <HAL_TIM_ConfigClockSource+0x15a>
 8009030:	2b10      	cmp	r3, #16
 8009032:	d05a      	beq.n	80090ea <HAL_TIM_ConfigClockSource+0x15a>
 8009034:	e062      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6818      	ldr	r0, [r3, #0]
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	6899      	ldr	r1, [r3, #8]
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	f000 fb23 	bl	8009690 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009058:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	609a      	str	r2, [r3, #8]
      break;
 8009062:	e04f      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6818      	ldr	r0, [r3, #0]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	6899      	ldr	r1, [r3, #8]
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	f000 fb0c 	bl	8009690 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	689a      	ldr	r2, [r3, #8]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009086:	609a      	str	r2, [r3, #8]
      break;
 8009088:	e03c      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6818      	ldr	r0, [r3, #0]
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	6859      	ldr	r1, [r3, #4]
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	461a      	mov	r2, r3
 8009098:	f000 fa80 	bl	800959c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2150      	movs	r1, #80	; 0x50
 80090a2:	4618      	mov	r0, r3
 80090a4:	f000 fad9 	bl	800965a <TIM_ITRx_SetConfig>
      break;
 80090a8:	e02c      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6818      	ldr	r0, [r3, #0]
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	6859      	ldr	r1, [r3, #4]
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	461a      	mov	r2, r3
 80090b8:	f000 fa9f 	bl	80095fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2160      	movs	r1, #96	; 0x60
 80090c2:	4618      	mov	r0, r3
 80090c4:	f000 fac9 	bl	800965a <TIM_ITRx_SetConfig>
      break;
 80090c8:	e01c      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6818      	ldr	r0, [r3, #0]
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	6859      	ldr	r1, [r3, #4]
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	68db      	ldr	r3, [r3, #12]
 80090d6:	461a      	mov	r2, r3
 80090d8:	f000 fa60 	bl	800959c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2140      	movs	r1, #64	; 0x40
 80090e2:	4618      	mov	r0, r3
 80090e4:	f000 fab9 	bl	800965a <TIM_ITRx_SetConfig>
      break;
 80090e8:	e00c      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4619      	mov	r1, r3
 80090f4:	4610      	mov	r0, r2
 80090f6:	f000 fab0 	bl	800965a <TIM_ITRx_SetConfig>
      break;
 80090fa:	e003      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009100:	e000      	b.n	8009104 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009102:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009114:	7bfb      	ldrb	r3, [r7, #15]
}
 8009116:	4618      	mov	r0, r3
 8009118:	3710      	adds	r7, #16
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800911e:	b480      	push	{r7}
 8009120:	b083      	sub	sp, #12
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009126:	bf00      	nop
 8009128:	370c      	adds	r7, #12
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009132:	b480      	push	{r7}
 8009134:	b083      	sub	sp, #12
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800913a:	bf00      	nop
 800913c:	370c      	adds	r7, #12
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr

08009146 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009146:	b480      	push	{r7}
 8009148:	b083      	sub	sp, #12
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800914e:	bf00      	nop
 8009150:	370c      	adds	r7, #12
 8009152:	46bd      	mov	sp, r7
 8009154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009158:	4770      	bx	lr

0800915a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800915a:	b480      	push	{r7}
 800915c:	b083      	sub	sp, #12
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009162:	bf00      	nop
 8009164:	370c      	adds	r7, #12
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800916e:	b480      	push	{r7}
 8009170:	b083      	sub	sp, #12
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
	...

08009184 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009184:	b480      	push	{r7}
 8009186:	b085      	sub	sp, #20
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	4a34      	ldr	r2, [pc, #208]	; (8009268 <TIM_Base_SetConfig+0xe4>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d00f      	beq.n	80091bc <TIM_Base_SetConfig+0x38>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091a2:	d00b      	beq.n	80091bc <TIM_Base_SetConfig+0x38>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a31      	ldr	r2, [pc, #196]	; (800926c <TIM_Base_SetConfig+0xe8>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d007      	beq.n	80091bc <TIM_Base_SetConfig+0x38>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a30      	ldr	r2, [pc, #192]	; (8009270 <TIM_Base_SetConfig+0xec>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d003      	beq.n	80091bc <TIM_Base_SetConfig+0x38>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a2f      	ldr	r2, [pc, #188]	; (8009274 <TIM_Base_SetConfig+0xf0>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d108      	bne.n	80091ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a25      	ldr	r2, [pc, #148]	; (8009268 <TIM_Base_SetConfig+0xe4>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d01b      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091dc:	d017      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a22      	ldr	r2, [pc, #136]	; (800926c <TIM_Base_SetConfig+0xe8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d013      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a21      	ldr	r2, [pc, #132]	; (8009270 <TIM_Base_SetConfig+0xec>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d00f      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a20      	ldr	r2, [pc, #128]	; (8009274 <TIM_Base_SetConfig+0xf0>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d00b      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a1f      	ldr	r2, [pc, #124]	; (8009278 <TIM_Base_SetConfig+0xf4>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d007      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a1e      	ldr	r2, [pc, #120]	; (800927c <TIM_Base_SetConfig+0xf8>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d003      	beq.n	800920e <TIM_Base_SetConfig+0x8a>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a1d      	ldr	r2, [pc, #116]	; (8009280 <TIM_Base_SetConfig+0xfc>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d108      	bne.n	8009220 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	4313      	orrs	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	4313      	orrs	r3, r2
 800922c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	68fa      	ldr	r2, [r7, #12]
 8009232:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	689a      	ldr	r2, [r3, #8]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a08      	ldr	r2, [pc, #32]	; (8009268 <TIM_Base_SetConfig+0xe4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d103      	bne.n	8009254 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	691a      	ldr	r2, [r3, #16]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2201      	movs	r2, #1
 8009258:	615a      	str	r2, [r3, #20]
}
 800925a:	bf00      	nop
 800925c:	3714      	adds	r7, #20
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	40010000 	.word	0x40010000
 800926c:	40000400 	.word	0x40000400
 8009270:	40000800 	.word	0x40000800
 8009274:	40000c00 	.word	0x40000c00
 8009278:	40014000 	.word	0x40014000
 800927c:	40014400 	.word	0x40014400
 8009280:	40014800 	.word	0x40014800

08009284 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009284:	b480      	push	{r7}
 8009286:	b087      	sub	sp, #28
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a1b      	ldr	r3, [r3, #32]
 8009292:	f023 0201 	bic.w	r2, r3, #1
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6a1b      	ldr	r3, [r3, #32]
 800929e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f023 0303 	bic.w	r3, r3, #3
 80092ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	68fa      	ldr	r2, [r7, #12]
 80092c2:	4313      	orrs	r3, r2
 80092c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	f023 0302 	bic.w	r3, r3, #2
 80092cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1c      	ldr	r2, [pc, #112]	; (800934c <TIM_OC1_SetConfig+0xc8>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d10c      	bne.n	80092fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	f023 0308 	bic.w	r3, r3, #8
 80092e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	f023 0304 	bic.w	r3, r3, #4
 80092f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a13      	ldr	r2, [pc, #76]	; (800934c <TIM_OC1_SetConfig+0xc8>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d111      	bne.n	8009326 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	695b      	ldr	r3, [r3, #20]
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	4313      	orrs	r3, r2
 800931a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	693a      	ldr	r2, [r7, #16]
 8009322:	4313      	orrs	r3, r2
 8009324:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	693a      	ldr	r2, [r7, #16]
 800932a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	697a      	ldr	r2, [r7, #20]
 800933e:	621a      	str	r2, [r3, #32]
}
 8009340:	bf00      	nop
 8009342:	371c      	adds	r7, #28
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr
 800934c:	40010000 	.word	0x40010000

08009350 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009350:	b480      	push	{r7}
 8009352:	b087      	sub	sp, #28
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	f023 0210 	bic.w	r2, r3, #16
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	699b      	ldr	r3, [r3, #24]
 8009376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800937e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	021b      	lsls	r3, r3, #8
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	4313      	orrs	r3, r2
 8009392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	f023 0320 	bic.w	r3, r3, #32
 800939a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	011b      	lsls	r3, r3, #4
 80093a2:	697a      	ldr	r2, [r7, #20]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a1e      	ldr	r2, [pc, #120]	; (8009424 <TIM_OC2_SetConfig+0xd4>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d10d      	bne.n	80093cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	011b      	lsls	r3, r3, #4
 80093be:	697a      	ldr	r2, [r7, #20]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a15      	ldr	r2, [pc, #84]	; (8009424 <TIM_OC2_SetConfig+0xd4>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d113      	bne.n	80093fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	695b      	ldr	r3, [r3, #20]
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	699b      	ldr	r3, [r3, #24]
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	693a      	ldr	r2, [r7, #16]
 8009400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	685a      	ldr	r2, [r3, #4]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	697a      	ldr	r2, [r7, #20]
 8009414:	621a      	str	r2, [r3, #32]
}
 8009416:	bf00      	nop
 8009418:	371c      	adds	r7, #28
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
 8009422:	bf00      	nop
 8009424:	40010000 	.word	0x40010000

08009428 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009428:	b480      	push	{r7}
 800942a:	b087      	sub	sp, #28
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6a1b      	ldr	r3, [r3, #32]
 8009442:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	69db      	ldr	r3, [r3, #28]
 800944e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0303 	bic.w	r3, r3, #3
 800945e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009470:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	021b      	lsls	r3, r3, #8
 8009478:	697a      	ldr	r2, [r7, #20]
 800947a:	4313      	orrs	r3, r2
 800947c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a1d      	ldr	r2, [pc, #116]	; (80094f8 <TIM_OC3_SetConfig+0xd0>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d10d      	bne.n	80094a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800948c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	68db      	ldr	r3, [r3, #12]
 8009492:	021b      	lsls	r3, r3, #8
 8009494:	697a      	ldr	r2, [r7, #20]
 8009496:	4313      	orrs	r3, r2
 8009498:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a14      	ldr	r2, [pc, #80]	; (80094f8 <TIM_OC3_SetConfig+0xd0>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d113      	bne.n	80094d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	695b      	ldr	r3, [r3, #20]
 80094be:	011b      	lsls	r3, r3, #4
 80094c0:	693a      	ldr	r2, [r7, #16]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	011b      	lsls	r3, r3, #4
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	621a      	str	r2, [r3, #32]
}
 80094ec:	bf00      	nop
 80094ee:	371c      	adds	r7, #28
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr
 80094f8:	40010000 	.word	0x40010000

080094fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6a1b      	ldr	r3, [r3, #32]
 8009516:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	69db      	ldr	r3, [r3, #28]
 8009522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800952a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	021b      	lsls	r3, r3, #8
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	4313      	orrs	r3, r2
 800953e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009546:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	031b      	lsls	r3, r3, #12
 800954e:	693a      	ldr	r2, [r7, #16]
 8009550:	4313      	orrs	r3, r2
 8009552:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a10      	ldr	r2, [pc, #64]	; (8009598 <TIM_OC4_SetConfig+0x9c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d109      	bne.n	8009570 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009562:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	695b      	ldr	r3, [r3, #20]
 8009568:	019b      	lsls	r3, r3, #6
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	4313      	orrs	r3, r2
 800956e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	697a      	ldr	r2, [r7, #20]
 8009574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	621a      	str	r2, [r3, #32]
}
 800958a:	bf00      	nop
 800958c:	371c      	adds	r7, #28
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	40010000 	.word	0x40010000

0800959c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800959c:	b480      	push	{r7}
 800959e:	b087      	sub	sp, #28
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6a1b      	ldr	r3, [r3, #32]
 80095ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6a1b      	ldr	r3, [r3, #32]
 80095b2:	f023 0201 	bic.w	r2, r3, #1
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	699b      	ldr	r3, [r3, #24]
 80095be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	f023 030a 	bic.w	r3, r3, #10
 80095d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	4313      	orrs	r3, r2
 80095e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	693a      	ldr	r2, [r7, #16]
 80095e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	697a      	ldr	r2, [r7, #20]
 80095ec:	621a      	str	r2, [r3, #32]
}
 80095ee:	bf00      	nop
 80095f0:	371c      	adds	r7, #28
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr

080095fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095fa:	b480      	push	{r7}
 80095fc:	b087      	sub	sp, #28
 80095fe:	af00      	add	r7, sp, #0
 8009600:	60f8      	str	r0, [r7, #12]
 8009602:	60b9      	str	r1, [r7, #8]
 8009604:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	f023 0210 	bic.w	r2, r3, #16
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009624:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	031b      	lsls	r3, r3, #12
 800962a:	697a      	ldr	r2, [r7, #20]
 800962c:	4313      	orrs	r3, r2
 800962e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009636:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	011b      	lsls	r3, r3, #4
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	4313      	orrs	r3, r2
 8009640:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	621a      	str	r2, [r3, #32]
}
 800964e:	bf00      	nop
 8009650:	371c      	adds	r7, #28
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr

0800965a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800965a:	b480      	push	{r7}
 800965c:	b085      	sub	sp, #20
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
 8009662:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009670:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009672:	683a      	ldr	r2, [r7, #0]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	4313      	orrs	r3, r2
 8009678:	f043 0307 	orr.w	r3, r3, #7
 800967c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	609a      	str	r2, [r3, #8]
}
 8009684:	bf00      	nop
 8009686:	3714      	adds	r7, #20
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009690:	b480      	push	{r7}
 8009692:	b087      	sub	sp, #28
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	021a      	lsls	r2, r3, #8
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	431a      	orrs	r2, r3
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	609a      	str	r2, [r3, #8]
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f003 031f 	and.w	r3, r3, #31
 80096e2:	2201      	movs	r2, #1
 80096e4:	fa02 f303 	lsl.w	r3, r2, r3
 80096e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	6a1a      	ldr	r2, [r3, #32]
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	43db      	mvns	r3, r3
 80096f2:	401a      	ands	r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6a1a      	ldr	r2, [r3, #32]
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	f003 031f 	and.w	r3, r3, #31
 8009702:	6879      	ldr	r1, [r7, #4]
 8009704:	fa01 f303 	lsl.w	r3, r1, r3
 8009708:	431a      	orrs	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	621a      	str	r2, [r3, #32]
}
 800970e:	bf00      	nop
 8009710:	371c      	adds	r7, #28
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr
	...

0800971c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800972c:	2b01      	cmp	r3, #1
 800972e:	d101      	bne.n	8009734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009730:	2302      	movs	r3, #2
 8009732:	e050      	b.n	80097d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2202      	movs	r2, #2
 8009740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800975a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	4313      	orrs	r3, r2
 8009764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	68fa      	ldr	r2, [r7, #12]
 800976c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a1c      	ldr	r2, [pc, #112]	; (80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d018      	beq.n	80097aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009780:	d013      	beq.n	80097aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a18      	ldr	r2, [pc, #96]	; (80097e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d00e      	beq.n	80097aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a16      	ldr	r2, [pc, #88]	; (80097ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d009      	beq.n	80097aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a15      	ldr	r2, [pc, #84]	; (80097f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d004      	beq.n	80097aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a13      	ldr	r2, [pc, #76]	; (80097f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d10c      	bne.n	80097c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
 80097e2:	bf00      	nop
 80097e4:	40010000 	.word	0x40010000
 80097e8:	40000400 	.word	0x40000400
 80097ec:	40000800 	.word	0x40000800
 80097f0:	40000c00 	.word	0x40000c00
 80097f4:	40014000 	.word	0x40014000

080097f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b083      	sub	sp, #12
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e03f      	b.n	80098b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	d106      	bne.n	800984c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f7f9 fa54 	bl	8002cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2224      	movs	r2, #36	; 0x24
 8009850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68da      	ldr	r2, [r3, #12]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009862:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 fdd1 	bl	800a40c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	691a      	ldr	r2, [r3, #16]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009878:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	695a      	ldr	r2, [r3, #20]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009888:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68da      	ldr	r2, [r3, #12]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009898:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2220      	movs	r2, #32
 80098ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3708      	adds	r7, #8
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
	...

080098bc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b08c      	sub	sp, #48	; 0x30
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	4613      	mov	r3, r2
 80098c8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	2b20      	cmp	r3, #32
 80098d4:	d165      	bne.n	80099a2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d002      	beq.n	80098e2 <HAL_UART_Transmit_DMA+0x26>
 80098dc:	88fb      	ldrh	r3, [r7, #6]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e05e      	b.n	80099a4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d101      	bne.n	80098f4 <HAL_UART_Transmit_DMA+0x38>
 80098f0:	2302      	movs	r3, #2
 80098f2:	e057      	b.n	80099a4 <HAL_UART_Transmit_DMA+0xe8>
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2201      	movs	r2, #1
 80098f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	88fa      	ldrh	r2, [r7, #6]
 8009906:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	88fa      	ldrh	r2, [r7, #6]
 800990c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2200      	movs	r2, #0
 8009912:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2221      	movs	r2, #33	; 0x21
 8009918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009920:	4a22      	ldr	r2, [pc, #136]	; (80099ac <HAL_UART_Transmit_DMA+0xf0>)
 8009922:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009928:	4a21      	ldr	r2, [pc, #132]	; (80099b0 <HAL_UART_Transmit_DMA+0xf4>)
 800992a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009930:	4a20      	ldr	r2, [pc, #128]	; (80099b4 <HAL_UART_Transmit_DMA+0xf8>)
 8009932:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009938:	2200      	movs	r2, #0
 800993a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800993c:	f107 0308 	add.w	r3, r7, #8
 8009940:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009948:	6819      	ldr	r1, [r3, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	3304      	adds	r3, #4
 8009950:	461a      	mov	r2, r3
 8009952:	88fb      	ldrh	r3, [r7, #6]
 8009954:	f7fa fba2 	bl	800409c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009960:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	3314      	adds	r3, #20
 8009970:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009972:	69bb      	ldr	r3, [r7, #24]
 8009974:	e853 3f00 	ldrex	r3, [r3]
 8009978:	617b      	str	r3, [r7, #20]
   return(result);
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009980:	62bb      	str	r3, [r7, #40]	; 0x28
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3314      	adds	r3, #20
 8009988:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800998a:	627a      	str	r2, [r7, #36]	; 0x24
 800998c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998e:	6a39      	ldr	r1, [r7, #32]
 8009990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009992:	e841 2300 	strex	r3, r2, [r1]
 8009996:	61fb      	str	r3, [r7, #28]
   return(result);
 8009998:	69fb      	ldr	r3, [r7, #28]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1e5      	bne.n	800996a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	e000      	b.n	80099a4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80099a2:	2302      	movs	r3, #2
  }
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3730      	adds	r7, #48	; 0x30
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	08009f3d 	.word	0x08009f3d
 80099b0:	08009fd7 	.word	0x08009fd7
 80099b4:	08009ff3 	.word	0x08009ff3

080099b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b0ba      	sub	sp, #232	; 0xe8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	695b      	ldr	r3, [r3, #20]
 80099da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80099de:	2300      	movs	r3, #0
 80099e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80099e4:	2300      	movs	r3, #0
 80099e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80099ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ee:	f003 030f 	and.w	r3, r3, #15
 80099f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80099f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d10f      	bne.n	8009a1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a02:	f003 0320 	and.w	r3, r3, #32
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d009      	beq.n	8009a1e <HAL_UART_IRQHandler+0x66>
 8009a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a0e:	f003 0320 	and.w	r3, r3, #32
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d003      	beq.n	8009a1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 fc3c 	bl	800a294 <UART_Receive_IT>
      return;
 8009a1c:	e256      	b.n	8009ecc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009a1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f000 80de 	beq.w	8009be4 <HAL_UART_IRQHandler+0x22c>
 8009a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a2c:	f003 0301 	and.w	r3, r3, #1
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d106      	bne.n	8009a42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a38:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f000 80d1 	beq.w	8009be4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00b      	beq.n	8009a66 <HAL_UART_IRQHandler+0xae>
 8009a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d005      	beq.n	8009a66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a5e:	f043 0201 	orr.w	r2, r3, #1
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a6a:	f003 0304 	and.w	r3, r3, #4
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00b      	beq.n	8009a8a <HAL_UART_IRQHandler+0xd2>
 8009a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a76:	f003 0301 	and.w	r3, r3, #1
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d005      	beq.n	8009a8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a82:	f043 0202 	orr.w	r2, r3, #2
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a8e:	f003 0302 	and.w	r3, r3, #2
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00b      	beq.n	8009aae <HAL_UART_IRQHandler+0xf6>
 8009a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a9a:	f003 0301 	and.w	r3, r3, #1
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d005      	beq.n	8009aae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa6:	f043 0204 	orr.w	r2, r3, #4
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ab2:	f003 0308 	and.w	r3, r3, #8
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d011      	beq.n	8009ade <HAL_UART_IRQHandler+0x126>
 8009aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009abe:	f003 0320 	and.w	r3, r3, #32
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d105      	bne.n	8009ad2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d005      	beq.n	8009ade <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad6:	f043 0208 	orr.w	r2, r3, #8
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f000 81ed 	beq.w	8009ec2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aec:	f003 0320 	and.w	r3, r3, #32
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d008      	beq.n	8009b06 <HAL_UART_IRQHandler+0x14e>
 8009af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009af8:	f003 0320 	and.w	r3, r3, #32
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d002      	beq.n	8009b06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fbc7 	bl	800a294 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	695b      	ldr	r3, [r3, #20]
 8009b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b10:	2b40      	cmp	r3, #64	; 0x40
 8009b12:	bf0c      	ite	eq
 8009b14:	2301      	moveq	r3, #1
 8009b16:	2300      	movne	r3, #0
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b22:	f003 0308 	and.w	r3, r3, #8
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d103      	bne.n	8009b32 <HAL_UART_IRQHandler+0x17a>
 8009b2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d04f      	beq.n	8009bd2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 facf 	bl	800a0d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b42:	2b40      	cmp	r3, #64	; 0x40
 8009b44:	d141      	bne.n	8009bca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	3314      	adds	r3, #20
 8009b4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009b54:	e853 3f00 	ldrex	r3, [r3]
 8009b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	3314      	adds	r3, #20
 8009b6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009b72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009b7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009b82:	e841 2300 	strex	r3, r2, [r1]
 8009b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d1d9      	bne.n	8009b46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d013      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b9e:	4a7d      	ldr	r2, [pc, #500]	; (8009d94 <HAL_UART_IRQHandler+0x3dc>)
 8009ba0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7fa fb40 	bl	800422c <HAL_DMA_Abort_IT>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d016      	beq.n	8009be0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc0:	e00e      	b.n	8009be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f9a4 	bl	8009f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc8:	e00a      	b.n	8009be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f9a0 	bl	8009f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bd0:	e006      	b.n	8009be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 f99c 	bl	8009f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009bde:	e170      	b.n	8009ec2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009be0:	bf00      	nop
    return;
 8009be2:	e16e      	b.n	8009ec2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	f040 814a 	bne.w	8009e82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bf2:	f003 0310 	and.w	r3, r3, #16
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f000 8143 	beq.w	8009e82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c00:	f003 0310 	and.w	r3, r3, #16
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 813c 	beq.w	8009e82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	60bb      	str	r3, [r7, #8]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	60bb      	str	r3, [r7, #8]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	60bb      	str	r3, [r7, #8]
 8009c1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	695b      	ldr	r3, [r3, #20]
 8009c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c2a:	2b40      	cmp	r3, #64	; 0x40
 8009c2c:	f040 80b4 	bne.w	8009d98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f000 8140 	beq.w	8009ec6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	f080 8139 	bcs.w	8009ec6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c60:	69db      	ldr	r3, [r3, #28]
 8009c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c66:	f000 8088 	beq.w	8009d7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	330c      	adds	r3, #12
 8009c70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	330c      	adds	r3, #12
 8009c92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009c96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009c9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009ca6:	e841 2300 	strex	r3, r2, [r1]
 8009caa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1d9      	bne.n	8009c6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3314      	adds	r3, #20
 8009cbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cc0:	e853 3f00 	ldrex	r3, [r3]
 8009cc4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009cc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009cc8:	f023 0301 	bic.w	r3, r3, #1
 8009ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	3314      	adds	r3, #20
 8009cd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009cda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009cde:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009ce6:	e841 2300 	strex	r3, r2, [r1]
 8009cea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1e1      	bne.n	8009cb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3314      	adds	r3, #20
 8009cf8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cfc:	e853 3f00 	ldrex	r3, [r3]
 8009d00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009d02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3314      	adds	r3, #20
 8009d12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009d18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d1e:	e841 2300 	strex	r3, r2, [r1]
 8009d22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1e3      	bne.n	8009cf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2220      	movs	r2, #32
 8009d2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	330c      	adds	r3, #12
 8009d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d42:	e853 3f00 	ldrex	r3, [r3]
 8009d46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d4a:	f023 0310 	bic.w	r3, r3, #16
 8009d4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	330c      	adds	r3, #12
 8009d58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009d5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8009d5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d64:	e841 2300 	strex	r3, r2, [r1]
 8009d68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d1e3      	bne.n	8009d38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fa f9e9 	bl	800414c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	4619      	mov	r1, r3
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f8ca 	bl	8009f24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d90:	e099      	b.n	8009ec6 <HAL_UART_IRQHandler+0x50e>
 8009d92:	bf00      	nop
 8009d94:	0800a19d 	.word	0x0800a19d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	1ad3      	subs	r3, r2, r3
 8009da4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	f000 808b 	beq.w	8009eca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009db4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	f000 8086 	beq.w	8009eca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	330c      	adds	r3, #12
 8009dc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc8:	e853 3f00 	ldrex	r3, [r3]
 8009dcc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009dd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	330c      	adds	r3, #12
 8009dde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009de2:	647a      	str	r2, [r7, #68]	; 0x44
 8009de4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009de8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009dea:	e841 2300 	strex	r3, r2, [r1]
 8009dee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1e3      	bne.n	8009dbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	3314      	adds	r3, #20
 8009dfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e00:	e853 3f00 	ldrex	r3, [r3]
 8009e04:	623b      	str	r3, [r7, #32]
   return(result);
 8009e06:	6a3b      	ldr	r3, [r7, #32]
 8009e08:	f023 0301 	bic.w	r3, r3, #1
 8009e0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	3314      	adds	r3, #20
 8009e16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009e1a:	633a      	str	r2, [r7, #48]	; 0x30
 8009e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e22:	e841 2300 	strex	r3, r2, [r1]
 8009e26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d1e3      	bne.n	8009df6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2220      	movs	r2, #32
 8009e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	330c      	adds	r3, #12
 8009e42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	e853 3f00 	ldrex	r3, [r3]
 8009e4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f023 0310 	bic.w	r3, r3, #16
 8009e52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	330c      	adds	r3, #12
 8009e5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009e60:	61fa      	str	r2, [r7, #28]
 8009e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e64:	69b9      	ldr	r1, [r7, #24]
 8009e66:	69fa      	ldr	r2, [r7, #28]
 8009e68:	e841 2300 	strex	r3, r2, [r1]
 8009e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e3      	bne.n	8009e3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e78:	4619      	mov	r1, r3
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f000 f852 	bl	8009f24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e80:	e023      	b.n	8009eca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d009      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x4ea>
 8009e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d003      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 f992 	bl	800a1c4 <UART_Transmit_IT>
    return;
 8009ea0:	e014      	b.n	8009ecc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00e      	beq.n	8009ecc <HAL_UART_IRQHandler+0x514>
 8009eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d008      	beq.n	8009ecc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f9d2 	bl	800a264 <UART_EndTransmit_IT>
    return;
 8009ec0:	e004      	b.n	8009ecc <HAL_UART_IRQHandler+0x514>
    return;
 8009ec2:	bf00      	nop
 8009ec4:	e002      	b.n	8009ecc <HAL_UART_IRQHandler+0x514>
      return;
 8009ec6:	bf00      	nop
 8009ec8:	e000      	b.n	8009ecc <HAL_UART_IRQHandler+0x514>
      return;
 8009eca:	bf00      	nop
  }
}
 8009ecc:	37e8      	adds	r7, #232	; 0xe8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop

08009ed4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009edc:	bf00      	nop
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009ef0:	bf00      	nop
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009f04:	bf00      	nop
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f18:	bf00      	nop
 8009f1a:	370c      	adds	r7, #12
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b090      	sub	sp, #64	; 0x40
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f48:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d137      	bne.n	8009fc8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3314      	adds	r3, #20
 8009f64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f68:	e853 3f00 	ldrex	r3, [r3]
 8009f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f74:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	3314      	adds	r3, #20
 8009f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f7e:	633a      	str	r2, [r7, #48]	; 0x30
 8009f80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f86:	e841 2300 	strex	r3, r2, [r1]
 8009f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1e5      	bne.n	8009f5e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	e853 3f00 	ldrex	r3, [r3]
 8009fa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fa8:	637b      	str	r3, [r7, #52]	; 0x34
 8009faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	330c      	adds	r3, #12
 8009fb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009fb2:	61fa      	str	r2, [r7, #28]
 8009fb4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb6:	69b9      	ldr	r1, [r7, #24]
 8009fb8:	69fa      	ldr	r2, [r7, #28]
 8009fba:	e841 2300 	strex	r3, r2, [r1]
 8009fbe:	617b      	str	r3, [r7, #20]
   return(result);
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1e5      	bne.n	8009f92 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009fc6:	e002      	b.n	8009fce <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009fc8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009fca:	f7ff ff83 	bl	8009ed4 <HAL_UART_TxCpltCallback>
}
 8009fce:	bf00      	nop
 8009fd0:	3740      	adds	r7, #64	; 0x40
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b084      	sub	sp, #16
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fe2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f7ff ff7f 	bl	8009ee8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fea:	bf00      	nop
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b084      	sub	sp, #16
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a002:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	695b      	ldr	r3, [r3, #20]
 800a00a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a00e:	2b80      	cmp	r3, #128	; 0x80
 800a010:	bf0c      	ite	eq
 800a012:	2301      	moveq	r3, #1
 800a014:	2300      	movne	r3, #0
 800a016:	b2db      	uxtb	r3, r3
 800a018:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a020:	b2db      	uxtb	r3, r3
 800a022:	2b21      	cmp	r3, #33	; 0x21
 800a024:	d108      	bne.n	800a038 <UART_DMAError+0x46>
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d005      	beq.n	800a038 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	2200      	movs	r2, #0
 800a030:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a032:	68b8      	ldr	r0, [r7, #8]
 800a034:	f000 f827 	bl	800a086 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a042:	2b40      	cmp	r3, #64	; 0x40
 800a044:	bf0c      	ite	eq
 800a046:	2301      	moveq	r3, #1
 800a048:	2300      	movne	r3, #0
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a054:	b2db      	uxtb	r3, r3
 800a056:	2b22      	cmp	r3, #34	; 0x22
 800a058:	d108      	bne.n	800a06c <UART_DMAError+0x7a>
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d005      	beq.n	800a06c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	2200      	movs	r2, #0
 800a064:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a066:	68b8      	ldr	r0, [r7, #8]
 800a068:	f000 f835 	bl	800a0d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a070:	f043 0210 	orr.w	r2, r3, #16
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a078:	68b8      	ldr	r0, [r7, #8]
 800a07a:	f7ff ff49 	bl	8009f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a07e:	bf00      	nop
 800a080:	3710      	adds	r7, #16
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a086:	b480      	push	{r7}
 800a088:	b089      	sub	sp, #36	; 0x24
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	330c      	adds	r3, #12
 800a094:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	e853 3f00 	ldrex	r3, [r3]
 800a09c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a0a4:	61fb      	str	r3, [r7, #28]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	330c      	adds	r3, #12
 800a0ac:	69fa      	ldr	r2, [r7, #28]
 800a0ae:	61ba      	str	r2, [r7, #24]
 800a0b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b2:	6979      	ldr	r1, [r7, #20]
 800a0b4:	69ba      	ldr	r2, [r7, #24]
 800a0b6:	e841 2300 	strex	r3, r2, [r1]
 800a0ba:	613b      	str	r3, [r7, #16]
   return(result);
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d1e5      	bne.n	800a08e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2220      	movs	r2, #32
 800a0c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a0ca:	bf00      	nop
 800a0cc:	3724      	adds	r7, #36	; 0x24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr

0800a0d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a0d6:	b480      	push	{r7}
 800a0d8:	b095      	sub	sp, #84	; 0x54
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	330c      	adds	r3, #12
 800a0e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a0f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	330c      	adds	r3, #12
 800a0fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a0fe:	643a      	str	r2, [r7, #64]	; 0x40
 800a100:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a104:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e5      	bne.n	800a0de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	3314      	adds	r3, #20
 800a118:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11a:	6a3b      	ldr	r3, [r7, #32]
 800a11c:	e853 3f00 	ldrex	r3, [r3]
 800a120:	61fb      	str	r3, [r7, #28]
   return(result);
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	f023 0301 	bic.w	r3, r3, #1
 800a128:	64bb      	str	r3, [r7, #72]	; 0x48
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3314      	adds	r3, #20
 800a130:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a132:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a134:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a136:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a138:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a13a:	e841 2300 	strex	r3, r2, [r1]
 800a13e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1e5      	bne.n	800a112 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d119      	bne.n	800a182 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	330c      	adds	r3, #12
 800a154:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	e853 3f00 	ldrex	r3, [r3]
 800a15c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	f023 0310 	bic.w	r3, r3, #16
 800a164:	647b      	str	r3, [r7, #68]	; 0x44
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	330c      	adds	r3, #12
 800a16c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a16e:	61ba      	str	r2, [r7, #24]
 800a170:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a172:	6979      	ldr	r1, [r7, #20]
 800a174:	69ba      	ldr	r2, [r7, #24]
 800a176:	e841 2300 	strex	r3, r2, [r1]
 800a17a:	613b      	str	r3, [r7, #16]
   return(result);
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d1e5      	bne.n	800a14e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2220      	movs	r2, #32
 800a186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2200      	movs	r2, #0
 800a18e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a190:	bf00      	nop
 800a192:	3754      	adds	r7, #84	; 0x54
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f7ff feaa 	bl	8009f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1bc:	bf00      	nop
 800a1be:	3710      	adds	r7, #16
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b085      	sub	sp, #20
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	2b21      	cmp	r3, #33	; 0x21
 800a1d6:	d13e      	bne.n	800a256 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1e0:	d114      	bne.n	800a20c <UART_Transmit_IT+0x48>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d110      	bne.n	800a20c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	881b      	ldrh	r3, [r3, #0]
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6a1b      	ldr	r3, [r3, #32]
 800a204:	1c9a      	adds	r2, r3, #2
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	621a      	str	r2, [r3, #32]
 800a20a:	e008      	b.n	800a21e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6a1b      	ldr	r3, [r3, #32]
 800a210:	1c59      	adds	r1, r3, #1
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	6211      	str	r1, [r2, #32]
 800a216:	781a      	ldrb	r2, [r3, #0]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a222:	b29b      	uxth	r3, r3
 800a224:	3b01      	subs	r3, #1
 800a226:	b29b      	uxth	r3, r3
 800a228:	687a      	ldr	r2, [r7, #4]
 800a22a:	4619      	mov	r1, r3
 800a22c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10f      	bne.n	800a252 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68da      	ldr	r2, [r3, #12]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a240:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	68da      	ldr	r2, [r3, #12]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a250:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a252:	2300      	movs	r3, #0
 800a254:	e000      	b.n	800a258 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a256:	2302      	movs	r3, #2
  }
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3714      	adds	r7, #20
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	68da      	ldr	r2, [r3, #12]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a27a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2220      	movs	r2, #32
 800a280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f7ff fe25 	bl	8009ed4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3708      	adds	r7, #8
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b08c      	sub	sp, #48	; 0x30
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	2b22      	cmp	r3, #34	; 0x22
 800a2a6:	f040 80ab 	bne.w	800a400 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2b2:	d117      	bne.n	800a2e4 <UART_Receive_IT+0x50>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	691b      	ldr	r3, [r3, #16]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d113      	bne.n	800a2e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2c4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2d2:	b29a      	uxth	r2, r3
 800a2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2dc:	1c9a      	adds	r2, r3, #2
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	629a      	str	r2, [r3, #40]	; 0x28
 800a2e2:	e026      	b.n	800a332 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2f6:	d007      	beq.n	800a308 <UART_Receive_IT+0x74>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10a      	bne.n	800a316 <UART_Receive_IT+0x82>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	691b      	ldr	r3, [r3, #16]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d106      	bne.n	800a316 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	b2da      	uxtb	r2, r3
 800a310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a312:	701a      	strb	r2, [r3, #0]
 800a314:	e008      	b.n	800a328 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a322:	b2da      	uxtb	r2, r3
 800a324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a326:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a32c:	1c5a      	adds	r2, r3, #1
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a336:	b29b      	uxth	r3, r3
 800a338:	3b01      	subs	r3, #1
 800a33a:	b29b      	uxth	r3, r3
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	4619      	mov	r1, r3
 800a340:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a342:	2b00      	cmp	r3, #0
 800a344:	d15a      	bne.n	800a3fc <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	68da      	ldr	r2, [r3, #12]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f022 0220 	bic.w	r2, r2, #32
 800a354:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	68da      	ldr	r2, [r3, #12]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a364:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	695a      	ldr	r2, [r3, #20]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f022 0201 	bic.w	r2, r2, #1
 800a374:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2220      	movs	r2, #32
 800a37a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a382:	2b01      	cmp	r3, #1
 800a384:	d135      	bne.n	800a3f2 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2200      	movs	r2, #0
 800a38a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	330c      	adds	r3, #12
 800a392:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	e853 3f00 	ldrex	r3, [r3]
 800a39a:	613b      	str	r3, [r7, #16]
   return(result);
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	f023 0310 	bic.w	r3, r3, #16
 800a3a2:	627b      	str	r3, [r7, #36]	; 0x24
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	330c      	adds	r3, #12
 800a3aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ac:	623a      	str	r2, [r7, #32]
 800a3ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b0:	69f9      	ldr	r1, [r7, #28]
 800a3b2:	6a3a      	ldr	r2, [r7, #32]
 800a3b4:	e841 2300 	strex	r3, r2, [r1]
 800a3b8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1e5      	bne.n	800a38c <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f003 0310 	and.w	r3, r3, #16
 800a3ca:	2b10      	cmp	r3, #16
 800a3cc:	d10a      	bne.n	800a3e4 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	60fb      	str	r3, [r7, #12]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	60fb      	str	r3, [r7, #12]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	60fb      	str	r3, [r7, #12]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff fd9a 	bl	8009f24 <HAL_UARTEx_RxEventCallback>
 800a3f0:	e002      	b.n	800a3f8 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f7ff fd82 	bl	8009efc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	e002      	b.n	800a402 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	e000      	b.n	800a402 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a400:	2302      	movs	r3, #2
  }
}
 800a402:	4618      	mov	r0, r3
 800a404:	3730      	adds	r7, #48	; 0x30
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
	...

0800a40c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a40c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a410:	b0c0      	sub	sp, #256	; 0x100
 800a412:	af00      	add	r7, sp, #0
 800a414:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a428:	68d9      	ldr	r1, [r3, #12]
 800a42a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a42e:	681a      	ldr	r2, [r3, #0]
 800a430:	ea40 0301 	orr.w	r3, r0, r1
 800a434:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a43a:	689a      	ldr	r2, [r3, #8]
 800a43c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a440:	691b      	ldr	r3, [r3, #16]
 800a442:	431a      	orrs	r2, r3
 800a444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a448:	695b      	ldr	r3, [r3, #20]
 800a44a:	431a      	orrs	r2, r3
 800a44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a450:	69db      	ldr	r3, [r3, #28]
 800a452:	4313      	orrs	r3, r2
 800a454:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a464:	f021 010c 	bic.w	r1, r1, #12
 800a468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a472:	430b      	orrs	r3, r1
 800a474:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a486:	6999      	ldr	r1, [r3, #24]
 800a488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	ea40 0301 	orr.w	r3, r0, r1
 800a492:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a498:	681a      	ldr	r2, [r3, #0]
 800a49a:	4b8f      	ldr	r3, [pc, #572]	; (800a6d8 <UART_SetConfig+0x2cc>)
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d005      	beq.n	800a4ac <UART_SetConfig+0xa0>
 800a4a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a4:	681a      	ldr	r2, [r3, #0]
 800a4a6:	4b8d      	ldr	r3, [pc, #564]	; (800a6dc <UART_SetConfig+0x2d0>)
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d104      	bne.n	800a4b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a4ac:	f7fe f9e0 	bl	8008870 <HAL_RCC_GetPCLK2Freq>
 800a4b0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a4b4:	e003      	b.n	800a4be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a4b6:	f7fe f9c7 	bl	8008848 <HAL_RCC_GetPCLK1Freq>
 800a4ba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c2:	69db      	ldr	r3, [r3, #28]
 800a4c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4c8:	f040 810c 	bne.w	800a6e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a4cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a4d6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a4da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a4de:	4622      	mov	r2, r4
 800a4e0:	462b      	mov	r3, r5
 800a4e2:	1891      	adds	r1, r2, r2
 800a4e4:	65b9      	str	r1, [r7, #88]	; 0x58
 800a4e6:	415b      	adcs	r3, r3
 800a4e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a4ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a4ee:	4621      	mov	r1, r4
 800a4f0:	eb12 0801 	adds.w	r8, r2, r1
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	eb43 0901 	adc.w	r9, r3, r1
 800a4fa:	f04f 0200 	mov.w	r2, #0
 800a4fe:	f04f 0300 	mov.w	r3, #0
 800a502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a50a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a50e:	4690      	mov	r8, r2
 800a510:	4699      	mov	r9, r3
 800a512:	4623      	mov	r3, r4
 800a514:	eb18 0303 	adds.w	r3, r8, r3
 800a518:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a51c:	462b      	mov	r3, r5
 800a51e:	eb49 0303 	adc.w	r3, r9, r3
 800a522:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a532:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a536:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a53a:	460b      	mov	r3, r1
 800a53c:	18db      	adds	r3, r3, r3
 800a53e:	653b      	str	r3, [r7, #80]	; 0x50
 800a540:	4613      	mov	r3, r2
 800a542:	eb42 0303 	adc.w	r3, r2, r3
 800a546:	657b      	str	r3, [r7, #84]	; 0x54
 800a548:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a54c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a550:	f7f6 fb92 	bl	8000c78 <__aeabi_uldivmod>
 800a554:	4602      	mov	r2, r0
 800a556:	460b      	mov	r3, r1
 800a558:	4b61      	ldr	r3, [pc, #388]	; (800a6e0 <UART_SetConfig+0x2d4>)
 800a55a:	fba3 2302 	umull	r2, r3, r3, r2
 800a55e:	095b      	lsrs	r3, r3, #5
 800a560:	011c      	lsls	r4, r3, #4
 800a562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a566:	2200      	movs	r2, #0
 800a568:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a56c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a570:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a574:	4642      	mov	r2, r8
 800a576:	464b      	mov	r3, r9
 800a578:	1891      	adds	r1, r2, r2
 800a57a:	64b9      	str	r1, [r7, #72]	; 0x48
 800a57c:	415b      	adcs	r3, r3
 800a57e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a584:	4641      	mov	r1, r8
 800a586:	eb12 0a01 	adds.w	sl, r2, r1
 800a58a:	4649      	mov	r1, r9
 800a58c:	eb43 0b01 	adc.w	fp, r3, r1
 800a590:	f04f 0200 	mov.w	r2, #0
 800a594:	f04f 0300 	mov.w	r3, #0
 800a598:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a59c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a5a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a5a4:	4692      	mov	sl, r2
 800a5a6:	469b      	mov	fp, r3
 800a5a8:	4643      	mov	r3, r8
 800a5aa:	eb1a 0303 	adds.w	r3, sl, r3
 800a5ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a5b2:	464b      	mov	r3, r9
 800a5b4:	eb4b 0303 	adc.w	r3, fp, r3
 800a5b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a5bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a5c8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a5cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	18db      	adds	r3, r3, r3
 800a5d4:	643b      	str	r3, [r7, #64]	; 0x40
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	eb42 0303 	adc.w	r3, r2, r3
 800a5dc:	647b      	str	r3, [r7, #68]	; 0x44
 800a5de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a5e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a5e6:	f7f6 fb47 	bl	8000c78 <__aeabi_uldivmod>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	4b3b      	ldr	r3, [pc, #236]	; (800a6e0 <UART_SetConfig+0x2d4>)
 800a5f2:	fba3 2301 	umull	r2, r3, r3, r1
 800a5f6:	095b      	lsrs	r3, r3, #5
 800a5f8:	2264      	movs	r2, #100	; 0x64
 800a5fa:	fb02 f303 	mul.w	r3, r2, r3
 800a5fe:	1acb      	subs	r3, r1, r3
 800a600:	00db      	lsls	r3, r3, #3
 800a602:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a606:	4b36      	ldr	r3, [pc, #216]	; (800a6e0 <UART_SetConfig+0x2d4>)
 800a608:	fba3 2302 	umull	r2, r3, r3, r2
 800a60c:	095b      	lsrs	r3, r3, #5
 800a60e:	005b      	lsls	r3, r3, #1
 800a610:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a614:	441c      	add	r4, r3
 800a616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a61a:	2200      	movs	r2, #0
 800a61c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a620:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a624:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a628:	4642      	mov	r2, r8
 800a62a:	464b      	mov	r3, r9
 800a62c:	1891      	adds	r1, r2, r2
 800a62e:	63b9      	str	r1, [r7, #56]	; 0x38
 800a630:	415b      	adcs	r3, r3
 800a632:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a638:	4641      	mov	r1, r8
 800a63a:	1851      	adds	r1, r2, r1
 800a63c:	6339      	str	r1, [r7, #48]	; 0x30
 800a63e:	4649      	mov	r1, r9
 800a640:	414b      	adcs	r3, r1
 800a642:	637b      	str	r3, [r7, #52]	; 0x34
 800a644:	f04f 0200 	mov.w	r2, #0
 800a648:	f04f 0300 	mov.w	r3, #0
 800a64c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a650:	4659      	mov	r1, fp
 800a652:	00cb      	lsls	r3, r1, #3
 800a654:	4651      	mov	r1, sl
 800a656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a65a:	4651      	mov	r1, sl
 800a65c:	00ca      	lsls	r2, r1, #3
 800a65e:	4610      	mov	r0, r2
 800a660:	4619      	mov	r1, r3
 800a662:	4603      	mov	r3, r0
 800a664:	4642      	mov	r2, r8
 800a666:	189b      	adds	r3, r3, r2
 800a668:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a66c:	464b      	mov	r3, r9
 800a66e:	460a      	mov	r2, r1
 800a670:	eb42 0303 	adc.w	r3, r2, r3
 800a674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a684:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a688:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a68c:	460b      	mov	r3, r1
 800a68e:	18db      	adds	r3, r3, r3
 800a690:	62bb      	str	r3, [r7, #40]	; 0x28
 800a692:	4613      	mov	r3, r2
 800a694:	eb42 0303 	adc.w	r3, r2, r3
 800a698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a69a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a69e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a6a2:	f7f6 fae9 	bl	8000c78 <__aeabi_uldivmod>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	4b0d      	ldr	r3, [pc, #52]	; (800a6e0 <UART_SetConfig+0x2d4>)
 800a6ac:	fba3 1302 	umull	r1, r3, r3, r2
 800a6b0:	095b      	lsrs	r3, r3, #5
 800a6b2:	2164      	movs	r1, #100	; 0x64
 800a6b4:	fb01 f303 	mul.w	r3, r1, r3
 800a6b8:	1ad3      	subs	r3, r2, r3
 800a6ba:	00db      	lsls	r3, r3, #3
 800a6bc:	3332      	adds	r3, #50	; 0x32
 800a6be:	4a08      	ldr	r2, [pc, #32]	; (800a6e0 <UART_SetConfig+0x2d4>)
 800a6c0:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c4:	095b      	lsrs	r3, r3, #5
 800a6c6:	f003 0207 	and.w	r2, r3, #7
 800a6ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4422      	add	r2, r4
 800a6d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6d4:	e105      	b.n	800a8e2 <UART_SetConfig+0x4d6>
 800a6d6:	bf00      	nop
 800a6d8:	40011000 	.word	0x40011000
 800a6dc:	40011400 	.word	0x40011400
 800a6e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a6e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a6ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a6f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a6f6:	4642      	mov	r2, r8
 800a6f8:	464b      	mov	r3, r9
 800a6fa:	1891      	adds	r1, r2, r2
 800a6fc:	6239      	str	r1, [r7, #32]
 800a6fe:	415b      	adcs	r3, r3
 800a700:	627b      	str	r3, [r7, #36]	; 0x24
 800a702:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a706:	4641      	mov	r1, r8
 800a708:	1854      	adds	r4, r2, r1
 800a70a:	4649      	mov	r1, r9
 800a70c:	eb43 0501 	adc.w	r5, r3, r1
 800a710:	f04f 0200 	mov.w	r2, #0
 800a714:	f04f 0300 	mov.w	r3, #0
 800a718:	00eb      	lsls	r3, r5, #3
 800a71a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a71e:	00e2      	lsls	r2, r4, #3
 800a720:	4614      	mov	r4, r2
 800a722:	461d      	mov	r5, r3
 800a724:	4643      	mov	r3, r8
 800a726:	18e3      	adds	r3, r4, r3
 800a728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a72c:	464b      	mov	r3, r9
 800a72e:	eb45 0303 	adc.w	r3, r5, r3
 800a732:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a742:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a746:	f04f 0200 	mov.w	r2, #0
 800a74a:	f04f 0300 	mov.w	r3, #0
 800a74e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a752:	4629      	mov	r1, r5
 800a754:	008b      	lsls	r3, r1, #2
 800a756:	4621      	mov	r1, r4
 800a758:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a75c:	4621      	mov	r1, r4
 800a75e:	008a      	lsls	r2, r1, #2
 800a760:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a764:	f7f6 fa88 	bl	8000c78 <__aeabi_uldivmod>
 800a768:	4602      	mov	r2, r0
 800a76a:	460b      	mov	r3, r1
 800a76c:	4b60      	ldr	r3, [pc, #384]	; (800a8f0 <UART_SetConfig+0x4e4>)
 800a76e:	fba3 2302 	umull	r2, r3, r3, r2
 800a772:	095b      	lsrs	r3, r3, #5
 800a774:	011c      	lsls	r4, r3, #4
 800a776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a77a:	2200      	movs	r2, #0
 800a77c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a780:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a784:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a788:	4642      	mov	r2, r8
 800a78a:	464b      	mov	r3, r9
 800a78c:	1891      	adds	r1, r2, r2
 800a78e:	61b9      	str	r1, [r7, #24]
 800a790:	415b      	adcs	r3, r3
 800a792:	61fb      	str	r3, [r7, #28]
 800a794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a798:	4641      	mov	r1, r8
 800a79a:	1851      	adds	r1, r2, r1
 800a79c:	6139      	str	r1, [r7, #16]
 800a79e:	4649      	mov	r1, r9
 800a7a0:	414b      	adcs	r3, r1
 800a7a2:	617b      	str	r3, [r7, #20]
 800a7a4:	f04f 0200 	mov.w	r2, #0
 800a7a8:	f04f 0300 	mov.w	r3, #0
 800a7ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a7b0:	4659      	mov	r1, fp
 800a7b2:	00cb      	lsls	r3, r1, #3
 800a7b4:	4651      	mov	r1, sl
 800a7b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a7ba:	4651      	mov	r1, sl
 800a7bc:	00ca      	lsls	r2, r1, #3
 800a7be:	4610      	mov	r0, r2
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	4642      	mov	r2, r8
 800a7c6:	189b      	adds	r3, r3, r2
 800a7c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a7cc:	464b      	mov	r3, r9
 800a7ce:	460a      	mov	r2, r1
 800a7d0:	eb42 0303 	adc.w	r3, r2, r3
 800a7d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	67bb      	str	r3, [r7, #120]	; 0x78
 800a7e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a7e4:	f04f 0200 	mov.w	r2, #0
 800a7e8:	f04f 0300 	mov.w	r3, #0
 800a7ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a7f0:	4649      	mov	r1, r9
 800a7f2:	008b      	lsls	r3, r1, #2
 800a7f4:	4641      	mov	r1, r8
 800a7f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	008a      	lsls	r2, r1, #2
 800a7fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a802:	f7f6 fa39 	bl	8000c78 <__aeabi_uldivmod>
 800a806:	4602      	mov	r2, r0
 800a808:	460b      	mov	r3, r1
 800a80a:	4b39      	ldr	r3, [pc, #228]	; (800a8f0 <UART_SetConfig+0x4e4>)
 800a80c:	fba3 1302 	umull	r1, r3, r3, r2
 800a810:	095b      	lsrs	r3, r3, #5
 800a812:	2164      	movs	r1, #100	; 0x64
 800a814:	fb01 f303 	mul.w	r3, r1, r3
 800a818:	1ad3      	subs	r3, r2, r3
 800a81a:	011b      	lsls	r3, r3, #4
 800a81c:	3332      	adds	r3, #50	; 0x32
 800a81e:	4a34      	ldr	r2, [pc, #208]	; (800a8f0 <UART_SetConfig+0x4e4>)
 800a820:	fba2 2303 	umull	r2, r3, r2, r3
 800a824:	095b      	lsrs	r3, r3, #5
 800a826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a82a:	441c      	add	r4, r3
 800a82c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a830:	2200      	movs	r2, #0
 800a832:	673b      	str	r3, [r7, #112]	; 0x70
 800a834:	677a      	str	r2, [r7, #116]	; 0x74
 800a836:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a83a:	4642      	mov	r2, r8
 800a83c:	464b      	mov	r3, r9
 800a83e:	1891      	adds	r1, r2, r2
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	415b      	adcs	r3, r3
 800a844:	60fb      	str	r3, [r7, #12]
 800a846:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a84a:	4641      	mov	r1, r8
 800a84c:	1851      	adds	r1, r2, r1
 800a84e:	6039      	str	r1, [r7, #0]
 800a850:	4649      	mov	r1, r9
 800a852:	414b      	adcs	r3, r1
 800a854:	607b      	str	r3, [r7, #4]
 800a856:	f04f 0200 	mov.w	r2, #0
 800a85a:	f04f 0300 	mov.w	r3, #0
 800a85e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a862:	4659      	mov	r1, fp
 800a864:	00cb      	lsls	r3, r1, #3
 800a866:	4651      	mov	r1, sl
 800a868:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a86c:	4651      	mov	r1, sl
 800a86e:	00ca      	lsls	r2, r1, #3
 800a870:	4610      	mov	r0, r2
 800a872:	4619      	mov	r1, r3
 800a874:	4603      	mov	r3, r0
 800a876:	4642      	mov	r2, r8
 800a878:	189b      	adds	r3, r3, r2
 800a87a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a87c:	464b      	mov	r3, r9
 800a87e:	460a      	mov	r2, r1
 800a880:	eb42 0303 	adc.w	r3, r2, r3
 800a884:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	2200      	movs	r2, #0
 800a88e:	663b      	str	r3, [r7, #96]	; 0x60
 800a890:	667a      	str	r2, [r7, #100]	; 0x64
 800a892:	f04f 0200 	mov.w	r2, #0
 800a896:	f04f 0300 	mov.w	r3, #0
 800a89a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a89e:	4649      	mov	r1, r9
 800a8a0:	008b      	lsls	r3, r1, #2
 800a8a2:	4641      	mov	r1, r8
 800a8a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8a8:	4641      	mov	r1, r8
 800a8aa:	008a      	lsls	r2, r1, #2
 800a8ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a8b0:	f7f6 f9e2 	bl	8000c78 <__aeabi_uldivmod>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	460b      	mov	r3, r1
 800a8b8:	4b0d      	ldr	r3, [pc, #52]	; (800a8f0 <UART_SetConfig+0x4e4>)
 800a8ba:	fba3 1302 	umull	r1, r3, r3, r2
 800a8be:	095b      	lsrs	r3, r3, #5
 800a8c0:	2164      	movs	r1, #100	; 0x64
 800a8c2:	fb01 f303 	mul.w	r3, r1, r3
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	011b      	lsls	r3, r3, #4
 800a8ca:	3332      	adds	r3, #50	; 0x32
 800a8cc:	4a08      	ldr	r2, [pc, #32]	; (800a8f0 <UART_SetConfig+0x4e4>)
 800a8ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a8d2:	095b      	lsrs	r3, r3, #5
 800a8d4:	f003 020f 	and.w	r2, r3, #15
 800a8d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4422      	add	r2, r4
 800a8e0:	609a      	str	r2, [r3, #8]
}
 800a8e2:	bf00      	nop
 800a8e4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8ee:	bf00      	nop
 800a8f0:	51eb851f 	.word	0x51eb851f

0800a8f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8f4:	b084      	sub	sp, #16
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b084      	sub	sp, #16
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
 800a8fe:	f107 001c 	add.w	r0, r7, #28
 800a902:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d122      	bne.n	800a952 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a910:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a920:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	68db      	ldr	r3, [r3, #12]
 800a92c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a936:	2b01      	cmp	r3, #1
 800a938:	d105      	bne.n	800a946 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68db      	ldr	r3, [r3, #12]
 800a93e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f001 fbee 	bl	800c128 <USB_CoreReset>
 800a94c:	4603      	mov	r3, r0
 800a94e:	73fb      	strb	r3, [r7, #15]
 800a950:	e01a      	b.n	800a988 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f001 fbe2 	bl	800c128 <USB_CoreReset>
 800a964:	4603      	mov	r3, r0
 800a966:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d106      	bne.n	800a97c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a972:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	639a      	str	r2, [r3, #56]	; 0x38
 800a97a:	e005      	b.n	800a988 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a980:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d10b      	bne.n	800a9a6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	689b      	ldr	r3, [r3, #8]
 800a992:	f043 0206 	orr.w	r2, r3, #6
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	689b      	ldr	r3, [r3, #8]
 800a99e:	f043 0220 	orr.w	r2, r3, #32
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a9a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a9b2:	b004      	add	sp, #16
 800a9b4:	4770      	bx	lr
	...

0800a9b8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b087      	sub	sp, #28
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	4613      	mov	r3, r2
 800a9c4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a9c6:	79fb      	ldrb	r3, [r7, #7]
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d165      	bne.n	800aa98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	4a41      	ldr	r2, [pc, #260]	; (800aad4 <USB_SetTurnaroundTime+0x11c>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d906      	bls.n	800a9e2 <USB_SetTurnaroundTime+0x2a>
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	4a40      	ldr	r2, [pc, #256]	; (800aad8 <USB_SetTurnaroundTime+0x120>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d202      	bcs.n	800a9e2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a9dc:	230f      	movs	r3, #15
 800a9de:	617b      	str	r3, [r7, #20]
 800a9e0:	e062      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	4a3c      	ldr	r2, [pc, #240]	; (800aad8 <USB_SetTurnaroundTime+0x120>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d306      	bcc.n	800a9f8 <USB_SetTurnaroundTime+0x40>
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	4a3b      	ldr	r2, [pc, #236]	; (800aadc <USB_SetTurnaroundTime+0x124>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d202      	bcs.n	800a9f8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a9f2:	230e      	movs	r3, #14
 800a9f4:	617b      	str	r3, [r7, #20]
 800a9f6:	e057      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	4a38      	ldr	r2, [pc, #224]	; (800aadc <USB_SetTurnaroundTime+0x124>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d306      	bcc.n	800aa0e <USB_SetTurnaroundTime+0x56>
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	4a37      	ldr	r2, [pc, #220]	; (800aae0 <USB_SetTurnaroundTime+0x128>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d202      	bcs.n	800aa0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800aa08:	230d      	movs	r3, #13
 800aa0a:	617b      	str	r3, [r7, #20]
 800aa0c:	e04c      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	4a33      	ldr	r2, [pc, #204]	; (800aae0 <USB_SetTurnaroundTime+0x128>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d306      	bcc.n	800aa24 <USB_SetTurnaroundTime+0x6c>
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	4a32      	ldr	r2, [pc, #200]	; (800aae4 <USB_SetTurnaroundTime+0x12c>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d802      	bhi.n	800aa24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800aa1e:	230c      	movs	r3, #12
 800aa20:	617b      	str	r3, [r7, #20]
 800aa22:	e041      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	4a2f      	ldr	r2, [pc, #188]	; (800aae4 <USB_SetTurnaroundTime+0x12c>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d906      	bls.n	800aa3a <USB_SetTurnaroundTime+0x82>
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	4a2e      	ldr	r2, [pc, #184]	; (800aae8 <USB_SetTurnaroundTime+0x130>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d802      	bhi.n	800aa3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800aa34:	230b      	movs	r3, #11
 800aa36:	617b      	str	r3, [r7, #20]
 800aa38:	e036      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	4a2a      	ldr	r2, [pc, #168]	; (800aae8 <USB_SetTurnaroundTime+0x130>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d906      	bls.n	800aa50 <USB_SetTurnaroundTime+0x98>
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	4a29      	ldr	r2, [pc, #164]	; (800aaec <USB_SetTurnaroundTime+0x134>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d802      	bhi.n	800aa50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800aa4a:	230a      	movs	r3, #10
 800aa4c:	617b      	str	r3, [r7, #20]
 800aa4e:	e02b      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	4a26      	ldr	r2, [pc, #152]	; (800aaec <USB_SetTurnaroundTime+0x134>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d906      	bls.n	800aa66 <USB_SetTurnaroundTime+0xae>
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	4a25      	ldr	r2, [pc, #148]	; (800aaf0 <USB_SetTurnaroundTime+0x138>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d202      	bcs.n	800aa66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800aa60:	2309      	movs	r3, #9
 800aa62:	617b      	str	r3, [r7, #20]
 800aa64:	e020      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	4a21      	ldr	r2, [pc, #132]	; (800aaf0 <USB_SetTurnaroundTime+0x138>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d306      	bcc.n	800aa7c <USB_SetTurnaroundTime+0xc4>
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	4a20      	ldr	r2, [pc, #128]	; (800aaf4 <USB_SetTurnaroundTime+0x13c>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d802      	bhi.n	800aa7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800aa76:	2308      	movs	r3, #8
 800aa78:	617b      	str	r3, [r7, #20]
 800aa7a:	e015      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	4a1d      	ldr	r2, [pc, #116]	; (800aaf4 <USB_SetTurnaroundTime+0x13c>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d906      	bls.n	800aa92 <USB_SetTurnaroundTime+0xda>
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	4a1c      	ldr	r2, [pc, #112]	; (800aaf8 <USB_SetTurnaroundTime+0x140>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d202      	bcs.n	800aa92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800aa8c:	2307      	movs	r3, #7
 800aa8e:	617b      	str	r3, [r7, #20]
 800aa90:	e00a      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800aa92:	2306      	movs	r3, #6
 800aa94:	617b      	str	r3, [r7, #20]
 800aa96:	e007      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800aa98:	79fb      	ldrb	r3, [r7, #7]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d102      	bne.n	800aaa4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800aa9e:	2309      	movs	r3, #9
 800aaa0:	617b      	str	r3, [r7, #20]
 800aaa2:	e001      	b.n	800aaa8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800aaa4:	2309      	movs	r3, #9
 800aaa6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	68da      	ldr	r2, [r3, #12]
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	029b      	lsls	r3, r3, #10
 800aabc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800aac0:	431a      	orrs	r2, r3
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	371c      	adds	r7, #28
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr
 800aad4:	00d8acbf 	.word	0x00d8acbf
 800aad8:	00e4e1c0 	.word	0x00e4e1c0
 800aadc:	00f42400 	.word	0x00f42400
 800aae0:	01067380 	.word	0x01067380
 800aae4:	011a499f 	.word	0x011a499f
 800aae8:	01312cff 	.word	0x01312cff
 800aaec:	014ca43f 	.word	0x014ca43f
 800aaf0:	016e3600 	.word	0x016e3600
 800aaf4:	01a6ab1f 	.word	0x01a6ab1f
 800aaf8:	01e84800 	.word	0x01e84800

0800aafc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	689b      	ldr	r3, [r3, #8]
 800ab08:	f043 0201 	orr.w	r2, r3, #1
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab10:	2300      	movs	r3, #0
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr

0800ab1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab1e:	b480      	push	{r7}
 800ab20:	b083      	sub	sp, #12
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	689b      	ldr	r3, [r3, #8]
 800ab2a:	f023 0201 	bic.w	r2, r3, #1
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab32:	2300      	movs	r3, #0
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	370c      	adds	r7, #12
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	460b      	mov	r3, r1
 800ab4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ab5c:	78fb      	ldrb	r3, [r7, #3]
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d115      	bne.n	800ab8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ab6e:	2001      	movs	r0, #1
 800ab70:	f7f8 fcd2 	bl	8003518 <HAL_Delay>
      ms++;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	3301      	adds	r3, #1
 800ab78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f001 fa45 	bl	800c00a <USB_GetMode>
 800ab80:	4603      	mov	r3, r0
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d01e      	beq.n	800abc4 <USB_SetCurrentMode+0x84>
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2b31      	cmp	r3, #49	; 0x31
 800ab8a:	d9f0      	bls.n	800ab6e <USB_SetCurrentMode+0x2e>
 800ab8c:	e01a      	b.n	800abc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ab8e:	78fb      	ldrb	r3, [r7, #3]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d115      	bne.n	800abc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	68db      	ldr	r3, [r3, #12]
 800ab98:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800aba0:	2001      	movs	r0, #1
 800aba2:	f7f8 fcb9 	bl	8003518 <HAL_Delay>
      ms++;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3301      	adds	r3, #1
 800abaa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f001 fa2c 	bl	800c00a <USB_GetMode>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d005      	beq.n	800abc4 <USB_SetCurrentMode+0x84>
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2b31      	cmp	r3, #49	; 0x31
 800abbc:	d9f0      	bls.n	800aba0 <USB_SetCurrentMode+0x60>
 800abbe:	e001      	b.n	800abc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	e005      	b.n	800abd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2b32      	cmp	r3, #50	; 0x32
 800abc8:	d101      	bne.n	800abce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800abca:	2301      	movs	r3, #1
 800abcc:	e000      	b.n	800abd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3710      	adds	r7, #16
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800abd8:	b084      	sub	sp, #16
 800abda:	b580      	push	{r7, lr}
 800abdc:	b086      	sub	sp, #24
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
 800abe2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800abe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800abea:	2300      	movs	r3, #0
 800abec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800abf2:	2300      	movs	r3, #0
 800abf4:	613b      	str	r3, [r7, #16]
 800abf6:	e009      	b.n	800ac0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	3340      	adds	r3, #64	; 0x40
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	4413      	add	r3, r2
 800ac02:	2200      	movs	r2, #0
 800ac04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	3301      	adds	r3, #1
 800ac0a:	613b      	str	r3, [r7, #16]
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2b0e      	cmp	r3, #14
 800ac10:	d9f2      	bls.n	800abf8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ac12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d11c      	bne.n	800ac52 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ac26:	f043 0302 	orr.w	r3, r3, #2
 800ac2a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac30:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac48:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	639a      	str	r2, [r3, #56]	; 0x38
 800ac50:	e00b      	b.n	800ac6a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac56:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac62:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ac70:	461a      	mov	r2, r3
 800ac72:	2300      	movs	r3, #0
 800ac74:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac84:	461a      	mov	r2, r3
 800ac86:	680b      	ldr	r3, [r1, #0]
 800ac88:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d10c      	bne.n	800acaa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ac90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d104      	bne.n	800aca0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ac96:	2100      	movs	r1, #0
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 f965 	bl	800af68 <USB_SetDevSpeed>
 800ac9e:	e008      	b.n	800acb2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800aca0:	2101      	movs	r1, #1
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 f960 	bl	800af68 <USB_SetDevSpeed>
 800aca8:	e003      	b.n	800acb2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800acaa:	2103      	movs	r1, #3
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 f95b 	bl	800af68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800acb2:	2110      	movs	r1, #16
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 f8f3 	bl	800aea0 <USB_FlushTxFifo>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d001      	beq.n	800acc4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 f91f 	bl	800af08 <USB_FlushRxFifo>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d001      	beq.n	800acd4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acda:	461a      	mov	r2, r3
 800acdc:	2300      	movs	r3, #0
 800acde:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ace6:	461a      	mov	r2, r3
 800ace8:	2300      	movs	r3, #0
 800acea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acf2:	461a      	mov	r2, r3
 800acf4:	2300      	movs	r3, #0
 800acf6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800acf8:	2300      	movs	r3, #0
 800acfa:	613b      	str	r3, [r7, #16]
 800acfc:	e043      	b.n	800ad86 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	015a      	lsls	r2, r3, #5
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	4413      	add	r3, r2
 800ad06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad14:	d118      	bne.n	800ad48 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10a      	bne.n	800ad32 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	015a      	lsls	r2, r3, #5
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	4413      	add	r3, r2
 800ad24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad28:	461a      	mov	r2, r3
 800ad2a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ad2e:	6013      	str	r3, [r2, #0]
 800ad30:	e013      	b.n	800ad5a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	015a      	lsls	r2, r3, #5
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	4413      	add	r3, r2
 800ad3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad3e:	461a      	mov	r2, r3
 800ad40:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ad44:	6013      	str	r3, [r2, #0]
 800ad46:	e008      	b.n	800ad5a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	015a      	lsls	r2, r3, #5
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	4413      	add	r3, r2
 800ad50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad54:	461a      	mov	r2, r3
 800ad56:	2300      	movs	r3, #0
 800ad58:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	015a      	lsls	r2, r3, #5
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	4413      	add	r3, r2
 800ad62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad66:	461a      	mov	r2, r3
 800ad68:	2300      	movs	r3, #0
 800ad6a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	015a      	lsls	r2, r3, #5
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	4413      	add	r3, r2
 800ad74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad78:	461a      	mov	r2, r3
 800ad7a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ad7e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	3301      	adds	r3, #1
 800ad84:	613b      	str	r3, [r7, #16]
 800ad86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad88:	693a      	ldr	r2, [r7, #16]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d3b7      	bcc.n	800acfe <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad8e:	2300      	movs	r3, #0
 800ad90:	613b      	str	r3, [r7, #16]
 800ad92:	e043      	b.n	800ae1c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	015a      	lsls	r2, r3, #5
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ada6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800adaa:	d118      	bne.n	800adde <USB_DevInit+0x206>
    {
      if (i == 0U)
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10a      	bne.n	800adc8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	015a      	lsls	r2, r3, #5
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	4413      	add	r3, r2
 800adba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adbe:	461a      	mov	r2, r3
 800adc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800adc4:	6013      	str	r3, [r2, #0]
 800adc6:	e013      	b.n	800adf0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	015a      	lsls	r2, r3, #5
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	4413      	add	r3, r2
 800add0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800add4:	461a      	mov	r2, r3
 800add6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800adda:	6013      	str	r3, [r2, #0]
 800addc:	e008      	b.n	800adf0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	015a      	lsls	r2, r3, #5
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	4413      	add	r3, r2
 800ade6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adea:	461a      	mov	r2, r3
 800adec:	2300      	movs	r3, #0
 800adee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	015a      	lsls	r2, r3, #5
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	4413      	add	r3, r2
 800adf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adfc:	461a      	mov	r2, r3
 800adfe:	2300      	movs	r3, #0
 800ae00:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	015a      	lsls	r2, r3, #5
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	4413      	add	r3, r2
 800ae0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae0e:	461a      	mov	r2, r3
 800ae10:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ae14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	613b      	str	r3, [r7, #16]
 800ae1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1e:	693a      	ldr	r2, [r7, #16]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d3b7      	bcc.n	800ad94 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	68fa      	ldr	r2, [r7, #12]
 800ae2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ae32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae36:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ae44:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ae46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d105      	bne.n	800ae58 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	699b      	ldr	r3, [r3, #24]
 800ae50:	f043 0210 	orr.w	r2, r3, #16
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	699a      	ldr	r2, [r3, #24]
 800ae5c:	4b0f      	ldr	r3, [pc, #60]	; (800ae9c <USB_DevInit+0x2c4>)
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ae64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d005      	beq.n	800ae76 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	699b      	ldr	r3, [r3, #24]
 800ae6e:	f043 0208 	orr.w	r2, r3, #8
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ae76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae78:	2b01      	cmp	r3, #1
 800ae7a:	d107      	bne.n	800ae8c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	699b      	ldr	r3, [r3, #24]
 800ae80:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae84:	f043 0304 	orr.w	r3, r3, #4
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ae8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3718      	adds	r7, #24
 800ae92:	46bd      	mov	sp, r7
 800ae94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae98:	b004      	add	sp, #16
 800ae9a:	4770      	bx	lr
 800ae9c:	803c3800 	.word	0x803c3800

0800aea0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b085      	sub	sp, #20
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	4a13      	ldr	r2, [pc, #76]	; (800af04 <USB_FlushTxFifo+0x64>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d901      	bls.n	800aec0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800aebc:	2303      	movs	r3, #3
 800aebe:	e01b      	b.n	800aef8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	691b      	ldr	r3, [r3, #16]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	daf2      	bge.n	800aeae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aec8:	2300      	movs	r3, #0
 800aeca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	019b      	lsls	r3, r3, #6
 800aed0:	f043 0220 	orr.w	r2, r3, #32
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	3301      	adds	r3, #1
 800aedc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	4a08      	ldr	r2, [pc, #32]	; (800af04 <USB_FlushTxFifo+0x64>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d901      	bls.n	800aeea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aee6:	2303      	movs	r3, #3
 800aee8:	e006      	b.n	800aef8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	f003 0320 	and.w	r3, r3, #32
 800aef2:	2b20      	cmp	r3, #32
 800aef4:	d0f0      	beq.n	800aed8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aef6:	2300      	movs	r3, #0
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3714      	adds	r7, #20
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr
 800af04:	00030d40 	.word	0x00030d40

0800af08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800af08:	b480      	push	{r7}
 800af0a:	b085      	sub	sp, #20
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af10:	2300      	movs	r3, #0
 800af12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3301      	adds	r3, #1
 800af18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	4a11      	ldr	r2, [pc, #68]	; (800af64 <USB_FlushRxFifo+0x5c>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d901      	bls.n	800af26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800af22:	2303      	movs	r3, #3
 800af24:	e018      	b.n	800af58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	daf2      	bge.n	800af14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800af2e:	2300      	movs	r3, #0
 800af30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2210      	movs	r2, #16
 800af36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	3301      	adds	r3, #1
 800af3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	4a08      	ldr	r2, [pc, #32]	; (800af64 <USB_FlushRxFifo+0x5c>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d901      	bls.n	800af4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800af46:	2303      	movs	r3, #3
 800af48:	e006      	b.n	800af58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	691b      	ldr	r3, [r3, #16]
 800af4e:	f003 0310 	and.w	r3, r3, #16
 800af52:	2b10      	cmp	r3, #16
 800af54:	d0f0      	beq.n	800af38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3714      	adds	r7, #20
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr
 800af64:	00030d40 	.word	0x00030d40

0800af68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af7e:	681a      	ldr	r2, [r3, #0]
 800af80:	78fb      	ldrb	r3, [r7, #3]
 800af82:	68f9      	ldr	r1, [r7, #12]
 800af84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af88:	4313      	orrs	r3, r2
 800af8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3714      	adds	r7, #20
 800af92:	46bd      	mov	sp, r7
 800af94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af98:	4770      	bx	lr

0800af9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800af9a:	b480      	push	{r7}
 800af9c:	b087      	sub	sp, #28
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	f003 0306 	and.w	r3, r3, #6
 800afb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d102      	bne.n	800afc0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800afba:	2300      	movs	r3, #0
 800afbc:	75fb      	strb	r3, [r7, #23]
 800afbe:	e00a      	b.n	800afd6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2b02      	cmp	r3, #2
 800afc4:	d002      	beq.n	800afcc <USB_GetDevSpeed+0x32>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2b06      	cmp	r3, #6
 800afca:	d102      	bne.n	800afd2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800afcc:	2302      	movs	r3, #2
 800afce:	75fb      	strb	r3, [r7, #23]
 800afd0:	e001      	b.n	800afd6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800afd2:	230f      	movs	r3, #15
 800afd4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800afd6:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd8:	4618      	mov	r0, r3
 800afda:	371c      	adds	r7, #28
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr

0800afe4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	785b      	ldrb	r3, [r3, #1]
 800affc:	2b01      	cmp	r3, #1
 800affe:	d13a      	bne.n	800b076 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b006:	69da      	ldr	r2, [r3, #28]
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	f003 030f 	and.w	r3, r3, #15
 800b010:	2101      	movs	r1, #1
 800b012:	fa01 f303 	lsl.w	r3, r1, r3
 800b016:	b29b      	uxth	r3, r3
 800b018:	68f9      	ldr	r1, [r7, #12]
 800b01a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b01e:	4313      	orrs	r3, r2
 800b020:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	015a      	lsls	r2, r3, #5
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	4413      	add	r3, r2
 800b02a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b034:	2b00      	cmp	r3, #0
 800b036:	d155      	bne.n	800b0e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	015a      	lsls	r2, r3, #5
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	4413      	add	r3, r2
 800b040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	791b      	ldrb	r3, [r3, #4]
 800b052:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b054:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	059b      	lsls	r3, r3, #22
 800b05a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b05c:	4313      	orrs	r3, r2
 800b05e:	68ba      	ldr	r2, [r7, #8]
 800b060:	0151      	lsls	r1, r2, #5
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	440a      	add	r2, r1
 800b066:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b06a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b06e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b072:	6013      	str	r3, [r2, #0]
 800b074:	e036      	b.n	800b0e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b07c:	69da      	ldr	r2, [r3, #28]
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	f003 030f 	and.w	r3, r3, #15
 800b086:	2101      	movs	r1, #1
 800b088:	fa01 f303 	lsl.w	r3, r1, r3
 800b08c:	041b      	lsls	r3, r3, #16
 800b08e:	68f9      	ldr	r1, [r7, #12]
 800b090:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b094:	4313      	orrs	r3, r2
 800b096:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	015a      	lsls	r2, r3, #5
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	4413      	add	r3, r2
 800b0a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d11a      	bne.n	800b0e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	015a      	lsls	r2, r3, #5
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	4413      	add	r3, r2
 800b0b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0ba:	681a      	ldr	r2, [r3, #0]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	791b      	ldrb	r3, [r3, #4]
 800b0c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b0ca:	430b      	orrs	r3, r1
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	0151      	lsls	r1, r2, #5
 800b0d2:	68fa      	ldr	r2, [r7, #12]
 800b0d4:	440a      	add	r2, r1
 800b0d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b0e4:	2300      	movs	r3, #0
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3714      	adds	r7, #20
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
	...

0800b0f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b085      	sub	sp, #20
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	785b      	ldrb	r3, [r3, #1]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d161      	bne.n	800b1d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	015a      	lsls	r2, r3, #5
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	4413      	add	r3, r2
 800b118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b122:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b126:	d11f      	bne.n	800b168 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	015a      	lsls	r2, r3, #5
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	4413      	add	r3, r2
 800b130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	68ba      	ldr	r2, [r7, #8]
 800b138:	0151      	lsls	r1, r2, #5
 800b13a:	68fa      	ldr	r2, [r7, #12]
 800b13c:	440a      	add	r2, r1
 800b13e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b142:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b146:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	015a      	lsls	r2, r3, #5
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	4413      	add	r3, r2
 800b150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68ba      	ldr	r2, [r7, #8]
 800b158:	0151      	lsls	r1, r2, #5
 800b15a:	68fa      	ldr	r2, [r7, #12]
 800b15c:	440a      	add	r2, r1
 800b15e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b162:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b166:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b16e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	781b      	ldrb	r3, [r3, #0]
 800b174:	f003 030f 	and.w	r3, r3, #15
 800b178:	2101      	movs	r1, #1
 800b17a:	fa01 f303 	lsl.w	r3, r1, r3
 800b17e:	b29b      	uxth	r3, r3
 800b180:	43db      	mvns	r3, r3
 800b182:	68f9      	ldr	r1, [r7, #12]
 800b184:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b188:	4013      	ands	r3, r2
 800b18a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b192:	69da      	ldr	r2, [r3, #28]
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	f003 030f 	and.w	r3, r3, #15
 800b19c:	2101      	movs	r1, #1
 800b19e:	fa01 f303 	lsl.w	r3, r1, r3
 800b1a2:	b29b      	uxth	r3, r3
 800b1a4:	43db      	mvns	r3, r3
 800b1a6:	68f9      	ldr	r1, [r7, #12]
 800b1a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b1ac:	4013      	ands	r3, r2
 800b1ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	015a      	lsls	r2, r3, #5
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	0159      	lsls	r1, r3, #5
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	440b      	add	r3, r1
 800b1c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	4b35      	ldr	r3, [pc, #212]	; (800b2a4 <USB_DeactivateEndpoint+0x1b0>)
 800b1ce:	4013      	ands	r3, r2
 800b1d0:	600b      	str	r3, [r1, #0]
 800b1d2:	e060      	b.n	800b296 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	015a      	lsls	r2, r3, #5
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	4413      	add	r3, r2
 800b1dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b1e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b1ea:	d11f      	bne.n	800b22c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	015a      	lsls	r2, r3, #5
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	4413      	add	r3, r2
 800b1f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	0151      	lsls	r1, r2, #5
 800b1fe:	68fa      	ldr	r2, [r7, #12]
 800b200:	440a      	add	r2, r1
 800b202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b206:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b20a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	015a      	lsls	r2, r3, #5
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	4413      	add	r3, r2
 800b214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	0151      	lsls	r1, r2, #5
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	440a      	add	r2, r1
 800b222:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b226:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b22a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b232:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	f003 030f 	and.w	r3, r3, #15
 800b23c:	2101      	movs	r1, #1
 800b23e:	fa01 f303 	lsl.w	r3, r1, r3
 800b242:	041b      	lsls	r3, r3, #16
 800b244:	43db      	mvns	r3, r3
 800b246:	68f9      	ldr	r1, [r7, #12]
 800b248:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b24c:	4013      	ands	r3, r2
 800b24e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b256:	69da      	ldr	r2, [r3, #28]
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	f003 030f 	and.w	r3, r3, #15
 800b260:	2101      	movs	r1, #1
 800b262:	fa01 f303 	lsl.w	r3, r1, r3
 800b266:	041b      	lsls	r3, r3, #16
 800b268:	43db      	mvns	r3, r3
 800b26a:	68f9      	ldr	r1, [r7, #12]
 800b26c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b270:	4013      	ands	r3, r2
 800b272:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	015a      	lsls	r2, r3, #5
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	4413      	add	r3, r2
 800b27c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	0159      	lsls	r1, r3, #5
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	440b      	add	r3, r1
 800b28a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b28e:	4619      	mov	r1, r3
 800b290:	4b05      	ldr	r3, [pc, #20]	; (800b2a8 <USB_DeactivateEndpoint+0x1b4>)
 800b292:	4013      	ands	r3, r2
 800b294:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3714      	adds	r7, #20
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr
 800b2a4:	ec337800 	.word	0xec337800
 800b2a8:	eff37800 	.word	0xeff37800

0800b2ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b08a      	sub	sp, #40	; 0x28
 800b2b0:	af02      	add	r7, sp, #8
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	4613      	mov	r3, r2
 800b2b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	785b      	ldrb	r3, [r3, #1]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	f040 815c 	bne.w	800b586 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d132      	bne.n	800b33c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2d6:	69bb      	ldr	r3, [r7, #24]
 800b2d8:	015a      	lsls	r2, r3, #5
 800b2da:	69fb      	ldr	r3, [r7, #28]
 800b2dc:	4413      	add	r3, r2
 800b2de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2e2:	691b      	ldr	r3, [r3, #16]
 800b2e4:	69ba      	ldr	r2, [r7, #24]
 800b2e6:	0151      	lsls	r1, r2, #5
 800b2e8:	69fa      	ldr	r2, [r7, #28]
 800b2ea:	440a      	add	r2, r1
 800b2ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b2f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b2f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	015a      	lsls	r2, r3, #5
 800b2fe:	69fb      	ldr	r3, [r7, #28]
 800b300:	4413      	add	r3, r2
 800b302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b306:	691b      	ldr	r3, [r3, #16]
 800b308:	69ba      	ldr	r2, [r7, #24]
 800b30a:	0151      	lsls	r1, r2, #5
 800b30c:	69fa      	ldr	r2, [r7, #28]
 800b30e:	440a      	add	r2, r1
 800b310:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b314:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b318:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b326:	691b      	ldr	r3, [r3, #16]
 800b328:	69ba      	ldr	r2, [r7, #24]
 800b32a:	0151      	lsls	r1, r2, #5
 800b32c:	69fa      	ldr	r2, [r7, #28]
 800b32e:	440a      	add	r2, r1
 800b330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b334:	0cdb      	lsrs	r3, r3, #19
 800b336:	04db      	lsls	r3, r3, #19
 800b338:	6113      	str	r3, [r2, #16]
 800b33a:	e074      	b.n	800b426 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b33c:	69bb      	ldr	r3, [r7, #24]
 800b33e:	015a      	lsls	r2, r3, #5
 800b340:	69fb      	ldr	r3, [r7, #28]
 800b342:	4413      	add	r3, r2
 800b344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b348:	691b      	ldr	r3, [r3, #16]
 800b34a:	69ba      	ldr	r2, [r7, #24]
 800b34c:	0151      	lsls	r1, r2, #5
 800b34e:	69fa      	ldr	r2, [r7, #28]
 800b350:	440a      	add	r2, r1
 800b352:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b356:	0cdb      	lsrs	r3, r3, #19
 800b358:	04db      	lsls	r3, r3, #19
 800b35a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	015a      	lsls	r2, r3, #5
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	4413      	add	r3, r2
 800b364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b368:	691b      	ldr	r3, [r3, #16]
 800b36a:	69ba      	ldr	r2, [r7, #24]
 800b36c:	0151      	lsls	r1, r2, #5
 800b36e:	69fa      	ldr	r2, [r7, #28]
 800b370:	440a      	add	r2, r1
 800b372:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b376:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b37a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b37e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	015a      	lsls	r2, r3, #5
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	4413      	add	r3, r2
 800b388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b38c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	6999      	ldr	r1, [r3, #24]
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	440b      	add	r3, r1
 800b398:	1e59      	subs	r1, r3, #1
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	fbb1 f3f3 	udiv	r3, r1, r3
 800b3a2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b3a4:	4b9d      	ldr	r3, [pc, #628]	; (800b61c <USB_EPStartXfer+0x370>)
 800b3a6:	400b      	ands	r3, r1
 800b3a8:	69b9      	ldr	r1, [r7, #24]
 800b3aa:	0148      	lsls	r0, r1, #5
 800b3ac:	69f9      	ldr	r1, [r7, #28]
 800b3ae:	4401      	add	r1, r0
 800b3b0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3b8:	69bb      	ldr	r3, [r7, #24]
 800b3ba:	015a      	lsls	r2, r3, #5
 800b3bc:	69fb      	ldr	r3, [r7, #28]
 800b3be:	4413      	add	r3, r2
 800b3c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3c4:	691a      	ldr	r2, [r3, #16]
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3ce:	69b9      	ldr	r1, [r7, #24]
 800b3d0:	0148      	lsls	r0, r1, #5
 800b3d2:	69f9      	ldr	r1, [r7, #28]
 800b3d4:	4401      	add	r1, r0
 800b3d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	791b      	ldrb	r3, [r3, #4]
 800b3e2:	2b01      	cmp	r3, #1
 800b3e4:	d11f      	bne.n	800b426 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	015a      	lsls	r2, r3, #5
 800b3ea:	69fb      	ldr	r3, [r7, #28]
 800b3ec:	4413      	add	r3, r2
 800b3ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	69ba      	ldr	r2, [r7, #24]
 800b3f6:	0151      	lsls	r1, r2, #5
 800b3f8:	69fa      	ldr	r2, [r7, #28]
 800b3fa:	440a      	add	r2, r1
 800b3fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b400:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b404:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	015a      	lsls	r2, r3, #5
 800b40a:	69fb      	ldr	r3, [r7, #28]
 800b40c:	4413      	add	r3, r2
 800b40e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b412:	691b      	ldr	r3, [r3, #16]
 800b414:	69ba      	ldr	r2, [r7, #24]
 800b416:	0151      	lsls	r1, r2, #5
 800b418:	69fa      	ldr	r2, [r7, #28]
 800b41a:	440a      	add	r2, r1
 800b41c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b420:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b424:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b426:	79fb      	ldrb	r3, [r7, #7]
 800b428:	2b01      	cmp	r3, #1
 800b42a:	d14b      	bne.n	800b4c4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	695b      	ldr	r3, [r3, #20]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d009      	beq.n	800b448 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	015a      	lsls	r2, r3, #5
 800b438:	69fb      	ldr	r3, [r7, #28]
 800b43a:	4413      	add	r3, r2
 800b43c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b440:	461a      	mov	r2, r3
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	695b      	ldr	r3, [r3, #20]
 800b446:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	791b      	ldrb	r3, [r3, #4]
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d128      	bne.n	800b4a2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d110      	bne.n	800b482 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b460:	69bb      	ldr	r3, [r7, #24]
 800b462:	015a      	lsls	r2, r3, #5
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	4413      	add	r3, r2
 800b468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	69ba      	ldr	r2, [r7, #24]
 800b470:	0151      	lsls	r1, r2, #5
 800b472:	69fa      	ldr	r2, [r7, #28]
 800b474:	440a      	add	r2, r1
 800b476:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b47a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b47e:	6013      	str	r3, [r2, #0]
 800b480:	e00f      	b.n	800b4a2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	015a      	lsls	r2, r3, #5
 800b486:	69fb      	ldr	r3, [r7, #28]
 800b488:	4413      	add	r3, r2
 800b48a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	69ba      	ldr	r2, [r7, #24]
 800b492:	0151      	lsls	r1, r2, #5
 800b494:	69fa      	ldr	r2, [r7, #28]
 800b496:	440a      	add	r2, r1
 800b498:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b49c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4a0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4a2:	69bb      	ldr	r3, [r7, #24]
 800b4a4:	015a      	lsls	r2, r3, #5
 800b4a6:	69fb      	ldr	r3, [r7, #28]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	69ba      	ldr	r2, [r7, #24]
 800b4b2:	0151      	lsls	r1, r2, #5
 800b4b4:	69fa      	ldr	r2, [r7, #28]
 800b4b6:	440a      	add	r2, r1
 800b4b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b4c0:	6013      	str	r3, [r2, #0]
 800b4c2:	e133      	b.n	800b72c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4c4:	69bb      	ldr	r3, [r7, #24]
 800b4c6:	015a      	lsls	r2, r3, #5
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	69ba      	ldr	r2, [r7, #24]
 800b4d4:	0151      	lsls	r1, r2, #5
 800b4d6:	69fa      	ldr	r2, [r7, #28]
 800b4d8:	440a      	add	r2, r1
 800b4da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b4e2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	791b      	ldrb	r3, [r3, #4]
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d015      	beq.n	800b518 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	699b      	ldr	r3, [r3, #24]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	f000 811b 	beq.w	800b72c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	f003 030f 	and.w	r3, r3, #15
 800b506:	2101      	movs	r1, #1
 800b508:	fa01 f303 	lsl.w	r3, r1, r3
 800b50c:	69f9      	ldr	r1, [r7, #28]
 800b50e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b512:	4313      	orrs	r3, r2
 800b514:	634b      	str	r3, [r1, #52]	; 0x34
 800b516:	e109      	b.n	800b72c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b518:	69fb      	ldr	r3, [r7, #28]
 800b51a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b524:	2b00      	cmp	r3, #0
 800b526:	d110      	bne.n	800b54a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	015a      	lsls	r2, r3, #5
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	4413      	add	r3, r2
 800b530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	69ba      	ldr	r2, [r7, #24]
 800b538:	0151      	lsls	r1, r2, #5
 800b53a:	69fa      	ldr	r2, [r7, #28]
 800b53c:	440a      	add	r2, r1
 800b53e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b542:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	e00f      	b.n	800b56a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b54a:	69bb      	ldr	r3, [r7, #24]
 800b54c:	015a      	lsls	r2, r3, #5
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	4413      	add	r3, r2
 800b552:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	69ba      	ldr	r2, [r7, #24]
 800b55a:	0151      	lsls	r1, r2, #5
 800b55c:	69fa      	ldr	r2, [r7, #28]
 800b55e:	440a      	add	r2, r1
 800b560:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b568:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	6919      	ldr	r1, [r3, #16]
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	781a      	ldrb	r2, [r3, #0]
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	699b      	ldr	r3, [r3, #24]
 800b576:	b298      	uxth	r0, r3
 800b578:	79fb      	ldrb	r3, [r7, #7]
 800b57a:	9300      	str	r3, [sp, #0]
 800b57c:	4603      	mov	r3, r0
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f000 fade 	bl	800bb40 <USB_WritePacket>
 800b584:	e0d2      	b.n	800b72c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	015a      	lsls	r2, r3, #5
 800b58a:	69fb      	ldr	r3, [r7, #28]
 800b58c:	4413      	add	r3, r2
 800b58e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b592:	691b      	ldr	r3, [r3, #16]
 800b594:	69ba      	ldr	r2, [r7, #24]
 800b596:	0151      	lsls	r1, r2, #5
 800b598:	69fa      	ldr	r2, [r7, #28]
 800b59a:	440a      	add	r2, r1
 800b59c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5a0:	0cdb      	lsrs	r3, r3, #19
 800b5a2:	04db      	lsls	r3, r3, #19
 800b5a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b5a6:	69bb      	ldr	r3, [r7, #24]
 800b5a8:	015a      	lsls	r2, r3, #5
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	4413      	add	r3, r2
 800b5ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	69ba      	ldr	r2, [r7, #24]
 800b5b6:	0151      	lsls	r1, r2, #5
 800b5b8:	69fa      	ldr	r2, [r7, #28]
 800b5ba:	440a      	add	r2, r1
 800b5bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b5c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b5c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	699b      	ldr	r3, [r3, #24]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d126      	bne.n	800b620 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b5d2:	69bb      	ldr	r3, [r7, #24]
 800b5d4:	015a      	lsls	r2, r3, #5
 800b5d6:	69fb      	ldr	r3, [r7, #28]
 800b5d8:	4413      	add	r3, r2
 800b5da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5de:	691a      	ldr	r2, [r3, #16]
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5e8:	69b9      	ldr	r1, [r7, #24]
 800b5ea:	0148      	lsls	r0, r1, #5
 800b5ec:	69f9      	ldr	r1, [r7, #28]
 800b5ee:	4401      	add	r1, r0
 800b5f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b5f8:	69bb      	ldr	r3, [r7, #24]
 800b5fa:	015a      	lsls	r2, r3, #5
 800b5fc:	69fb      	ldr	r3, [r7, #28]
 800b5fe:	4413      	add	r3, r2
 800b600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b604:	691b      	ldr	r3, [r3, #16]
 800b606:	69ba      	ldr	r2, [r7, #24]
 800b608:	0151      	lsls	r1, r2, #5
 800b60a:	69fa      	ldr	r2, [r7, #28]
 800b60c:	440a      	add	r2, r1
 800b60e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b612:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b616:	6113      	str	r3, [r2, #16]
 800b618:	e03a      	b.n	800b690 <USB_EPStartXfer+0x3e4>
 800b61a:	bf00      	nop
 800b61c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	699a      	ldr	r2, [r3, #24]
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	4413      	add	r3, r2
 800b62a:	1e5a      	subs	r2, r3, #1
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	fbb2 f3f3 	udiv	r3, r2, r3
 800b634:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	68db      	ldr	r3, [r3, #12]
 800b63a:	8afa      	ldrh	r2, [r7, #22]
 800b63c:	fb03 f202 	mul.w	r2, r3, r2
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b644:	69bb      	ldr	r3, [r7, #24]
 800b646:	015a      	lsls	r2, r3, #5
 800b648:	69fb      	ldr	r3, [r7, #28]
 800b64a:	4413      	add	r3, r2
 800b64c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b650:	691a      	ldr	r2, [r3, #16]
 800b652:	8afb      	ldrh	r3, [r7, #22]
 800b654:	04d9      	lsls	r1, r3, #19
 800b656:	4b38      	ldr	r3, [pc, #224]	; (800b738 <USB_EPStartXfer+0x48c>)
 800b658:	400b      	ands	r3, r1
 800b65a:	69b9      	ldr	r1, [r7, #24]
 800b65c:	0148      	lsls	r0, r1, #5
 800b65e:	69f9      	ldr	r1, [r7, #28]
 800b660:	4401      	add	r1, r0
 800b662:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b666:	4313      	orrs	r3, r2
 800b668:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b66a:	69bb      	ldr	r3, [r7, #24]
 800b66c:	015a      	lsls	r2, r3, #5
 800b66e:	69fb      	ldr	r3, [r7, #28]
 800b670:	4413      	add	r3, r2
 800b672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b676:	691a      	ldr	r2, [r3, #16]
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	69db      	ldr	r3, [r3, #28]
 800b67c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b680:	69b9      	ldr	r1, [r7, #24]
 800b682:	0148      	lsls	r0, r1, #5
 800b684:	69f9      	ldr	r1, [r7, #28]
 800b686:	4401      	add	r1, r0
 800b688:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b68c:	4313      	orrs	r3, r2
 800b68e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b690:	79fb      	ldrb	r3, [r7, #7]
 800b692:	2b01      	cmp	r3, #1
 800b694:	d10d      	bne.n	800b6b2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	691b      	ldr	r3, [r3, #16]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d009      	beq.n	800b6b2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	6919      	ldr	r1, [r3, #16]
 800b6a2:	69bb      	ldr	r3, [r7, #24]
 800b6a4:	015a      	lsls	r2, r3, #5
 800b6a6:	69fb      	ldr	r3, [r7, #28]
 800b6a8:	4413      	add	r3, r2
 800b6aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6ae:	460a      	mov	r2, r1
 800b6b0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	791b      	ldrb	r3, [r3, #4]
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d128      	bne.n	800b70c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d110      	bne.n	800b6ec <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b6ca:	69bb      	ldr	r3, [r7, #24]
 800b6cc:	015a      	lsls	r2, r3, #5
 800b6ce:	69fb      	ldr	r3, [r7, #28]
 800b6d0:	4413      	add	r3, r2
 800b6d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	69ba      	ldr	r2, [r7, #24]
 800b6da:	0151      	lsls	r1, r2, #5
 800b6dc:	69fa      	ldr	r2, [r7, #28]
 800b6de:	440a      	add	r2, r1
 800b6e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b6e8:	6013      	str	r3, [r2, #0]
 800b6ea:	e00f      	b.n	800b70c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	015a      	lsls	r2, r3, #5
 800b6f0:	69fb      	ldr	r3, [r7, #28]
 800b6f2:	4413      	add	r3, r2
 800b6f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	69ba      	ldr	r2, [r7, #24]
 800b6fc:	0151      	lsls	r1, r2, #5
 800b6fe:	69fa      	ldr	r2, [r7, #28]
 800b700:	440a      	add	r2, r1
 800b702:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b70a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b70c:	69bb      	ldr	r3, [r7, #24]
 800b70e:	015a      	lsls	r2, r3, #5
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	4413      	add	r3, r2
 800b714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	69ba      	ldr	r2, [r7, #24]
 800b71c:	0151      	lsls	r1, r2, #5
 800b71e:	69fa      	ldr	r2, [r7, #28]
 800b720:	440a      	add	r2, r1
 800b722:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b726:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b72a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b72c:	2300      	movs	r3, #0
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3720      	adds	r7, #32
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	1ff80000 	.word	0x1ff80000

0800b73c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b087      	sub	sp, #28
 800b740:	af00      	add	r7, sp, #0
 800b742:	60f8      	str	r0, [r7, #12]
 800b744:	60b9      	str	r1, [r7, #8]
 800b746:	4613      	mov	r3, r2
 800b748:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	781b      	ldrb	r3, [r3, #0]
 800b752:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	785b      	ldrb	r3, [r3, #1]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	f040 80ce 	bne.w	800b8fa <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	699b      	ldr	r3, [r3, #24]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d132      	bne.n	800b7cc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	015a      	lsls	r2, r3, #5
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	4413      	add	r3, r2
 800b76e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b772:	691b      	ldr	r3, [r3, #16]
 800b774:	693a      	ldr	r2, [r7, #16]
 800b776:	0151      	lsls	r1, r2, #5
 800b778:	697a      	ldr	r2, [r7, #20]
 800b77a:	440a      	add	r2, r1
 800b77c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b780:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b784:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b788:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	015a      	lsls	r2, r3, #5
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	4413      	add	r3, r2
 800b792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b796:	691b      	ldr	r3, [r3, #16]
 800b798:	693a      	ldr	r2, [r7, #16]
 800b79a:	0151      	lsls	r1, r2, #5
 800b79c:	697a      	ldr	r2, [r7, #20]
 800b79e:	440a      	add	r2, r1
 800b7a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b7a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	015a      	lsls	r2, r3, #5
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	4413      	add	r3, r2
 800b7b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7b6:	691b      	ldr	r3, [r3, #16]
 800b7b8:	693a      	ldr	r2, [r7, #16]
 800b7ba:	0151      	lsls	r1, r2, #5
 800b7bc:	697a      	ldr	r2, [r7, #20]
 800b7be:	440a      	add	r2, r1
 800b7c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7c4:	0cdb      	lsrs	r3, r3, #19
 800b7c6:	04db      	lsls	r3, r3, #19
 800b7c8:	6113      	str	r3, [r2, #16]
 800b7ca:	e04e      	b.n	800b86a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	015a      	lsls	r2, r3, #5
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	4413      	add	r3, r2
 800b7d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7d8:	691b      	ldr	r3, [r3, #16]
 800b7da:	693a      	ldr	r2, [r7, #16]
 800b7dc:	0151      	lsls	r1, r2, #5
 800b7de:	697a      	ldr	r2, [r7, #20]
 800b7e0:	440a      	add	r2, r1
 800b7e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7e6:	0cdb      	lsrs	r3, r3, #19
 800b7e8:	04db      	lsls	r3, r3, #19
 800b7ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	015a      	lsls	r2, r3, #5
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	4413      	add	r3, r2
 800b7f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	693a      	ldr	r2, [r7, #16]
 800b7fc:	0151      	lsls	r1, r2, #5
 800b7fe:	697a      	ldr	r2, [r7, #20]
 800b800:	440a      	add	r2, r1
 800b802:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b806:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b80a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b80e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	699a      	ldr	r2, [r3, #24]
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	68db      	ldr	r3, [r3, #12]
 800b818:	429a      	cmp	r2, r3
 800b81a:	d903      	bls.n	800b824 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	68da      	ldr	r2, [r3, #12]
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	015a      	lsls	r2, r3, #5
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	4413      	add	r3, r2
 800b82c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b830:	691b      	ldr	r3, [r3, #16]
 800b832:	693a      	ldr	r2, [r7, #16]
 800b834:	0151      	lsls	r1, r2, #5
 800b836:	697a      	ldr	r2, [r7, #20]
 800b838:	440a      	add	r2, r1
 800b83a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b83e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b842:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	015a      	lsls	r2, r3, #5
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	4413      	add	r3, r2
 800b84c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b850:	691a      	ldr	r2, [r3, #16]
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	699b      	ldr	r3, [r3, #24]
 800b856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b85a:	6939      	ldr	r1, [r7, #16]
 800b85c:	0148      	lsls	r0, r1, #5
 800b85e:	6979      	ldr	r1, [r7, #20]
 800b860:	4401      	add	r1, r0
 800b862:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b866:	4313      	orrs	r3, r2
 800b868:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b86a:	79fb      	ldrb	r3, [r7, #7]
 800b86c:	2b01      	cmp	r3, #1
 800b86e:	d11e      	bne.n	800b8ae <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	695b      	ldr	r3, [r3, #20]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d009      	beq.n	800b88c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	015a      	lsls	r2, r3, #5
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	4413      	add	r3, r2
 800b880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b884:	461a      	mov	r2, r3
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	695b      	ldr	r3, [r3, #20]
 800b88a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	015a      	lsls	r2, r3, #5
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	4413      	add	r3, r2
 800b894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	693a      	ldr	r2, [r7, #16]
 800b89c:	0151      	lsls	r1, r2, #5
 800b89e:	697a      	ldr	r2, [r7, #20]
 800b8a0:	440a      	add	r2, r1
 800b8a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	e097      	b.n	800b9de <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	015a      	lsls	r2, r3, #5
 800b8b2:	697b      	ldr	r3, [r7, #20]
 800b8b4:	4413      	add	r3, r2
 800b8b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	693a      	ldr	r2, [r7, #16]
 800b8be:	0151      	lsls	r1, r2, #5
 800b8c0:	697a      	ldr	r2, [r7, #20]
 800b8c2:	440a      	add	r2, r1
 800b8c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b8cc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	699b      	ldr	r3, [r3, #24]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f000 8083 	beq.w	800b9de <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	f003 030f 	and.w	r3, r3, #15
 800b8e8:	2101      	movs	r1, #1
 800b8ea:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ee:	6979      	ldr	r1, [r7, #20]
 800b8f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8f4:	4313      	orrs	r3, r2
 800b8f6:	634b      	str	r3, [r1, #52]	; 0x34
 800b8f8:	e071      	b.n	800b9de <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	015a      	lsls	r2, r3, #5
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	4413      	add	r3, r2
 800b902:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	693a      	ldr	r2, [r7, #16]
 800b90a:	0151      	lsls	r1, r2, #5
 800b90c:	697a      	ldr	r2, [r7, #20]
 800b90e:	440a      	add	r2, r1
 800b910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b914:	0cdb      	lsrs	r3, r3, #19
 800b916:	04db      	lsls	r3, r3, #19
 800b918:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	015a      	lsls	r2, r3, #5
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	4413      	add	r3, r2
 800b922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b926:	691b      	ldr	r3, [r3, #16]
 800b928:	693a      	ldr	r2, [r7, #16]
 800b92a:	0151      	lsls	r1, r2, #5
 800b92c:	697a      	ldr	r2, [r7, #20]
 800b92e:	440a      	add	r2, r1
 800b930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b934:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b938:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b93c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	699b      	ldr	r3, [r3, #24]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d003      	beq.n	800b94e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	68da      	ldr	r2, [r3, #12]
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	68da      	ldr	r2, [r3, #12]
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	015a      	lsls	r2, r3, #5
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	4413      	add	r3, r2
 800b95e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	693a      	ldr	r2, [r7, #16]
 800b966:	0151      	lsls	r1, r2, #5
 800b968:	697a      	ldr	r2, [r7, #20]
 800b96a:	440a      	add	r2, r1
 800b96c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b970:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b974:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	015a      	lsls	r2, r3, #5
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	4413      	add	r3, r2
 800b97e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b982:	691a      	ldr	r2, [r3, #16]
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	69db      	ldr	r3, [r3, #28]
 800b988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b98c:	6939      	ldr	r1, [r7, #16]
 800b98e:	0148      	lsls	r0, r1, #5
 800b990:	6979      	ldr	r1, [r7, #20]
 800b992:	4401      	add	r1, r0
 800b994:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b998:	4313      	orrs	r3, r2
 800b99a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b99c:	79fb      	ldrb	r3, [r7, #7]
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d10d      	bne.n	800b9be <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	691b      	ldr	r3, [r3, #16]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d009      	beq.n	800b9be <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	6919      	ldr	r1, [r3, #16]
 800b9ae:	693b      	ldr	r3, [r7, #16]
 800b9b0:	015a      	lsls	r2, r3, #5
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	4413      	add	r3, r2
 800b9b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9ba:	460a      	mov	r2, r1
 800b9bc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	015a      	lsls	r2, r3, #5
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	693a      	ldr	r2, [r7, #16]
 800b9ce:	0151      	lsls	r1, r2, #5
 800b9d0:	697a      	ldr	r2, [r7, #20]
 800b9d2:	440a      	add	r2, r1
 800b9d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b9d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	371c      	adds	r7, #28
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b087      	sub	sp, #28
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	785b      	ldrb	r3, [r3, #1]
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d14a      	bne.n	800baa0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	015a      	lsls	r2, r3, #5
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	4413      	add	r3, r2
 800ba14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba22:	f040 8086 	bne.w	800bb32 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	781b      	ldrb	r3, [r3, #0]
 800ba2a:	015a      	lsls	r2, r3, #5
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	4413      	add	r3, r2
 800ba30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	7812      	ldrb	r2, [r2, #0]
 800ba3a:	0151      	lsls	r1, r2, #5
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	440a      	add	r2, r1
 800ba40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba44:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ba48:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	015a      	lsls	r2, r3, #5
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	4413      	add	r3, r2
 800ba54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	683a      	ldr	r2, [r7, #0]
 800ba5c:	7812      	ldrb	r2, [r2, #0]
 800ba5e:	0151      	lsls	r1, r2, #5
 800ba60:	693a      	ldr	r2, [r7, #16]
 800ba62:	440a      	add	r2, r1
 800ba64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba6c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	3301      	adds	r3, #1
 800ba72:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f242 7210 	movw	r2, #10000	; 0x2710
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d902      	bls.n	800ba84 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ba7e:	2301      	movs	r3, #1
 800ba80:	75fb      	strb	r3, [r7, #23]
          break;
 800ba82:	e056      	b.n	800bb32 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	781b      	ldrb	r3, [r3, #0]
 800ba88:	015a      	lsls	r2, r3, #5
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba9c:	d0e7      	beq.n	800ba6e <USB_EPStopXfer+0x82>
 800ba9e:	e048      	b.n	800bb32 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	015a      	lsls	r2, r3, #5
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	4413      	add	r3, r2
 800baaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bab4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bab8:	d13b      	bne.n	800bb32 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	015a      	lsls	r2, r3, #5
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	4413      	add	r3, r2
 800bac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	7812      	ldrb	r2, [r2, #0]
 800bace:	0151      	lsls	r1, r2, #5
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	440a      	add	r2, r1
 800bad4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bad8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800badc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	015a      	lsls	r2, r3, #5
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	4413      	add	r3, r2
 800bae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	683a      	ldr	r2, [r7, #0]
 800baf0:	7812      	ldrb	r2, [r2, #0]
 800baf2:	0151      	lsls	r1, r2, #5
 800baf4:	693a      	ldr	r2, [r7, #16]
 800baf6:	440a      	add	r2, r1
 800baf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bafc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	3301      	adds	r3, #1
 800bb06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f242 7210 	movw	r2, #10000	; 0x2710
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d902      	bls.n	800bb18 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800bb12:	2301      	movs	r3, #1
 800bb14:	75fb      	strb	r3, [r7, #23]
          break;
 800bb16:	e00c      	b.n	800bb32 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	015a      	lsls	r2, r3, #5
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	4413      	add	r3, r2
 800bb22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bb30:	d0e7      	beq.n	800bb02 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bb32:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	371c      	adds	r7, #28
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b089      	sub	sp, #36	; 0x24
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	4611      	mov	r1, r2
 800bb4c:	461a      	mov	r2, r3
 800bb4e:	460b      	mov	r3, r1
 800bb50:	71fb      	strb	r3, [r7, #7]
 800bb52:	4613      	mov	r3, r2
 800bb54:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb5e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d123      	bne.n	800bbae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb66:	88bb      	ldrh	r3, [r7, #4]
 800bb68:	3303      	adds	r3, #3
 800bb6a:	089b      	lsrs	r3, r3, #2
 800bb6c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb6e:	2300      	movs	r3, #0
 800bb70:	61bb      	str	r3, [r7, #24]
 800bb72:	e018      	b.n	800bba6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb74:	79fb      	ldrb	r3, [r7, #7]
 800bb76:	031a      	lsls	r2, r3, #12
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	4413      	add	r3, r2
 800bb7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb80:	461a      	mov	r2, r3
 800bb82:	69fb      	ldr	r3, [r7, #28]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	3301      	adds	r3, #1
 800bb8c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	3301      	adds	r3, #1
 800bb92:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	3301      	adds	r3, #1
 800bb98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb9a:	69fb      	ldr	r3, [r7, #28]
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bba0:	69bb      	ldr	r3, [r7, #24]
 800bba2:	3301      	adds	r3, #1
 800bba4:	61bb      	str	r3, [r7, #24]
 800bba6:	69ba      	ldr	r2, [r7, #24]
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d3e2      	bcc.n	800bb74 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bbae:	2300      	movs	r3, #0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3724      	adds	r7, #36	; 0x24
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr

0800bbbc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b08b      	sub	sp, #44	; 0x2c
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	60b9      	str	r1, [r7, #8]
 800bbc6:	4613      	mov	r3, r2
 800bbc8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bbd2:	88fb      	ldrh	r3, [r7, #6]
 800bbd4:	089b      	lsrs	r3, r3, #2
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bbda:	88fb      	ldrh	r3, [r7, #6]
 800bbdc:	f003 0303 	and.w	r3, r3, #3
 800bbe0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	623b      	str	r3, [r7, #32]
 800bbe6:	e014      	b.n	800bc12 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbee:	681a      	ldr	r2, [r3, #0]
 800bbf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf2:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bc00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc02:	3301      	adds	r3, #1
 800bc04:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bc06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc08:	3301      	adds	r3, #1
 800bc0a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800bc0c:	6a3b      	ldr	r3, [r7, #32]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	623b      	str	r3, [r7, #32]
 800bc12:	6a3a      	ldr	r2, [r7, #32]
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d3e6      	bcc.n	800bbe8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bc1a:	8bfb      	ldrh	r3, [r7, #30]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d01e      	beq.n	800bc5e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bc20:	2300      	movs	r3, #0
 800bc22:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	f107 0310 	add.w	r3, r7, #16
 800bc30:	6812      	ldr	r2, [r2, #0]
 800bc32:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bc34:	693a      	ldr	r2, [r7, #16]
 800bc36:	6a3b      	ldr	r3, [r7, #32]
 800bc38:	b2db      	uxtb	r3, r3
 800bc3a:	00db      	lsls	r3, r3, #3
 800bc3c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc40:	b2da      	uxtb	r2, r3
 800bc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc44:	701a      	strb	r2, [r3, #0]
      i++;
 800bc46:	6a3b      	ldr	r3, [r7, #32]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	623b      	str	r3, [r7, #32]
      pDest++;
 800bc4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc4e:	3301      	adds	r3, #1
 800bc50:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800bc52:	8bfb      	ldrh	r3, [r7, #30]
 800bc54:	3b01      	subs	r3, #1
 800bc56:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc58:	8bfb      	ldrh	r3, [r7, #30]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d1ea      	bne.n	800bc34 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	372c      	adds	r7, #44	; 0x2c
 800bc64:	46bd      	mov	sp, r7
 800bc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6a:	4770      	bx	lr

0800bc6c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b085      	sub	sp, #20
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
 800bc74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	785b      	ldrb	r3, [r3, #1]
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d12c      	bne.n	800bce2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	015a      	lsls	r2, r3, #5
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	4413      	add	r3, r2
 800bc90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	db12      	blt.n	800bcc0 <USB_EPSetStall+0x54>
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d00f      	beq.n	800bcc0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	015a      	lsls	r2, r3, #5
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	4413      	add	r3, r2
 800bca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	68ba      	ldr	r2, [r7, #8]
 800bcb0:	0151      	lsls	r1, r2, #5
 800bcb2:	68fa      	ldr	r2, [r7, #12]
 800bcb4:	440a      	add	r2, r1
 800bcb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bcbe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	015a      	lsls	r2, r3, #5
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	4413      	add	r3, r2
 800bcc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	68ba      	ldr	r2, [r7, #8]
 800bcd0:	0151      	lsls	r1, r2, #5
 800bcd2:	68fa      	ldr	r2, [r7, #12]
 800bcd4:	440a      	add	r2, r1
 800bcd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bcde:	6013      	str	r3, [r2, #0]
 800bce0:	e02b      	b.n	800bd3a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	015a      	lsls	r2, r3, #5
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	4413      	add	r3, r2
 800bcea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	db12      	blt.n	800bd1a <USB_EPSetStall+0xae>
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d00f      	beq.n	800bd1a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	015a      	lsls	r2, r3, #5
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	4413      	add	r3, r2
 800bd02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	68ba      	ldr	r2, [r7, #8]
 800bd0a:	0151      	lsls	r1, r2, #5
 800bd0c:	68fa      	ldr	r2, [r7, #12]
 800bd0e:	440a      	add	r2, r1
 800bd10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd14:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bd18:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	015a      	lsls	r2, r3, #5
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	4413      	add	r3, r2
 800bd22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	0151      	lsls	r1, r2, #5
 800bd2c:	68fa      	ldr	r2, [r7, #12]
 800bd2e:	440a      	add	r2, r1
 800bd30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bd38:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd3a:	2300      	movs	r3, #0
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3714      	adds	r7, #20
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b085      	sub	sp, #20
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
 800bd50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	785b      	ldrb	r3, [r3, #1]
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	d128      	bne.n	800bdb6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	015a      	lsls	r2, r3, #5
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	4413      	add	r3, r2
 800bd6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	68ba      	ldr	r2, [r7, #8]
 800bd74:	0151      	lsls	r1, r2, #5
 800bd76:	68fa      	ldr	r2, [r7, #12]
 800bd78:	440a      	add	r2, r1
 800bd7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd82:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	791b      	ldrb	r3, [r3, #4]
 800bd88:	2b03      	cmp	r3, #3
 800bd8a:	d003      	beq.n	800bd94 <USB_EPClearStall+0x4c>
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	791b      	ldrb	r3, [r3, #4]
 800bd90:	2b02      	cmp	r3, #2
 800bd92:	d138      	bne.n	800be06 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	015a      	lsls	r2, r3, #5
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	0151      	lsls	r1, r2, #5
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	440a      	add	r2, r1
 800bdaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdb2:	6013      	str	r3, [r2, #0]
 800bdb4:	e027      	b.n	800be06 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	015a      	lsls	r2, r3, #5
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	68ba      	ldr	r2, [r7, #8]
 800bdc6:	0151      	lsls	r1, r2, #5
 800bdc8:	68fa      	ldr	r2, [r7, #12]
 800bdca:	440a      	add	r2, r1
 800bdcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdd0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bdd4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	791b      	ldrb	r3, [r3, #4]
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	d003      	beq.n	800bde6 <USB_EPClearStall+0x9e>
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	791b      	ldrb	r3, [r3, #4]
 800bde2:	2b02      	cmp	r3, #2
 800bde4:	d10f      	bne.n	800be06 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	015a      	lsls	r2, r3, #5
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	4413      	add	r3, r2
 800bdee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	68ba      	ldr	r2, [r7, #8]
 800bdf6:	0151      	lsls	r1, r2, #5
 800bdf8:	68fa      	ldr	r2, [r7, #12]
 800bdfa:	440a      	add	r2, r1
 800bdfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be04:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800be06:	2300      	movs	r3, #0
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3714      	adds	r7, #20
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800be14:	b480      	push	{r7}
 800be16:	b085      	sub	sp, #20
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	460b      	mov	r3, r1
 800be1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	68fa      	ldr	r2, [r7, #12]
 800be2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800be32:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800be36:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	78fb      	ldrb	r3, [r7, #3]
 800be42:	011b      	lsls	r3, r3, #4
 800be44:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800be48:	68f9      	ldr	r1, [r7, #12]
 800be4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be4e:	4313      	orrs	r3, r2
 800be50:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800be52:	2300      	movs	r3, #0
}
 800be54:	4618      	mov	r0, r3
 800be56:	3714      	adds	r7, #20
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800be60:	b480      	push	{r7}
 800be62:	b085      	sub	sp, #20
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	68fa      	ldr	r2, [r7, #12]
 800be76:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800be7a:	f023 0303 	bic.w	r3, r3, #3
 800be7e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800be8e:	f023 0302 	bic.w	r3, r3, #2
 800be92:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr

0800bea2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800bea2:	b480      	push	{r7}
 800bea4:	b085      	sub	sp, #20
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	68fa      	ldr	r2, [r7, #12]
 800beb8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bebc:	f023 0303 	bic.w	r3, r3, #3
 800bec0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bec8:	685b      	ldr	r3, [r3, #4]
 800beca:	68fa      	ldr	r2, [r7, #12]
 800becc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bed0:	f043 0302 	orr.w	r3, r3, #2
 800bed4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee2:	4770      	bx	lr

0800bee4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b085      	sub	sp, #20
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	695b      	ldr	r3, [r3, #20]
 800bef0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	699b      	ldr	r3, [r3, #24]
 800bef6:	68fa      	ldr	r2, [r7, #12]
 800bef8:	4013      	ands	r3, r2
 800befa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800befc:	68fb      	ldr	r3, [r7, #12]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3714      	adds	r7, #20
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr

0800bf0a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf0a:	b480      	push	{r7}
 800bf0c:	b085      	sub	sp, #20
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf1c:	699b      	ldr	r3, [r3, #24]
 800bf1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf26:	69db      	ldr	r3, [r3, #28]
 800bf28:	68ba      	ldr	r2, [r7, #8]
 800bf2a:	4013      	ands	r3, r2
 800bf2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	0c1b      	lsrs	r3, r3, #16
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3714      	adds	r7, #20
 800bf36:	46bd      	mov	sp, r7
 800bf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3c:	4770      	bx	lr

0800bf3e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf3e:	b480      	push	{r7}
 800bf40:	b085      	sub	sp, #20
 800bf42:	af00      	add	r7, sp, #0
 800bf44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf50:	699b      	ldr	r3, [r3, #24]
 800bf52:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf5a:	69db      	ldr	r3, [r3, #28]
 800bf5c:	68ba      	ldr	r2, [r7, #8]
 800bf5e:	4013      	ands	r3, r2
 800bf60:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	b29b      	uxth	r3, r3
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3714      	adds	r7, #20
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf70:	4770      	bx	lr

0800bf72 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf72:	b480      	push	{r7}
 800bf74:	b085      	sub	sp, #20
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf82:	78fb      	ldrb	r3, [r7, #3]
 800bf84:	015a      	lsls	r2, r3, #5
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	4413      	add	r3, r2
 800bf8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf8e:	689b      	ldr	r3, [r3, #8]
 800bf90:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf98:	695b      	ldr	r3, [r3, #20]
 800bf9a:	68ba      	ldr	r2, [r7, #8]
 800bf9c:	4013      	ands	r3, r2
 800bf9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bfa0:	68bb      	ldr	r3, [r7, #8]
}
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	3714      	adds	r7, #20
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr

0800bfae <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b087      	sub	sp, #28
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfc4:	691b      	ldr	r3, [r3, #16]
 800bfc6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfd0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfd2:	78fb      	ldrb	r3, [r7, #3]
 800bfd4:	f003 030f 	and.w	r3, r3, #15
 800bfd8:	68fa      	ldr	r2, [r7, #12]
 800bfda:	fa22 f303 	lsr.w	r3, r2, r3
 800bfde:	01db      	lsls	r3, r3, #7
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	693a      	ldr	r2, [r7, #16]
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfe8:	78fb      	ldrb	r3, [r7, #3]
 800bfea:	015a      	lsls	r2, r3, #5
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	4413      	add	r3, r2
 800bff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bff4:	689b      	ldr	r3, [r3, #8]
 800bff6:	693a      	ldr	r2, [r7, #16]
 800bff8:	4013      	ands	r3, r2
 800bffa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bffc:	68bb      	ldr	r3, [r7, #8]
}
 800bffe:	4618      	mov	r0, r3
 800c000:	371c      	adds	r7, #28
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr

0800c00a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c00a:	b480      	push	{r7}
 800c00c:	b083      	sub	sp, #12
 800c00e:	af00      	add	r7, sp, #0
 800c010:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	695b      	ldr	r3, [r3, #20]
 800c016:	f003 0301 	and.w	r3, r3, #1
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	370c      	adds	r7, #12
 800c01e:	46bd      	mov	sp, r7
 800c020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c024:	4770      	bx	lr

0800c026 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c026:	b480      	push	{r7}
 800c028:	b085      	sub	sp, #20
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	68fa      	ldr	r2, [r7, #12]
 800c03c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c040:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c044:	f023 0307 	bic.w	r3, r3, #7
 800c048:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	68fa      	ldr	r2, [r7, #12]
 800c054:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c05c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c05e:	2300      	movs	r3, #0
}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr

0800c06c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c06c:	b480      	push	{r7}
 800c06e:	b087      	sub	sp, #28
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	460b      	mov	r3, r1
 800c076:	607a      	str	r2, [r7, #4]
 800c078:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	333c      	adds	r3, #60	; 0x3c
 800c082:	3304      	adds	r3, #4
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	4a26      	ldr	r2, [pc, #152]	; (800c124 <USB_EP0_OutStart+0xb8>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d90a      	bls.n	800c0a6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c09c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c0a0:	d101      	bne.n	800c0a6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	e037      	b.n	800c116 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0b8:	691b      	ldr	r3, [r3, #16]
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c0c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c0c6:	697b      	ldr	r3, [r7, #20]
 800c0c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0cc:	691b      	ldr	r3, [r3, #16]
 800c0ce:	697a      	ldr	r2, [r7, #20]
 800c0d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0d4:	f043 0318 	orr.w	r3, r3, #24
 800c0d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0e0:	691b      	ldr	r3, [r3, #16]
 800c0e2:	697a      	ldr	r2, [r7, #20]
 800c0e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0e8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c0ec:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c0ee:	7afb      	ldrb	r3, [r7, #11]
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d10f      	bne.n	800c114 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	697a      	ldr	r2, [r7, #20]
 800c10a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c10e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c112:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	371c      	adds	r7, #28
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop
 800c124:	4f54300a 	.word	0x4f54300a

0800c128 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c128:	b480      	push	{r7}
 800c12a:	b085      	sub	sp, #20
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c130:	2300      	movs	r3, #0
 800c132:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	3301      	adds	r3, #1
 800c138:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	4a13      	ldr	r2, [pc, #76]	; (800c18c <USB_CoreReset+0x64>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d901      	bls.n	800c146 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c142:	2303      	movs	r3, #3
 800c144:	e01b      	b.n	800c17e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	691b      	ldr	r3, [r3, #16]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	daf2      	bge.n	800c134 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c14e:	2300      	movs	r3, #0
 800c150:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	691b      	ldr	r3, [r3, #16]
 800c156:	f043 0201 	orr.w	r2, r3, #1
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	3301      	adds	r3, #1
 800c162:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	4a09      	ldr	r2, [pc, #36]	; (800c18c <USB_CoreReset+0x64>)
 800c168:	4293      	cmp	r3, r2
 800c16a:	d901      	bls.n	800c170 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c16c:	2303      	movs	r3, #3
 800c16e:	e006      	b.n	800c17e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	691b      	ldr	r3, [r3, #16]
 800c174:	f003 0301 	and.w	r3, r3, #1
 800c178:	2b01      	cmp	r3, #1
 800c17a:	d0f0      	beq.n	800c15e <USB_CoreReset+0x36>

  return HAL_OK;
 800c17c:	2300      	movs	r3, #0
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3714      	adds	r7, #20
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop
 800c18c:	00030d40 	.word	0x00030d40

0800c190 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b084      	sub	sp, #16
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	460b      	mov	r3, r1
 800c19a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c19c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c1a0:	f002 fc94 	bl	800eacc <USBD_static_malloc>
 800c1a4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d109      	bne.n	800c1c0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	32b0      	adds	r2, #176	; 0xb0
 800c1b6:	2100      	movs	r1, #0
 800c1b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c1bc:	2302      	movs	r3, #2
 800c1be:	e0d4      	b.n	800c36a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c1c0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	68f8      	ldr	r0, [r7, #12]
 800c1c8:	f003 fcce 	bl	800fb68 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	32b0      	adds	r2, #176	; 0xb0
 800c1d6:	68f9      	ldr	r1, [r7, #12]
 800c1d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	32b0      	adds	r2, #176	; 0xb0
 800c1e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	7c1b      	ldrb	r3, [r3, #16]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d138      	bne.n	800c26a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c1f8:	4b5e      	ldr	r3, [pc, #376]	; (800c374 <USBD_CDC_Init+0x1e4>)
 800c1fa:	7819      	ldrb	r1, [r3, #0]
 800c1fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c200:	2202      	movs	r2, #2
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f002 fb3f 	bl	800e886 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c208:	4b5a      	ldr	r3, [pc, #360]	; (800c374 <USBD_CDC_Init+0x1e4>)
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	f003 020f 	and.w	r2, r3, #15
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	4613      	mov	r3, r2
 800c214:	009b      	lsls	r3, r3, #2
 800c216:	4413      	add	r3, r2
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	440b      	add	r3, r1
 800c21c:	3324      	adds	r3, #36	; 0x24
 800c21e:	2201      	movs	r2, #1
 800c220:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c222:	4b55      	ldr	r3, [pc, #340]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c224:	7819      	ldrb	r1, [r3, #0]
 800c226:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c22a:	2202      	movs	r2, #2
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f002 fb2a 	bl	800e886 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c232:	4b51      	ldr	r3, [pc, #324]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	f003 020f 	and.w	r2, r3, #15
 800c23a:	6879      	ldr	r1, [r7, #4]
 800c23c:	4613      	mov	r3, r2
 800c23e:	009b      	lsls	r3, r3, #2
 800c240:	4413      	add	r3, r2
 800c242:	009b      	lsls	r3, r3, #2
 800c244:	440b      	add	r3, r1
 800c246:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c24a:	2201      	movs	r2, #1
 800c24c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c24e:	4b4b      	ldr	r3, [pc, #300]	; (800c37c <USBD_CDC_Init+0x1ec>)
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	f003 020f 	and.w	r2, r3, #15
 800c256:	6879      	ldr	r1, [r7, #4]
 800c258:	4613      	mov	r3, r2
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	4413      	add	r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	440b      	add	r3, r1
 800c262:	3326      	adds	r3, #38	; 0x26
 800c264:	2210      	movs	r2, #16
 800c266:	801a      	strh	r2, [r3, #0]
 800c268:	e035      	b.n	800c2d6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c26a:	4b42      	ldr	r3, [pc, #264]	; (800c374 <USBD_CDC_Init+0x1e4>)
 800c26c:	7819      	ldrb	r1, [r3, #0]
 800c26e:	2340      	movs	r3, #64	; 0x40
 800c270:	2202      	movs	r2, #2
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f002 fb07 	bl	800e886 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c278:	4b3e      	ldr	r3, [pc, #248]	; (800c374 <USBD_CDC_Init+0x1e4>)
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	f003 020f 	and.w	r2, r3, #15
 800c280:	6879      	ldr	r1, [r7, #4]
 800c282:	4613      	mov	r3, r2
 800c284:	009b      	lsls	r3, r3, #2
 800c286:	4413      	add	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	440b      	add	r3, r1
 800c28c:	3324      	adds	r3, #36	; 0x24
 800c28e:	2201      	movs	r2, #1
 800c290:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c292:	4b39      	ldr	r3, [pc, #228]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c294:	7819      	ldrb	r1, [r3, #0]
 800c296:	2340      	movs	r3, #64	; 0x40
 800c298:	2202      	movs	r2, #2
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f002 faf3 	bl	800e886 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c2a0:	4b35      	ldr	r3, [pc, #212]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	f003 020f 	and.w	r2, r3, #15
 800c2a8:	6879      	ldr	r1, [r7, #4]
 800c2aa:	4613      	mov	r3, r2
 800c2ac:	009b      	lsls	r3, r3, #2
 800c2ae:	4413      	add	r3, r2
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	440b      	add	r3, r1
 800c2b4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c2bc:	4b2f      	ldr	r3, [pc, #188]	; (800c37c <USBD_CDC_Init+0x1ec>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	f003 020f 	and.w	r2, r3, #15
 800c2c4:	6879      	ldr	r1, [r7, #4]
 800c2c6:	4613      	mov	r3, r2
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	4413      	add	r3, r2
 800c2cc:	009b      	lsls	r3, r3, #2
 800c2ce:	440b      	add	r3, r1
 800c2d0:	3326      	adds	r3, #38	; 0x26
 800c2d2:	2210      	movs	r2, #16
 800c2d4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2d6:	4b29      	ldr	r3, [pc, #164]	; (800c37c <USBD_CDC_Init+0x1ec>)
 800c2d8:	7819      	ldrb	r1, [r3, #0]
 800c2da:	2308      	movs	r3, #8
 800c2dc:	2203      	movs	r2, #3
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f002 fad1 	bl	800e886 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c2e4:	4b25      	ldr	r3, [pc, #148]	; (800c37c <USBD_CDC_Init+0x1ec>)
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	f003 020f 	and.w	r2, r3, #15
 800c2ec:	6879      	ldr	r1, [r7, #4]
 800c2ee:	4613      	mov	r3, r2
 800c2f0:	009b      	lsls	r3, r3, #2
 800c2f2:	4413      	add	r3, r2
 800c2f4:	009b      	lsls	r3, r3, #2
 800c2f6:	440b      	add	r3, r1
 800c2f8:	3324      	adds	r3, #36	; 0x24
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	2200      	movs	r2, #0
 800c302:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	33b0      	adds	r3, #176	; 0xb0
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	4413      	add	r3, r2
 800c314:	685b      	ldr	r3, [r3, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2200      	movs	r2, #0
 800c31e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2200      	movs	r2, #0
 800c326:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c330:	2b00      	cmp	r3, #0
 800c332:	d101      	bne.n	800c338 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c334:	2302      	movs	r3, #2
 800c336:	e018      	b.n	800c36a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	7c1b      	ldrb	r3, [r3, #16]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d10a      	bne.n	800c356 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c340:	4b0d      	ldr	r3, [pc, #52]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c342:	7819      	ldrb	r1, [r3, #0]
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c34a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f002 fb88 	bl	800ea64 <USBD_LL_PrepareReceive>
 800c354:	e008      	b.n	800c368 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c356:	4b08      	ldr	r3, [pc, #32]	; (800c378 <USBD_CDC_Init+0x1e8>)
 800c358:	7819      	ldrb	r1, [r3, #0]
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c360:	2340      	movs	r3, #64	; 0x40
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f002 fb7e 	bl	800ea64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c368:	2300      	movs	r3, #0
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3710      	adds	r7, #16
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	2000009b 	.word	0x2000009b
 800c378:	2000009c 	.word	0x2000009c
 800c37c:	2000009d 	.word	0x2000009d

0800c380 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	460b      	mov	r3, r1
 800c38a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c38c:	4b3a      	ldr	r3, [pc, #232]	; (800c478 <USBD_CDC_DeInit+0xf8>)
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	4619      	mov	r1, r3
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f002 fa9d 	bl	800e8d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c398:	4b37      	ldr	r3, [pc, #220]	; (800c478 <USBD_CDC_DeInit+0xf8>)
 800c39a:	781b      	ldrb	r3, [r3, #0]
 800c39c:	f003 020f 	and.w	r2, r3, #15
 800c3a0:	6879      	ldr	r1, [r7, #4]
 800c3a2:	4613      	mov	r3, r2
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	4413      	add	r3, r2
 800c3a8:	009b      	lsls	r3, r3, #2
 800c3aa:	440b      	add	r3, r1
 800c3ac:	3324      	adds	r3, #36	; 0x24
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c3b2:	4b32      	ldr	r3, [pc, #200]	; (800c47c <USBD_CDC_DeInit+0xfc>)
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f002 fa8a 	bl	800e8d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c3be:	4b2f      	ldr	r3, [pc, #188]	; (800c47c <USBD_CDC_DeInit+0xfc>)
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	f003 020f 	and.w	r2, r3, #15
 800c3c6:	6879      	ldr	r1, [r7, #4]
 800c3c8:	4613      	mov	r3, r2
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	4413      	add	r3, r2
 800c3ce:	009b      	lsls	r3, r3, #2
 800c3d0:	440b      	add	r3, r1
 800c3d2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c3da:	4b29      	ldr	r3, [pc, #164]	; (800c480 <USBD_CDC_DeInit+0x100>)
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f002 fa76 	bl	800e8d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c3e6:	4b26      	ldr	r3, [pc, #152]	; (800c480 <USBD_CDC_DeInit+0x100>)
 800c3e8:	781b      	ldrb	r3, [r3, #0]
 800c3ea:	f003 020f 	and.w	r2, r3, #15
 800c3ee:	6879      	ldr	r1, [r7, #4]
 800c3f0:	4613      	mov	r3, r2
 800c3f2:	009b      	lsls	r3, r3, #2
 800c3f4:	4413      	add	r3, r2
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	440b      	add	r3, r1
 800c3fa:	3324      	adds	r3, #36	; 0x24
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c400:	4b1f      	ldr	r3, [pc, #124]	; (800c480 <USBD_CDC_DeInit+0x100>)
 800c402:	781b      	ldrb	r3, [r3, #0]
 800c404:	f003 020f 	and.w	r2, r3, #15
 800c408:	6879      	ldr	r1, [r7, #4]
 800c40a:	4613      	mov	r3, r2
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	440b      	add	r3, r1
 800c414:	3326      	adds	r3, #38	; 0x26
 800c416:	2200      	movs	r2, #0
 800c418:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	32b0      	adds	r2, #176	; 0xb0
 800c424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d01f      	beq.n	800c46c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	33b0      	adds	r3, #176	; 0xb0
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	4413      	add	r3, r2
 800c43a:	685b      	ldr	r3, [r3, #4]
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	32b0      	adds	r2, #176	; 0xb0
 800c44a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c44e:	4618      	mov	r0, r3
 800c450:	f002 fb4a 	bl	800eae8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	32b0      	adds	r2, #176	; 0xb0
 800c45e:	2100      	movs	r1, #0
 800c460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c46c:	2300      	movs	r3, #0
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3708      	adds	r7, #8
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
 800c476:	bf00      	nop
 800c478:	2000009b 	.word	0x2000009b
 800c47c:	2000009c 	.word	0x2000009c
 800c480:	2000009d 	.word	0x2000009d

0800c484 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b086      	sub	sp, #24
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	32b0      	adds	r2, #176	; 0xb0
 800c498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c49c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d101      	bne.n	800c4b4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c4b0:	2303      	movs	r3, #3
 800c4b2:	e0bf      	b.n	800c634 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d050      	beq.n	800c562 <USBD_CDC_Setup+0xde>
 800c4c0:	2b20      	cmp	r3, #32
 800c4c2:	f040 80af 	bne.w	800c624 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	88db      	ldrh	r3, [r3, #6]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d03a      	beq.n	800c544 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	b25b      	sxtb	r3, r3
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	da1b      	bge.n	800c510 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c4de:	687a      	ldr	r2, [r7, #4]
 800c4e0:	33b0      	adds	r3, #176	; 0xb0
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	4413      	add	r3, r2
 800c4e6:	685b      	ldr	r3, [r3, #4]
 800c4e8:	689b      	ldr	r3, [r3, #8]
 800c4ea:	683a      	ldr	r2, [r7, #0]
 800c4ec:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c4ee:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4f0:	683a      	ldr	r2, [r7, #0]
 800c4f2:	88d2      	ldrh	r2, [r2, #6]
 800c4f4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	88db      	ldrh	r3, [r3, #6]
 800c4fa:	2b07      	cmp	r3, #7
 800c4fc:	bf28      	it	cs
 800c4fe:	2307      	movcs	r3, #7
 800c500:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	89fa      	ldrh	r2, [r7, #14]
 800c506:	4619      	mov	r1, r3
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f001 fd89 	bl	800e020 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c50e:	e090      	b.n	800c632 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	785a      	ldrb	r2, [r3, #1]
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	88db      	ldrh	r3, [r3, #6]
 800c51e:	2b3f      	cmp	r3, #63	; 0x3f
 800c520:	d803      	bhi.n	800c52a <USBD_CDC_Setup+0xa6>
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	88db      	ldrh	r3, [r3, #6]
 800c526:	b2da      	uxtb	r2, r3
 800c528:	e000      	b.n	800c52c <USBD_CDC_Setup+0xa8>
 800c52a:	2240      	movs	r2, #64	; 0x40
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c532:	6939      	ldr	r1, [r7, #16]
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800c53a:	461a      	mov	r2, r3
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f001 fd9b 	bl	800e078 <USBD_CtlPrepareRx>
      break;
 800c542:	e076      	b.n	800c632 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	33b0      	adds	r3, #176	; 0xb0
 800c54e:	009b      	lsls	r3, r3, #2
 800c550:	4413      	add	r3, r2
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	683a      	ldr	r2, [r7, #0]
 800c558:	7850      	ldrb	r0, [r2, #1]
 800c55a:	2200      	movs	r2, #0
 800c55c:	6839      	ldr	r1, [r7, #0]
 800c55e:	4798      	blx	r3
      break;
 800c560:	e067      	b.n	800c632 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	785b      	ldrb	r3, [r3, #1]
 800c566:	2b0b      	cmp	r3, #11
 800c568:	d851      	bhi.n	800c60e <USBD_CDC_Setup+0x18a>
 800c56a:	a201      	add	r2, pc, #4	; (adr r2, 800c570 <USBD_CDC_Setup+0xec>)
 800c56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c570:	0800c5a1 	.word	0x0800c5a1
 800c574:	0800c61d 	.word	0x0800c61d
 800c578:	0800c60f 	.word	0x0800c60f
 800c57c:	0800c60f 	.word	0x0800c60f
 800c580:	0800c60f 	.word	0x0800c60f
 800c584:	0800c60f 	.word	0x0800c60f
 800c588:	0800c60f 	.word	0x0800c60f
 800c58c:	0800c60f 	.word	0x0800c60f
 800c590:	0800c60f 	.word	0x0800c60f
 800c594:	0800c60f 	.word	0x0800c60f
 800c598:	0800c5cb 	.word	0x0800c5cb
 800c59c:	0800c5f5 	.word	0x0800c5f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	2b03      	cmp	r3, #3
 800c5aa:	d107      	bne.n	800c5bc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c5ac:	f107 030a 	add.w	r3, r7, #10
 800c5b0:	2202      	movs	r2, #2
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f001 fd33 	bl	800e020 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5ba:	e032      	b.n	800c622 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c5bc:	6839      	ldr	r1, [r7, #0]
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f001 fcbd 	bl	800df3e <USBD_CtlError>
            ret = USBD_FAIL;
 800c5c4:	2303      	movs	r3, #3
 800c5c6:	75fb      	strb	r3, [r7, #23]
          break;
 800c5c8:	e02b      	b.n	800c622 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	2b03      	cmp	r3, #3
 800c5d4:	d107      	bne.n	800c5e6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c5d6:	f107 030d 	add.w	r3, r7, #13
 800c5da:	2201      	movs	r2, #1
 800c5dc:	4619      	mov	r1, r3
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	f001 fd1e 	bl	800e020 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5e4:	e01d      	b.n	800c622 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c5e6:	6839      	ldr	r1, [r7, #0]
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f001 fca8 	bl	800df3e <USBD_CtlError>
            ret = USBD_FAIL;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	75fb      	strb	r3, [r7, #23]
          break;
 800c5f2:	e016      	b.n	800c622 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	2b03      	cmp	r3, #3
 800c5fe:	d00f      	beq.n	800c620 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c600:	6839      	ldr	r1, [r7, #0]
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f001 fc9b 	bl	800df3e <USBD_CtlError>
            ret = USBD_FAIL;
 800c608:	2303      	movs	r3, #3
 800c60a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c60c:	e008      	b.n	800c620 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c60e:	6839      	ldr	r1, [r7, #0]
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f001 fc94 	bl	800df3e <USBD_CtlError>
          ret = USBD_FAIL;
 800c616:	2303      	movs	r3, #3
 800c618:	75fb      	strb	r3, [r7, #23]
          break;
 800c61a:	e002      	b.n	800c622 <USBD_CDC_Setup+0x19e>
          break;
 800c61c:	bf00      	nop
 800c61e:	e008      	b.n	800c632 <USBD_CDC_Setup+0x1ae>
          break;
 800c620:	bf00      	nop
      }
      break;
 800c622:	e006      	b.n	800c632 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c624:	6839      	ldr	r1, [r7, #0]
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f001 fc89 	bl	800df3e <USBD_CtlError>
      ret = USBD_FAIL;
 800c62c:	2303      	movs	r3, #3
 800c62e:	75fb      	strb	r3, [r7, #23]
      break;
 800c630:	bf00      	nop
  }

  return (uint8_t)ret;
 800c632:	7dfb      	ldrb	r3, [r7, #23]
}
 800c634:	4618      	mov	r0, r3
 800c636:	3718      	adds	r7, #24
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	460b      	mov	r3, r1
 800c646:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c64e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	32b0      	adds	r2, #176	; 0xb0
 800c65a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d101      	bne.n	800c666 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c662:	2303      	movs	r3, #3
 800c664:	e065      	b.n	800c732 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	32b0      	adds	r2, #176	; 0xb0
 800c670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c674:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c676:	78fb      	ldrb	r3, [r7, #3]
 800c678:	f003 020f 	and.w	r2, r3, #15
 800c67c:	6879      	ldr	r1, [r7, #4]
 800c67e:	4613      	mov	r3, r2
 800c680:	009b      	lsls	r3, r3, #2
 800c682:	4413      	add	r3, r2
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	440b      	add	r3, r1
 800c688:	3318      	adds	r3, #24
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d02f      	beq.n	800c6f0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c690:	78fb      	ldrb	r3, [r7, #3]
 800c692:	f003 020f 	and.w	r2, r3, #15
 800c696:	6879      	ldr	r1, [r7, #4]
 800c698:	4613      	mov	r3, r2
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	4413      	add	r3, r2
 800c69e:	009b      	lsls	r3, r3, #2
 800c6a0:	440b      	add	r3, r1
 800c6a2:	3318      	adds	r3, #24
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	78fb      	ldrb	r3, [r7, #3]
 800c6a8:	f003 010f 	and.w	r1, r3, #15
 800c6ac:	68f8      	ldr	r0, [r7, #12]
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	00db      	lsls	r3, r3, #3
 800c6b2:	440b      	add	r3, r1
 800c6b4:	009b      	lsls	r3, r3, #2
 800c6b6:	4403      	add	r3, r0
 800c6b8:	3348      	adds	r3, #72	; 0x48
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	fbb2 f1f3 	udiv	r1, r2, r3
 800c6c0:	fb01 f303 	mul.w	r3, r1, r3
 800c6c4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d112      	bne.n	800c6f0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c6ca:	78fb      	ldrb	r3, [r7, #3]
 800c6cc:	f003 020f 	and.w	r2, r3, #15
 800c6d0:	6879      	ldr	r1, [r7, #4]
 800c6d2:	4613      	mov	r3, r2
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	4413      	add	r3, r2
 800c6d8:	009b      	lsls	r3, r3, #2
 800c6da:	440b      	add	r3, r1
 800c6dc:	3318      	adds	r3, #24
 800c6de:	2200      	movs	r2, #0
 800c6e0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c6e2:	78f9      	ldrb	r1, [r7, #3]
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f002 f99a 	bl	800ea22 <USBD_LL_Transmit>
 800c6ee:	e01f      	b.n	800c730 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c6fe:	687a      	ldr	r2, [r7, #4]
 800c700:	33b0      	adds	r3, #176	; 0xb0
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	4413      	add	r3, r2
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	691b      	ldr	r3, [r3, #16]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d010      	beq.n	800c730 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	33b0      	adds	r3, #176	; 0xb0
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	4413      	add	r3, r2
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	691b      	ldr	r3, [r3, #16]
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c726:	68ba      	ldr	r2, [r7, #8]
 800c728:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c72c:	78fa      	ldrb	r2, [r7, #3]
 800c72e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3710      	adds	r7, #16
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}

0800c73a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b084      	sub	sp, #16
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	460b      	mov	r3, r1
 800c744:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	32b0      	adds	r2, #176	; 0xb0
 800c750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c754:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	32b0      	adds	r2, #176	; 0xb0
 800c760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d101      	bne.n	800c76c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c768:	2303      	movs	r3, #3
 800c76a:	e01a      	b.n	800c7a2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c76c:	78fb      	ldrb	r3, [r7, #3]
 800c76e:	4619      	mov	r1, r3
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f002 f998 	bl	800eaa6 <USBD_LL_GetRxDataSize>
 800c776:	4602      	mov	r2, r0
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	33b0      	adds	r3, #176	; 0xb0
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	4413      	add	r3, r2
 800c78c:	685b      	ldr	r3, [r3, #4]
 800c78e:	68db      	ldr	r3, [r3, #12]
 800c790:	68fa      	ldr	r2, [r7, #12]
 800c792:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c796:	68fa      	ldr	r2, [r7, #12]
 800c798:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c79c:	4611      	mov	r1, r2
 800c79e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c7a0:	2300      	movs	r3, #0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3710      	adds	r7, #16
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}

0800c7aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c7aa:	b580      	push	{r7, lr}
 800c7ac:	b084      	sub	sp, #16
 800c7ae:	af00      	add	r7, sp, #0
 800c7b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	32b0      	adds	r2, #176	; 0xb0
 800c7bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7c0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d101      	bne.n	800c7cc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c7c8:	2303      	movs	r3, #3
 800c7ca:	e025      	b.n	800c818 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c7d2:	687a      	ldr	r2, [r7, #4]
 800c7d4:	33b0      	adds	r3, #176	; 0xb0
 800c7d6:	009b      	lsls	r3, r3, #2
 800c7d8:	4413      	add	r3, r2
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d01a      	beq.n	800c816 <USBD_CDC_EP0_RxReady+0x6c>
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c7e6:	2bff      	cmp	r3, #255	; 0xff
 800c7e8:	d015      	beq.n	800c816 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	33b0      	adds	r3, #176	; 0xb0
 800c7f4:	009b      	lsls	r3, r3, #2
 800c7f6:	4413      	add	r3, r2
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	689b      	ldr	r3, [r3, #8]
 800c7fc:	68fa      	ldr	r2, [r7, #12]
 800c7fe:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800c802:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c804:	68fa      	ldr	r2, [r7, #12]
 800c806:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c80a:	b292      	uxth	r2, r2
 800c80c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	22ff      	movs	r2, #255	; 0xff
 800c812:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800c816:	2300      	movs	r3, #0
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3710      	adds	r7, #16
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b086      	sub	sp, #24
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c828:	2182      	movs	r1, #130	; 0x82
 800c82a:	4818      	ldr	r0, [pc, #96]	; (800c88c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c82c:	f000 fd4f 	bl	800d2ce <USBD_GetEpDesc>
 800c830:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c832:	2101      	movs	r1, #1
 800c834:	4815      	ldr	r0, [pc, #84]	; (800c88c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c836:	f000 fd4a 	bl	800d2ce <USBD_GetEpDesc>
 800c83a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c83c:	2181      	movs	r1, #129	; 0x81
 800c83e:	4813      	ldr	r0, [pc, #76]	; (800c88c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c840:	f000 fd45 	bl	800d2ce <USBD_GetEpDesc>
 800c844:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d002      	beq.n	800c852 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	2210      	movs	r2, #16
 800c850:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d006      	beq.n	800c866 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c858:	693b      	ldr	r3, [r7, #16]
 800c85a:	2200      	movs	r2, #0
 800c85c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c860:	711a      	strb	r2, [r3, #4]
 800c862:	2200      	movs	r2, #0
 800c864:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d006      	beq.n	800c87a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2200      	movs	r2, #0
 800c870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c874:	711a      	strb	r2, [r3, #4]
 800c876:	2200      	movs	r2, #0
 800c878:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2243      	movs	r2, #67	; 0x43
 800c87e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c880:	4b02      	ldr	r3, [pc, #8]	; (800c88c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c882:	4618      	mov	r0, r3
 800c884:	3718      	adds	r7, #24
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	20000058 	.word	0x20000058

0800c890 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b086      	sub	sp, #24
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c898:	2182      	movs	r1, #130	; 0x82
 800c89a:	4818      	ldr	r0, [pc, #96]	; (800c8fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c89c:	f000 fd17 	bl	800d2ce <USBD_GetEpDesc>
 800c8a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c8a2:	2101      	movs	r1, #1
 800c8a4:	4815      	ldr	r0, [pc, #84]	; (800c8fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c8a6:	f000 fd12 	bl	800d2ce <USBD_GetEpDesc>
 800c8aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c8ac:	2181      	movs	r1, #129	; 0x81
 800c8ae:	4813      	ldr	r0, [pc, #76]	; (800c8fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c8b0:	f000 fd0d 	bl	800d2ce <USBD_GetEpDesc>
 800c8b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d002      	beq.n	800c8c2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	2210      	movs	r2, #16
 800c8c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d006      	beq.n	800c8d6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	711a      	strb	r2, [r3, #4]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	f042 0202 	orr.w	r2, r2, #2
 800c8d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d006      	beq.n	800c8ea <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	711a      	strb	r2, [r3, #4]
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	f042 0202 	orr.w	r2, r2, #2
 800c8e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2243      	movs	r2, #67	; 0x43
 800c8ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c8f0:	4b02      	ldr	r3, [pc, #8]	; (800c8fc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	3718      	adds	r7, #24
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	bd80      	pop	{r7, pc}
 800c8fa:	bf00      	nop
 800c8fc:	20000058 	.word	0x20000058

0800c900 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b086      	sub	sp, #24
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c908:	2182      	movs	r1, #130	; 0x82
 800c90a:	4818      	ldr	r0, [pc, #96]	; (800c96c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c90c:	f000 fcdf 	bl	800d2ce <USBD_GetEpDesc>
 800c910:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c912:	2101      	movs	r1, #1
 800c914:	4815      	ldr	r0, [pc, #84]	; (800c96c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c916:	f000 fcda 	bl	800d2ce <USBD_GetEpDesc>
 800c91a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c91c:	2181      	movs	r1, #129	; 0x81
 800c91e:	4813      	ldr	r0, [pc, #76]	; (800c96c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c920:	f000 fcd5 	bl	800d2ce <USBD_GetEpDesc>
 800c924:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d002      	beq.n	800c932 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	2210      	movs	r2, #16
 800c930:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d006      	beq.n	800c946 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c940:	711a      	strb	r2, [r3, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d006      	beq.n	800c95a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2200      	movs	r2, #0
 800c950:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c954:	711a      	strb	r2, [r3, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2243      	movs	r2, #67	; 0x43
 800c95e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c960:	4b02      	ldr	r3, [pc, #8]	; (800c96c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c962:	4618      	mov	r0, r3
 800c964:	3718      	adds	r7, #24
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	20000058 	.word	0x20000058

0800c970 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c970:	b480      	push	{r7}
 800c972:	b083      	sub	sp, #12
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	220a      	movs	r2, #10
 800c97c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c97e:	4b03      	ldr	r3, [pc, #12]	; (800c98c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c980:	4618      	mov	r0, r3
 800c982:	370c      	adds	r7, #12
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr
 800c98c:	20000014 	.word	0x20000014

0800c990 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c990:	b480      	push	{r7}
 800c992:	b083      	sub	sp, #12
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d101      	bne.n	800c9a4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c9a0:	2303      	movs	r3, #3
 800c9a2:	e009      	b.n	800c9b8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c9aa:	687a      	ldr	r2, [r7, #4]
 800c9ac:	33b0      	adds	r3, #176	; 0xb0
 800c9ae:	009b      	lsls	r3, r3, #2
 800c9b0:	4413      	add	r3, r2
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c9b6:	2300      	movs	r3, #0
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	370c      	adds	r7, #12
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b087      	sub	sp, #28
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	60f8      	str	r0, [r7, #12]
 800c9cc:	60b9      	str	r1, [r7, #8]
 800c9ce:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	32b0      	adds	r2, #176	; 0xb0
 800c9da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9de:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d101      	bne.n	800c9ea <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c9e6:	2303      	movs	r3, #3
 800c9e8:	e008      	b.n	800c9fc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	68ba      	ldr	r2, [r7, #8]
 800c9ee:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	687a      	ldr	r2, [r7, #4]
 800c9f6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c9fa:	2300      	movs	r3, #0
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	371c      	adds	r7, #28
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	32b0      	adds	r2, #176	; 0xb0
 800ca1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca20:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d101      	bne.n	800ca2c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ca28:	2303      	movs	r3, #3
 800ca2a:	e004      	b.n	800ca36 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	683a      	ldr	r2, [r7, #0]
 800ca30:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3714      	adds	r7, #20
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca40:	4770      	bx	lr
	...

0800ca44 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b084      	sub	sp, #16
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	32b0      	adds	r2, #176	; 0xb0
 800ca56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca5a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	32b0      	adds	r2, #176	; 0xb0
 800ca6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d101      	bne.n	800ca76 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ca72:	2303      	movs	r3, #3
 800ca74:	e025      	b.n	800cac2 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d11f      	bne.n	800cac0 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ca88:	4b10      	ldr	r3, [pc, #64]	; (800cacc <USBD_CDC_TransmitPacket+0x88>)
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	f003 020f 	and.w	r2, r3, #15
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800ca96:	6878      	ldr	r0, [r7, #4]
 800ca98:	4613      	mov	r3, r2
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	4413      	add	r3, r2
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4403      	add	r3, r0
 800caa2:	3318      	adds	r3, #24
 800caa4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800caa6:	4b09      	ldr	r3, [pc, #36]	; (800cacc <USBD_CDC_TransmitPacket+0x88>)
 800caa8:	7819      	ldrb	r1, [r3, #0]
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f001 ffb3 	bl	800ea22 <USBD_LL_Transmit>

    ret = USBD_OK;
 800cabc:	2300      	movs	r3, #0
 800cabe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cac0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3710      	adds	r7, #16
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	2000009b 	.word	0x2000009b

0800cad0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cad0:	b580      	push	{r7, lr}
 800cad2:	b084      	sub	sp, #16
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	32b0      	adds	r2, #176	; 0xb0
 800cae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cae6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	32b0      	adds	r2, #176	; 0xb0
 800caf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d101      	bne.n	800cafe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800cafa:	2303      	movs	r3, #3
 800cafc:	e018      	b.n	800cb30 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	7c1b      	ldrb	r3, [r3, #16]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d10a      	bne.n	800cb1c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cb06:	4b0c      	ldr	r3, [pc, #48]	; (800cb38 <USBD_CDC_ReceivePacket+0x68>)
 800cb08:	7819      	ldrb	r1, [r3, #0]
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cb10:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f001 ffa5 	bl	800ea64 <USBD_LL_PrepareReceive>
 800cb1a:	e008      	b.n	800cb2e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cb1c:	4b06      	ldr	r3, [pc, #24]	; (800cb38 <USBD_CDC_ReceivePacket+0x68>)
 800cb1e:	7819      	ldrb	r1, [r3, #0]
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cb26:	2340      	movs	r3, #64	; 0x40
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f001 ff9b 	bl	800ea64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cb2e:	2300      	movs	r3, #0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3710      	adds	r7, #16
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}
 800cb38:	2000009c 	.word	0x2000009c

0800cb3c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b086      	sub	sp, #24
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	60f8      	str	r0, [r7, #12]
 800cb44:	60b9      	str	r1, [r7, #8]
 800cb46:	4613      	mov	r3, r2
 800cb48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d101      	bne.n	800cb54 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cb50:	2303      	movs	r3, #3
 800cb52:	e01f      	b.n	800cb94 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2200      	movs	r2, #0
 800cb68:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d003      	beq.n	800cb7a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	68ba      	ldr	r2, [r7, #8]
 800cb76:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	79fa      	ldrb	r2, [r7, #7]
 800cb86:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cb88:	68f8      	ldr	r0, [r7, #12]
 800cb8a:	f001 fe15 	bl	800e7b8 <USBD_LL_Init>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cb92:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3718      	adds	r7, #24
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cba6:	2300      	movs	r3, #0
 800cba8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d101      	bne.n	800cbb4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cbb0:	2303      	movs	r3, #3
 800cbb2:	e025      	b.n	800cc00 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	683a      	ldr	r2, [r7, #0]
 800cbb8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	32ae      	adds	r2, #174	; 0xae
 800cbc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d00f      	beq.n	800cbf0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	32ae      	adds	r2, #174	; 0xae
 800cbda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbe0:	f107 020e 	add.w	r2, r7, #14
 800cbe4:	4610      	mov	r0, r2
 800cbe6:	4798      	blx	r3
 800cbe8:	4602      	mov	r2, r0
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800cbf6:	1c5a      	adds	r2, r3, #1
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800cbfe:	2300      	movs	r3, #0
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3710      	adds	r7, #16
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f001 fe1d 	bl	800e850 <USBD_LL_Start>
 800cc16:	4603      	mov	r3, r0
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3708      	adds	r7, #8
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cc20:	b480      	push	{r7}
 800cc22:	b083      	sub	sp, #12
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cc28:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr

0800cc36 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc36:	b580      	push	{r7, lr}
 800cc38:	b084      	sub	sp, #16
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	6078      	str	r0, [r7, #4]
 800cc3e:	460b      	mov	r3, r1
 800cc40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc42:	2300      	movs	r3, #0
 800cc44:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d009      	beq.n	800cc64 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	78fa      	ldrb	r2, [r7, #3]
 800cc5a:	4611      	mov	r1, r2
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	4798      	blx	r3
 800cc60:	4603      	mov	r3, r0
 800cc62:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc64:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3710      	adds	r7, #16
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}

0800cc6e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc6e:	b580      	push	{r7, lr}
 800cc70:	b084      	sub	sp, #16
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]
 800cc76:	460b      	mov	r3, r1
 800cc78:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc84:	685b      	ldr	r3, [r3, #4]
 800cc86:	78fa      	ldrb	r2, [r7, #3]
 800cc88:	4611      	mov	r1, r2
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	4798      	blx	r3
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d001      	beq.n	800cc98 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cc94:	2303      	movs	r3, #3
 800cc96:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc98:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cca2:	b580      	push	{r7, lr}
 800cca4:	b084      	sub	sp, #16
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]
 800ccaa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ccb2:	6839      	ldr	r1, [r7, #0]
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f001 f908 	bl	800deca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2201      	movs	r2, #1
 800ccbe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ccc8:	461a      	mov	r2, r3
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ccd6:	f003 031f 	and.w	r3, r3, #31
 800ccda:	2b02      	cmp	r3, #2
 800ccdc:	d01a      	beq.n	800cd14 <USBD_LL_SetupStage+0x72>
 800ccde:	2b02      	cmp	r3, #2
 800cce0:	d822      	bhi.n	800cd28 <USBD_LL_SetupStage+0x86>
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d002      	beq.n	800ccec <USBD_LL_SetupStage+0x4a>
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d00a      	beq.n	800cd00 <USBD_LL_SetupStage+0x5e>
 800ccea:	e01d      	b.n	800cd28 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	6878      	ldr	r0, [r7, #4]
 800ccf6:	f000 fb5f 	bl	800d3b8 <USBD_StdDevReq>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	73fb      	strb	r3, [r7, #15]
      break;
 800ccfe:	e020      	b.n	800cd42 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd06:	4619      	mov	r1, r3
 800cd08:	6878      	ldr	r0, [r7, #4]
 800cd0a:	f000 fbc7 	bl	800d49c <USBD_StdItfReq>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	73fb      	strb	r3, [r7, #15]
      break;
 800cd12:	e016      	b.n	800cd42 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f000 fc29 	bl	800d574 <USBD_StdEPReq>
 800cd22:	4603      	mov	r3, r0
 800cd24:	73fb      	strb	r3, [r7, #15]
      break;
 800cd26:	e00c      	b.n	800cd42 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cd2e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	4619      	mov	r1, r3
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f001 fdea 	bl	800e910 <USBD_LL_StallEP>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	73fb      	strb	r3, [r7, #15]
      break;
 800cd40:	bf00      	nop
  }

  return ret;
 800cd42:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	3710      	adds	r7, #16
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}

0800cd4c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b086      	sub	sp, #24
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	60f8      	str	r0, [r7, #12]
 800cd54:	460b      	mov	r3, r1
 800cd56:	607a      	str	r2, [r7, #4]
 800cd58:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800cd5e:	7afb      	ldrb	r3, [r7, #11]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d16e      	bne.n	800ce42 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800cd6a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cd72:	2b03      	cmp	r3, #3
 800cd74:	f040 8098 	bne.w	800cea8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	689a      	ldr	r2, [r3, #8]
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	68db      	ldr	r3, [r3, #12]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d913      	bls.n	800cdac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	689a      	ldr	r2, [r3, #8]
 800cd88:	693b      	ldr	r3, [r7, #16]
 800cd8a:	68db      	ldr	r3, [r3, #12]
 800cd8c:	1ad2      	subs	r2, r2, r3
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	68da      	ldr	r2, [r3, #12]
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	689b      	ldr	r3, [r3, #8]
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	bf28      	it	cs
 800cd9e:	4613      	movcs	r3, r2
 800cda0:	461a      	mov	r2, r3
 800cda2:	6879      	ldr	r1, [r7, #4]
 800cda4:	68f8      	ldr	r0, [r7, #12]
 800cda6:	f001 f984 	bl	800e0b2 <USBD_CtlContinueRx>
 800cdaa:	e07d      	b.n	800cea8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cdb2:	f003 031f 	and.w	r3, r3, #31
 800cdb6:	2b02      	cmp	r3, #2
 800cdb8:	d014      	beq.n	800cde4 <USBD_LL_DataOutStage+0x98>
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	d81d      	bhi.n	800cdfa <USBD_LL_DataOutStage+0xae>
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d002      	beq.n	800cdc8 <USBD_LL_DataOutStage+0x7c>
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d003      	beq.n	800cdce <USBD_LL_DataOutStage+0x82>
 800cdc6:	e018      	b.n	800cdfa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	75bb      	strb	r3, [r7, #22]
            break;
 800cdcc:	e018      	b.n	800ce00 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	68f8      	ldr	r0, [r7, #12]
 800cdda:	f000 fa5e 	bl	800d29a <USBD_CoreFindIF>
 800cdde:	4603      	mov	r3, r0
 800cde0:	75bb      	strb	r3, [r7, #22]
            break;
 800cde2:	e00d      	b.n	800ce00 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cdea:	b2db      	uxtb	r3, r3
 800cdec:	4619      	mov	r1, r3
 800cdee:	68f8      	ldr	r0, [r7, #12]
 800cdf0:	f000 fa60 	bl	800d2b4 <USBD_CoreFindEP>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	75bb      	strb	r3, [r7, #22]
            break;
 800cdf8:	e002      	b.n	800ce00 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	75bb      	strb	r3, [r7, #22]
            break;
 800cdfe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ce00:	7dbb      	ldrb	r3, [r7, #22]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d119      	bne.n	800ce3a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	2b03      	cmp	r3, #3
 800ce10:	d113      	bne.n	800ce3a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ce12:	7dba      	ldrb	r2, [r7, #22]
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	32ae      	adds	r2, #174	; 0xae
 800ce18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce1c:	691b      	ldr	r3, [r3, #16]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d00b      	beq.n	800ce3a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ce22:	7dba      	ldrb	r2, [r7, #22]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ce2a:	7dba      	ldrb	r2, [r7, #22]
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	32ae      	adds	r2, #174	; 0xae
 800ce30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce34:	691b      	ldr	r3, [r3, #16]
 800ce36:	68f8      	ldr	r0, [r7, #12]
 800ce38:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ce3a:	68f8      	ldr	r0, [r7, #12]
 800ce3c:	f001 f94a 	bl	800e0d4 <USBD_CtlSendStatus>
 800ce40:	e032      	b.n	800cea8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ce42:	7afb      	ldrb	r3, [r7, #11]
 800ce44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce48:	b2db      	uxtb	r3, r3
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	68f8      	ldr	r0, [r7, #12]
 800ce4e:	f000 fa31 	bl	800d2b4 <USBD_CoreFindEP>
 800ce52:	4603      	mov	r3, r0
 800ce54:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce56:	7dbb      	ldrb	r3, [r7, #22]
 800ce58:	2bff      	cmp	r3, #255	; 0xff
 800ce5a:	d025      	beq.n	800cea8 <USBD_LL_DataOutStage+0x15c>
 800ce5c:	7dbb      	ldrb	r3, [r7, #22]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d122      	bne.n	800cea8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	2b03      	cmp	r3, #3
 800ce6c:	d117      	bne.n	800ce9e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ce6e:	7dba      	ldrb	r2, [r7, #22]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	32ae      	adds	r2, #174	; 0xae
 800ce74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce78:	699b      	ldr	r3, [r3, #24]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d00f      	beq.n	800ce9e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ce7e:	7dba      	ldrb	r2, [r7, #22]
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ce86:	7dba      	ldrb	r2, [r7, #22]
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	32ae      	adds	r2, #174	; 0xae
 800ce8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce90:	699b      	ldr	r3, [r3, #24]
 800ce92:	7afa      	ldrb	r2, [r7, #11]
 800ce94:	4611      	mov	r1, r2
 800ce96:	68f8      	ldr	r0, [r7, #12]
 800ce98:	4798      	blx	r3
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ce9e:	7dfb      	ldrb	r3, [r7, #23]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d001      	beq.n	800cea8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800cea4:	7dfb      	ldrb	r3, [r7, #23]
 800cea6:	e000      	b.n	800ceaa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800cea8:	2300      	movs	r3, #0
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3718      	adds	r7, #24
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}

0800ceb2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ceb2:	b580      	push	{r7, lr}
 800ceb4:	b086      	sub	sp, #24
 800ceb6:	af00      	add	r7, sp, #0
 800ceb8:	60f8      	str	r0, [r7, #12]
 800ceba:	460b      	mov	r3, r1
 800cebc:	607a      	str	r2, [r7, #4]
 800cebe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800cec0:	7afb      	ldrb	r3, [r7, #11]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d16f      	bne.n	800cfa6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	3314      	adds	r3, #20
 800ceca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ced2:	2b02      	cmp	r3, #2
 800ced4:	d15a      	bne.n	800cf8c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	689a      	ldr	r2, [r3, #8]
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	429a      	cmp	r2, r3
 800cee0:	d914      	bls.n	800cf0c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	689a      	ldr	r2, [r3, #8]
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	68db      	ldr	r3, [r3, #12]
 800ceea:	1ad2      	subs	r2, r2, r3
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	461a      	mov	r2, r3
 800cef6:	6879      	ldr	r1, [r7, #4]
 800cef8:	68f8      	ldr	r0, [r7, #12]
 800cefa:	f001 f8ac 	bl	800e056 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cefe:	2300      	movs	r3, #0
 800cf00:	2200      	movs	r2, #0
 800cf02:	2100      	movs	r1, #0
 800cf04:	68f8      	ldr	r0, [r7, #12]
 800cf06:	f001 fdad 	bl	800ea64 <USBD_LL_PrepareReceive>
 800cf0a:	e03f      	b.n	800cf8c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	68da      	ldr	r2, [r3, #12]
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	689b      	ldr	r3, [r3, #8]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d11c      	bne.n	800cf52 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	685a      	ldr	r2, [r3, #4]
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d316      	bcc.n	800cf52 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	685a      	ldr	r2, [r3, #4]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d20f      	bcs.n	800cf52 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cf32:	2200      	movs	r2, #0
 800cf34:	2100      	movs	r1, #0
 800cf36:	68f8      	ldr	r0, [r7, #12]
 800cf38:	f001 f88d 	bl	800e056 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf44:	2300      	movs	r3, #0
 800cf46:	2200      	movs	r2, #0
 800cf48:	2100      	movs	r1, #0
 800cf4a:	68f8      	ldr	r0, [r7, #12]
 800cf4c:	f001 fd8a 	bl	800ea64 <USBD_LL_PrepareReceive>
 800cf50:	e01c      	b.n	800cf8c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf58:	b2db      	uxtb	r3, r3
 800cf5a:	2b03      	cmp	r3, #3
 800cf5c:	d10f      	bne.n	800cf7e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d009      	beq.n	800cf7e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf78:	68db      	ldr	r3, [r3, #12]
 800cf7a:	68f8      	ldr	r0, [r7, #12]
 800cf7c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf7e:	2180      	movs	r1, #128	; 0x80
 800cf80:	68f8      	ldr	r0, [r7, #12]
 800cf82:	f001 fcc5 	bl	800e910 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cf86:	68f8      	ldr	r0, [r7, #12]
 800cf88:	f001 f8b7 	bl	800e0fa <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d03a      	beq.n	800d00c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800cf96:	68f8      	ldr	r0, [r7, #12]
 800cf98:	f7ff fe42 	bl	800cc20 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800cfa4:	e032      	b.n	800d00c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cfa6:	7afb      	ldrb	r3, [r7, #11]
 800cfa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	4619      	mov	r1, r3
 800cfb0:	68f8      	ldr	r0, [r7, #12]
 800cfb2:	f000 f97f 	bl	800d2b4 <USBD_CoreFindEP>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cfba:	7dfb      	ldrb	r3, [r7, #23]
 800cfbc:	2bff      	cmp	r3, #255	; 0xff
 800cfbe:	d025      	beq.n	800d00c <USBD_LL_DataInStage+0x15a>
 800cfc0:	7dfb      	ldrb	r3, [r7, #23]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d122      	bne.n	800d00c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfcc:	b2db      	uxtb	r3, r3
 800cfce:	2b03      	cmp	r3, #3
 800cfd0:	d11c      	bne.n	800d00c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cfd2:	7dfa      	ldrb	r2, [r7, #23]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	32ae      	adds	r2, #174	; 0xae
 800cfd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfdc:	695b      	ldr	r3, [r3, #20]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d014      	beq.n	800d00c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800cfe2:	7dfa      	ldrb	r2, [r7, #23]
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cfea:	7dfa      	ldrb	r2, [r7, #23]
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	32ae      	adds	r2, #174	; 0xae
 800cff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cff4:	695b      	ldr	r3, [r3, #20]
 800cff6:	7afa      	ldrb	r2, [r7, #11]
 800cff8:	4611      	mov	r1, r2
 800cffa:	68f8      	ldr	r0, [r7, #12]
 800cffc:	4798      	blx	r3
 800cffe:	4603      	mov	r3, r0
 800d000:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d002:	7dbb      	ldrb	r3, [r7, #22]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d001      	beq.n	800d00c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d008:	7dbb      	ldrb	r3, [r7, #22]
 800d00a:	e000      	b.n	800d00e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3718      	adds	r7, #24
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}

0800d016 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d016:	b580      	push	{r7, lr}
 800d018:	b084      	sub	sp, #16
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d01e:	2300      	movs	r3, #0
 800d020:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2201      	movs	r2, #1
 800d026:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2200      	movs	r2, #0
 800d02e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2200      	movs	r2, #0
 800d036:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2200      	movs	r2, #0
 800d03c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d014      	beq.n	800d07c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d058:	685b      	ldr	r3, [r3, #4]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d00e      	beq.n	800d07c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d064:	685b      	ldr	r3, [r3, #4]
 800d066:	687a      	ldr	r2, [r7, #4]
 800d068:	6852      	ldr	r2, [r2, #4]
 800d06a:	b2d2      	uxtb	r2, r2
 800d06c:	4611      	mov	r1, r2
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	4798      	blx	r3
 800d072:	4603      	mov	r3, r0
 800d074:	2b00      	cmp	r3, #0
 800d076:	d001      	beq.n	800d07c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d078:	2303      	movs	r3, #3
 800d07a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d07c:	2340      	movs	r3, #64	; 0x40
 800d07e:	2200      	movs	r2, #0
 800d080:	2100      	movs	r1, #0
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f001 fbff 	bl	800e886 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2201      	movs	r2, #1
 800d08c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2240      	movs	r2, #64	; 0x40
 800d094:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d098:	2340      	movs	r3, #64	; 0x40
 800d09a:	2200      	movs	r2, #0
 800d09c:	2180      	movs	r1, #128	; 0x80
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f001 fbf1 	bl	800e886 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2240      	movs	r2, #64	; 0x40
 800d0ae:	621a      	str	r2, [r3, #32]

  return ret;
 800d0b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3710      	adds	r7, #16
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d0ba:	b480      	push	{r7}
 800d0bc:	b083      	sub	sp, #12
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	6078      	str	r0, [r7, #4]
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	78fa      	ldrb	r2, [r7, #3]
 800d0ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d0cc:	2300      	movs	r3, #0
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	370c      	adds	r7, #12
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr

0800d0da <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d0da:	b480      	push	{r7}
 800d0dc:	b083      	sub	sp, #12
 800d0de:	af00      	add	r7, sp, #0
 800d0e0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0e8:	b2da      	uxtb	r2, r3
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2204      	movs	r2, #4
 800d0f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr

0800d106 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d106:	b480      	push	{r7}
 800d108:	b083      	sub	sp, #12
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d114:	b2db      	uxtb	r3, r3
 800d116:	2b04      	cmp	r3, #4
 800d118:	d106      	bne.n	800d128 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d120:	b2da      	uxtb	r2, r3
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d128:	2300      	movs	r3, #0
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	370c      	adds	r7, #12
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr

0800d136 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d136:	b580      	push	{r7, lr}
 800d138:	b082      	sub	sp, #8
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d144:	b2db      	uxtb	r3, r3
 800d146:	2b03      	cmp	r3, #3
 800d148:	d110      	bne.n	800d16c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d150:	2b00      	cmp	r3, #0
 800d152:	d00b      	beq.n	800d16c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d15a:	69db      	ldr	r3, [r3, #28]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d005      	beq.n	800d16c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d166:	69db      	ldr	r3, [r3, #28]
 800d168:	6878      	ldr	r0, [r7, #4]
 800d16a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d16c:	2300      	movs	r3, #0
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3708      	adds	r7, #8
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}

0800d176 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d176:	b580      	push	{r7, lr}
 800d178:	b082      	sub	sp, #8
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	6078      	str	r0, [r7, #4]
 800d17e:	460b      	mov	r3, r1
 800d180:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	32ae      	adds	r2, #174	; 0xae
 800d18c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d101      	bne.n	800d198 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d194:	2303      	movs	r3, #3
 800d196:	e01c      	b.n	800d1d2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	2b03      	cmp	r3, #3
 800d1a2:	d115      	bne.n	800d1d0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	32ae      	adds	r2, #174	; 0xae
 800d1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1b2:	6a1b      	ldr	r3, [r3, #32]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d00b      	beq.n	800d1d0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	32ae      	adds	r2, #174	; 0xae
 800d1c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1c6:	6a1b      	ldr	r3, [r3, #32]
 800d1c8:	78fa      	ldrb	r2, [r7, #3]
 800d1ca:	4611      	mov	r1, r2
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d1d0:	2300      	movs	r3, #0
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3708      	adds	r7, #8
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}

0800d1da <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d1da:	b580      	push	{r7, lr}
 800d1dc:	b082      	sub	sp, #8
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	6078      	str	r0, [r7, #4]
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	32ae      	adds	r2, #174	; 0xae
 800d1f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d101      	bne.n	800d1fc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d1f8:	2303      	movs	r3, #3
 800d1fa:	e01c      	b.n	800d236 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d202:	b2db      	uxtb	r3, r3
 800d204:	2b03      	cmp	r3, #3
 800d206:	d115      	bne.n	800d234 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	32ae      	adds	r2, #174	; 0xae
 800d212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d00b      	beq.n	800d234 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	32ae      	adds	r2, #174	; 0xae
 800d226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d22c:	78fa      	ldrb	r2, [r7, #3]
 800d22e:	4611      	mov	r1, r2
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3708      	adds	r7, #8
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d23e:	b480      	push	{r7}
 800d240:	b083      	sub	sp, #12
 800d242:	af00      	add	r7, sp, #0
 800d244:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d246:	2300      	movs	r3, #0
}
 800d248:	4618      	mov	r0, r3
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b084      	sub	sp, #16
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d25c:	2300      	movs	r3, #0
 800d25e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2201      	movs	r2, #1
 800d264:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d00e      	beq.n	800d290 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	687a      	ldr	r2, [r7, #4]
 800d27c:	6852      	ldr	r2, [r2, #4]
 800d27e:	b2d2      	uxtb	r2, r2
 800d280:	4611      	mov	r1, r2
 800d282:	6878      	ldr	r0, [r7, #4]
 800d284:	4798      	blx	r3
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d001      	beq.n	800d290 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d28c:	2303      	movs	r3, #3
 800d28e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d290:	7bfb      	ldrb	r3, [r7, #15]
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d29a:	b480      	push	{r7}
 800d29c:	b083      	sub	sp, #12
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	6078      	str	r0, [r7, #4]
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d2a6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	370c      	adds	r7, #12
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b2:	4770      	bx	lr

0800d2b4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b083      	sub	sp, #12
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	460b      	mov	r3, r1
 800d2be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d2c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	370c      	adds	r7, #12
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2cc:	4770      	bx	lr

0800d2ce <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d2ce:	b580      	push	{r7, lr}
 800d2d0:	b086      	sub	sp, #24
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
 800d2d6:	460b      	mov	r3, r1
 800d2d8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	885b      	ldrh	r3, [r3, #2]
 800d2ea:	b29a      	uxth	r2, r3
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	781b      	ldrb	r3, [r3, #0]
 800d2f0:	b29b      	uxth	r3, r3
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d920      	bls.n	800d338 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
 800d2fa:	b29b      	uxth	r3, r3
 800d2fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d2fe:	e013      	b.n	800d328 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d300:	f107 030a 	add.w	r3, r7, #10
 800d304:	4619      	mov	r1, r3
 800d306:	6978      	ldr	r0, [r7, #20]
 800d308:	f000 f81b 	bl	800d342 <USBD_GetNextDesc>
 800d30c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	785b      	ldrb	r3, [r3, #1]
 800d312:	2b05      	cmp	r3, #5
 800d314:	d108      	bne.n	800d328 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d316:	697b      	ldr	r3, [r7, #20]
 800d318:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	789b      	ldrb	r3, [r3, #2]
 800d31e:	78fa      	ldrb	r2, [r7, #3]
 800d320:	429a      	cmp	r2, r3
 800d322:	d008      	beq.n	800d336 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d324:	2300      	movs	r3, #0
 800d326:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	885b      	ldrh	r3, [r3, #2]
 800d32c:	b29a      	uxth	r2, r3
 800d32e:	897b      	ldrh	r3, [r7, #10]
 800d330:	429a      	cmp	r2, r3
 800d332:	d8e5      	bhi.n	800d300 <USBD_GetEpDesc+0x32>
 800d334:	e000      	b.n	800d338 <USBD_GetEpDesc+0x6a>
          break;
 800d336:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d338:	693b      	ldr	r3, [r7, #16]
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3718      	adds	r7, #24
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}

0800d342 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d342:	b480      	push	{r7}
 800d344:	b085      	sub	sp, #20
 800d346:	af00      	add	r7, sp, #0
 800d348:	6078      	str	r0, [r7, #4]
 800d34a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	881a      	ldrh	r2, [r3, #0]
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	b29b      	uxth	r3, r3
 800d35a:	4413      	add	r3, r2
 800d35c:	b29a      	uxth	r2, r3
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	781b      	ldrb	r3, [r3, #0]
 800d366:	461a      	mov	r2, r3
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4413      	add	r3, r2
 800d36c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d36e:	68fb      	ldr	r3, [r7, #12]
}
 800d370:	4618      	mov	r0, r3
 800d372:	3714      	adds	r7, #20
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr

0800d37c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d37c:	b480      	push	{r7}
 800d37e:	b087      	sub	sp, #28
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	781b      	ldrb	r3, [r3, #0]
 800d38c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	3301      	adds	r3, #1
 800d392:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d39a:	8a3b      	ldrh	r3, [r7, #16]
 800d39c:	021b      	lsls	r3, r3, #8
 800d39e:	b21a      	sxth	r2, r3
 800d3a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	b21b      	sxth	r3, r3
 800d3a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d3aa:	89fb      	ldrh	r3, [r7, #14]
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	371c      	adds	r7, #28
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
 800d3c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d3ce:	2b40      	cmp	r3, #64	; 0x40
 800d3d0:	d005      	beq.n	800d3de <USBD_StdDevReq+0x26>
 800d3d2:	2b40      	cmp	r3, #64	; 0x40
 800d3d4:	d857      	bhi.n	800d486 <USBD_StdDevReq+0xce>
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d00f      	beq.n	800d3fa <USBD_StdDevReq+0x42>
 800d3da:	2b20      	cmp	r3, #32
 800d3dc:	d153      	bne.n	800d486 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	32ae      	adds	r2, #174	; 0xae
 800d3e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3ec:	689b      	ldr	r3, [r3, #8]
 800d3ee:	6839      	ldr	r1, [r7, #0]
 800d3f0:	6878      	ldr	r0, [r7, #4]
 800d3f2:	4798      	blx	r3
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	73fb      	strb	r3, [r7, #15]
      break;
 800d3f8:	e04a      	b.n	800d490 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	785b      	ldrb	r3, [r3, #1]
 800d3fe:	2b09      	cmp	r3, #9
 800d400:	d83b      	bhi.n	800d47a <USBD_StdDevReq+0xc2>
 800d402:	a201      	add	r2, pc, #4	; (adr r2, 800d408 <USBD_StdDevReq+0x50>)
 800d404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d408:	0800d45d 	.word	0x0800d45d
 800d40c:	0800d471 	.word	0x0800d471
 800d410:	0800d47b 	.word	0x0800d47b
 800d414:	0800d467 	.word	0x0800d467
 800d418:	0800d47b 	.word	0x0800d47b
 800d41c:	0800d43b 	.word	0x0800d43b
 800d420:	0800d431 	.word	0x0800d431
 800d424:	0800d47b 	.word	0x0800d47b
 800d428:	0800d453 	.word	0x0800d453
 800d42c:	0800d445 	.word	0x0800d445
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d430:	6839      	ldr	r1, [r7, #0]
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f000 fa3c 	bl	800d8b0 <USBD_GetDescriptor>
          break;
 800d438:	e024      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d43a:	6839      	ldr	r1, [r7, #0]
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 fba1 	bl	800db84 <USBD_SetAddress>
          break;
 800d442:	e01f      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d444:	6839      	ldr	r1, [r7, #0]
 800d446:	6878      	ldr	r0, [r7, #4]
 800d448:	f000 fbe0 	bl	800dc0c <USBD_SetConfig>
 800d44c:	4603      	mov	r3, r0
 800d44e:	73fb      	strb	r3, [r7, #15]
          break;
 800d450:	e018      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d452:	6839      	ldr	r1, [r7, #0]
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 fc83 	bl	800dd60 <USBD_GetConfig>
          break;
 800d45a:	e013      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d45c:	6839      	ldr	r1, [r7, #0]
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 fcb4 	bl	800ddcc <USBD_GetStatus>
          break;
 800d464:	e00e      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d466:	6839      	ldr	r1, [r7, #0]
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 fce3 	bl	800de34 <USBD_SetFeature>
          break;
 800d46e:	e009      	b.n	800d484 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d470:	6839      	ldr	r1, [r7, #0]
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f000 fd07 	bl	800de86 <USBD_ClrFeature>
          break;
 800d478:	e004      	b.n	800d484 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d47a:	6839      	ldr	r1, [r7, #0]
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f000 fd5e 	bl	800df3e <USBD_CtlError>
          break;
 800d482:	bf00      	nop
      }
      break;
 800d484:	e004      	b.n	800d490 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d486:	6839      	ldr	r1, [r7, #0]
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f000 fd58 	bl	800df3e <USBD_CtlError>
      break;
 800d48e:	bf00      	nop
  }

  return ret;
 800d490:	7bfb      	ldrb	r3, [r7, #15]
}
 800d492:	4618      	mov	r0, r3
 800d494:	3710      	adds	r7, #16
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}
 800d49a:	bf00      	nop

0800d49c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b084      	sub	sp, #16
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d4b2:	2b40      	cmp	r3, #64	; 0x40
 800d4b4:	d005      	beq.n	800d4c2 <USBD_StdItfReq+0x26>
 800d4b6:	2b40      	cmp	r3, #64	; 0x40
 800d4b8:	d852      	bhi.n	800d560 <USBD_StdItfReq+0xc4>
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d001      	beq.n	800d4c2 <USBD_StdItfReq+0x26>
 800d4be:	2b20      	cmp	r3, #32
 800d4c0:	d14e      	bne.n	800d560 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	3b01      	subs	r3, #1
 800d4cc:	2b02      	cmp	r3, #2
 800d4ce:	d840      	bhi.n	800d552 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	889b      	ldrh	r3, [r3, #4]
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	d836      	bhi.n	800d548 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	889b      	ldrh	r3, [r3, #4]
 800d4de:	b2db      	uxtb	r3, r3
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f7ff fed9 	bl	800d29a <USBD_CoreFindIF>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4ec:	7bbb      	ldrb	r3, [r7, #14]
 800d4ee:	2bff      	cmp	r3, #255	; 0xff
 800d4f0:	d01d      	beq.n	800d52e <USBD_StdItfReq+0x92>
 800d4f2:	7bbb      	ldrb	r3, [r7, #14]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d11a      	bne.n	800d52e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d4f8:	7bba      	ldrb	r2, [r7, #14]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	32ae      	adds	r2, #174	; 0xae
 800d4fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d502:	689b      	ldr	r3, [r3, #8]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d00f      	beq.n	800d528 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d508:	7bba      	ldrb	r2, [r7, #14]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d510:	7bba      	ldrb	r2, [r7, #14]
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	32ae      	adds	r2, #174	; 0xae
 800d516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d51a:	689b      	ldr	r3, [r3, #8]
 800d51c:	6839      	ldr	r1, [r7, #0]
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	4798      	blx	r3
 800d522:	4603      	mov	r3, r0
 800d524:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d526:	e004      	b.n	800d532 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d528:	2303      	movs	r3, #3
 800d52a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d52c:	e001      	b.n	800d532 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d52e:	2303      	movs	r3, #3
 800d530:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	88db      	ldrh	r3, [r3, #6]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d110      	bne.n	800d55c <USBD_StdItfReq+0xc0>
 800d53a:	7bfb      	ldrb	r3, [r7, #15]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d10d      	bne.n	800d55c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f000 fdc7 	bl	800e0d4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d546:	e009      	b.n	800d55c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d548:	6839      	ldr	r1, [r7, #0]
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f000 fcf7 	bl	800df3e <USBD_CtlError>
          break;
 800d550:	e004      	b.n	800d55c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d552:	6839      	ldr	r1, [r7, #0]
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 fcf2 	bl	800df3e <USBD_CtlError>
          break;
 800d55a:	e000      	b.n	800d55e <USBD_StdItfReq+0xc2>
          break;
 800d55c:	bf00      	nop
      }
      break;
 800d55e:	e004      	b.n	800d56a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d560:	6839      	ldr	r1, [r7, #0]
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 fceb 	bl	800df3e <USBD_CtlError>
      break;
 800d568:	bf00      	nop
  }

  return ret;
 800d56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3710      	adds	r7, #16
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d57e:	2300      	movs	r3, #0
 800d580:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	889b      	ldrh	r3, [r3, #4]
 800d586:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	781b      	ldrb	r3, [r3, #0]
 800d58c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d590:	2b40      	cmp	r3, #64	; 0x40
 800d592:	d007      	beq.n	800d5a4 <USBD_StdEPReq+0x30>
 800d594:	2b40      	cmp	r3, #64	; 0x40
 800d596:	f200 817f 	bhi.w	800d898 <USBD_StdEPReq+0x324>
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d02a      	beq.n	800d5f4 <USBD_StdEPReq+0x80>
 800d59e:	2b20      	cmp	r3, #32
 800d5a0:	f040 817a 	bne.w	800d898 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d5a4:	7bbb      	ldrb	r3, [r7, #14]
 800d5a6:	4619      	mov	r1, r3
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f7ff fe83 	bl	800d2b4 <USBD_CoreFindEP>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d5b2:	7b7b      	ldrb	r3, [r7, #13]
 800d5b4:	2bff      	cmp	r3, #255	; 0xff
 800d5b6:	f000 8174 	beq.w	800d8a2 <USBD_StdEPReq+0x32e>
 800d5ba:	7b7b      	ldrb	r3, [r7, #13]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f040 8170 	bne.w	800d8a2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d5c2:	7b7a      	ldrb	r2, [r7, #13]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d5ca:	7b7a      	ldrb	r2, [r7, #13]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	32ae      	adds	r2, #174	; 0xae
 800d5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5d4:	689b      	ldr	r3, [r3, #8]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	f000 8163 	beq.w	800d8a2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d5dc:	7b7a      	ldrb	r2, [r7, #13]
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	32ae      	adds	r2, #174	; 0xae
 800d5e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5e6:	689b      	ldr	r3, [r3, #8]
 800d5e8:	6839      	ldr	r1, [r7, #0]
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	4798      	blx	r3
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d5f2:	e156      	b.n	800d8a2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	785b      	ldrb	r3, [r3, #1]
 800d5f8:	2b03      	cmp	r3, #3
 800d5fa:	d008      	beq.n	800d60e <USBD_StdEPReq+0x9a>
 800d5fc:	2b03      	cmp	r3, #3
 800d5fe:	f300 8145 	bgt.w	800d88c <USBD_StdEPReq+0x318>
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 809b 	beq.w	800d73e <USBD_StdEPReq+0x1ca>
 800d608:	2b01      	cmp	r3, #1
 800d60a:	d03c      	beq.n	800d686 <USBD_StdEPReq+0x112>
 800d60c:	e13e      	b.n	800d88c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d614:	b2db      	uxtb	r3, r3
 800d616:	2b02      	cmp	r3, #2
 800d618:	d002      	beq.n	800d620 <USBD_StdEPReq+0xac>
 800d61a:	2b03      	cmp	r3, #3
 800d61c:	d016      	beq.n	800d64c <USBD_StdEPReq+0xd8>
 800d61e:	e02c      	b.n	800d67a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d620:	7bbb      	ldrb	r3, [r7, #14]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00d      	beq.n	800d642 <USBD_StdEPReq+0xce>
 800d626:	7bbb      	ldrb	r3, [r7, #14]
 800d628:	2b80      	cmp	r3, #128	; 0x80
 800d62a:	d00a      	beq.n	800d642 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d62c:	7bbb      	ldrb	r3, [r7, #14]
 800d62e:	4619      	mov	r1, r3
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f001 f96d 	bl	800e910 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d636:	2180      	movs	r1, #128	; 0x80
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f001 f969 	bl	800e910 <USBD_LL_StallEP>
 800d63e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d640:	e020      	b.n	800d684 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d642:	6839      	ldr	r1, [r7, #0]
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f000 fc7a 	bl	800df3e <USBD_CtlError>
              break;
 800d64a:	e01b      	b.n	800d684 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	885b      	ldrh	r3, [r3, #2]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d10e      	bne.n	800d672 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d654:	7bbb      	ldrb	r3, [r7, #14]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d00b      	beq.n	800d672 <USBD_StdEPReq+0xfe>
 800d65a:	7bbb      	ldrb	r3, [r7, #14]
 800d65c:	2b80      	cmp	r3, #128	; 0x80
 800d65e:	d008      	beq.n	800d672 <USBD_StdEPReq+0xfe>
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	88db      	ldrh	r3, [r3, #6]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d104      	bne.n	800d672 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d668:	7bbb      	ldrb	r3, [r7, #14]
 800d66a:	4619      	mov	r1, r3
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f001 f94f 	bl	800e910 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f000 fd2e 	bl	800e0d4 <USBD_CtlSendStatus>

              break;
 800d678:	e004      	b.n	800d684 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d67a:	6839      	ldr	r1, [r7, #0]
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f000 fc5e 	bl	800df3e <USBD_CtlError>
              break;
 800d682:	bf00      	nop
          }
          break;
 800d684:	e107      	b.n	800d896 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d68c:	b2db      	uxtb	r3, r3
 800d68e:	2b02      	cmp	r3, #2
 800d690:	d002      	beq.n	800d698 <USBD_StdEPReq+0x124>
 800d692:	2b03      	cmp	r3, #3
 800d694:	d016      	beq.n	800d6c4 <USBD_StdEPReq+0x150>
 800d696:	e04b      	b.n	800d730 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d698:	7bbb      	ldrb	r3, [r7, #14]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00d      	beq.n	800d6ba <USBD_StdEPReq+0x146>
 800d69e:	7bbb      	ldrb	r3, [r7, #14]
 800d6a0:	2b80      	cmp	r3, #128	; 0x80
 800d6a2:	d00a      	beq.n	800d6ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d6a4:	7bbb      	ldrb	r3, [r7, #14]
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f001 f931 	bl	800e910 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d6ae:	2180      	movs	r1, #128	; 0x80
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f001 f92d 	bl	800e910 <USBD_LL_StallEP>
 800d6b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d6b8:	e040      	b.n	800d73c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d6ba:	6839      	ldr	r1, [r7, #0]
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f000 fc3e 	bl	800df3e <USBD_CtlError>
              break;
 800d6c2:	e03b      	b.n	800d73c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	885b      	ldrh	r3, [r3, #2]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d136      	bne.n	800d73a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d6cc:	7bbb      	ldrb	r3, [r7, #14]
 800d6ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d004      	beq.n	800d6e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d6d6:	7bbb      	ldrb	r3, [r7, #14]
 800d6d8:	4619      	mov	r1, r3
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f001 f937 	bl	800e94e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f000 fcf7 	bl	800e0d4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d6e6:	7bbb      	ldrb	r3, [r7, #14]
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f7ff fde2 	bl	800d2b4 <USBD_CoreFindEP>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d6f4:	7b7b      	ldrb	r3, [r7, #13]
 800d6f6:	2bff      	cmp	r3, #255	; 0xff
 800d6f8:	d01f      	beq.n	800d73a <USBD_StdEPReq+0x1c6>
 800d6fa:	7b7b      	ldrb	r3, [r7, #13]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d11c      	bne.n	800d73a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d700:	7b7a      	ldrb	r2, [r7, #13]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d708:	7b7a      	ldrb	r2, [r7, #13]
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	32ae      	adds	r2, #174	; 0xae
 800d70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d712:	689b      	ldr	r3, [r3, #8]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d010      	beq.n	800d73a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d718:	7b7a      	ldrb	r2, [r7, #13]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	32ae      	adds	r2, #174	; 0xae
 800d71e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	6839      	ldr	r1, [r7, #0]
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	4798      	blx	r3
 800d72a:	4603      	mov	r3, r0
 800d72c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d72e:	e004      	b.n	800d73a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d730:	6839      	ldr	r1, [r7, #0]
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 fc03 	bl	800df3e <USBD_CtlError>
              break;
 800d738:	e000      	b.n	800d73c <USBD_StdEPReq+0x1c8>
              break;
 800d73a:	bf00      	nop
          }
          break;
 800d73c:	e0ab      	b.n	800d896 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d744:	b2db      	uxtb	r3, r3
 800d746:	2b02      	cmp	r3, #2
 800d748:	d002      	beq.n	800d750 <USBD_StdEPReq+0x1dc>
 800d74a:	2b03      	cmp	r3, #3
 800d74c:	d032      	beq.n	800d7b4 <USBD_StdEPReq+0x240>
 800d74e:	e097      	b.n	800d880 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d750:	7bbb      	ldrb	r3, [r7, #14]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d007      	beq.n	800d766 <USBD_StdEPReq+0x1f2>
 800d756:	7bbb      	ldrb	r3, [r7, #14]
 800d758:	2b80      	cmp	r3, #128	; 0x80
 800d75a:	d004      	beq.n	800d766 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d75c:	6839      	ldr	r1, [r7, #0]
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 fbed 	bl	800df3e <USBD_CtlError>
                break;
 800d764:	e091      	b.n	800d88a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d766:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	da0b      	bge.n	800d786 <USBD_StdEPReq+0x212>
 800d76e:	7bbb      	ldrb	r3, [r7, #14]
 800d770:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d774:	4613      	mov	r3, r2
 800d776:	009b      	lsls	r3, r3, #2
 800d778:	4413      	add	r3, r2
 800d77a:	009b      	lsls	r3, r3, #2
 800d77c:	3310      	adds	r3, #16
 800d77e:	687a      	ldr	r2, [r7, #4]
 800d780:	4413      	add	r3, r2
 800d782:	3304      	adds	r3, #4
 800d784:	e00b      	b.n	800d79e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d786:	7bbb      	ldrb	r3, [r7, #14]
 800d788:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d78c:	4613      	mov	r3, r2
 800d78e:	009b      	lsls	r3, r3, #2
 800d790:	4413      	add	r3, r2
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d798:	687a      	ldr	r2, [r7, #4]
 800d79a:	4413      	add	r3, r2
 800d79c:	3304      	adds	r3, #4
 800d79e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	2202      	movs	r2, #2
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 fc37 	bl	800e020 <USBD_CtlSendData>
              break;
 800d7b2:	e06a      	b.n	800d88a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d7b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	da11      	bge.n	800d7e0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d7bc:	7bbb      	ldrb	r3, [r7, #14]
 800d7be:	f003 020f 	and.w	r2, r3, #15
 800d7c2:	6879      	ldr	r1, [r7, #4]
 800d7c4:	4613      	mov	r3, r2
 800d7c6:	009b      	lsls	r3, r3, #2
 800d7c8:	4413      	add	r3, r2
 800d7ca:	009b      	lsls	r3, r3, #2
 800d7cc:	440b      	add	r3, r1
 800d7ce:	3324      	adds	r3, #36	; 0x24
 800d7d0:	881b      	ldrh	r3, [r3, #0]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d117      	bne.n	800d806 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d7d6:	6839      	ldr	r1, [r7, #0]
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f000 fbb0 	bl	800df3e <USBD_CtlError>
                  break;
 800d7de:	e054      	b.n	800d88a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d7e0:	7bbb      	ldrb	r3, [r7, #14]
 800d7e2:	f003 020f 	and.w	r2, r3, #15
 800d7e6:	6879      	ldr	r1, [r7, #4]
 800d7e8:	4613      	mov	r3, r2
 800d7ea:	009b      	lsls	r3, r3, #2
 800d7ec:	4413      	add	r3, r2
 800d7ee:	009b      	lsls	r3, r3, #2
 800d7f0:	440b      	add	r3, r1
 800d7f2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d7f6:	881b      	ldrh	r3, [r3, #0]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d104      	bne.n	800d806 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d7fc:	6839      	ldr	r1, [r7, #0]
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f000 fb9d 	bl	800df3e <USBD_CtlError>
                  break;
 800d804:	e041      	b.n	800d88a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d806:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	da0b      	bge.n	800d826 <USBD_StdEPReq+0x2b2>
 800d80e:	7bbb      	ldrb	r3, [r7, #14]
 800d810:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d814:	4613      	mov	r3, r2
 800d816:	009b      	lsls	r3, r3, #2
 800d818:	4413      	add	r3, r2
 800d81a:	009b      	lsls	r3, r3, #2
 800d81c:	3310      	adds	r3, #16
 800d81e:	687a      	ldr	r2, [r7, #4]
 800d820:	4413      	add	r3, r2
 800d822:	3304      	adds	r3, #4
 800d824:	e00b      	b.n	800d83e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d826:	7bbb      	ldrb	r3, [r7, #14]
 800d828:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d82c:	4613      	mov	r3, r2
 800d82e:	009b      	lsls	r3, r3, #2
 800d830:	4413      	add	r3, r2
 800d832:	009b      	lsls	r3, r3, #2
 800d834:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	4413      	add	r3, r2
 800d83c:	3304      	adds	r3, #4
 800d83e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d840:	7bbb      	ldrb	r3, [r7, #14]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d002      	beq.n	800d84c <USBD_StdEPReq+0x2d8>
 800d846:	7bbb      	ldrb	r3, [r7, #14]
 800d848:	2b80      	cmp	r3, #128	; 0x80
 800d84a:	d103      	bne.n	800d854 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	2200      	movs	r2, #0
 800d850:	601a      	str	r2, [r3, #0]
 800d852:	e00e      	b.n	800d872 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d854:	7bbb      	ldrb	r3, [r7, #14]
 800d856:	4619      	mov	r1, r3
 800d858:	6878      	ldr	r0, [r7, #4]
 800d85a:	f001 f897 	bl	800e98c <USBD_LL_IsStallEP>
 800d85e:	4603      	mov	r3, r0
 800d860:	2b00      	cmp	r3, #0
 800d862:	d003      	beq.n	800d86c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	2201      	movs	r2, #1
 800d868:	601a      	str	r2, [r3, #0]
 800d86a:	e002      	b.n	800d872 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	2200      	movs	r2, #0
 800d870:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d872:	68bb      	ldr	r3, [r7, #8]
 800d874:	2202      	movs	r2, #2
 800d876:	4619      	mov	r1, r3
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f000 fbd1 	bl	800e020 <USBD_CtlSendData>
              break;
 800d87e:	e004      	b.n	800d88a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d880:	6839      	ldr	r1, [r7, #0]
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f000 fb5b 	bl	800df3e <USBD_CtlError>
              break;
 800d888:	bf00      	nop
          }
          break;
 800d88a:	e004      	b.n	800d896 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d88c:	6839      	ldr	r1, [r7, #0]
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f000 fb55 	bl	800df3e <USBD_CtlError>
          break;
 800d894:	bf00      	nop
      }
      break;
 800d896:	e005      	b.n	800d8a4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d898:	6839      	ldr	r1, [r7, #0]
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f000 fb4f 	bl	800df3e <USBD_CtlError>
      break;
 800d8a0:	e000      	b.n	800d8a4 <USBD_StdEPReq+0x330>
      break;
 800d8a2:	bf00      	nop
  }

  return ret;
 800d8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	3710      	adds	r7, #16
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}
	...

0800d8b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	885b      	ldrh	r3, [r3, #2]
 800d8ca:	0a1b      	lsrs	r3, r3, #8
 800d8cc:	b29b      	uxth	r3, r3
 800d8ce:	3b01      	subs	r3, #1
 800d8d0:	2b06      	cmp	r3, #6
 800d8d2:	f200 8128 	bhi.w	800db26 <USBD_GetDescriptor+0x276>
 800d8d6:	a201      	add	r2, pc, #4	; (adr r2, 800d8dc <USBD_GetDescriptor+0x2c>)
 800d8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8dc:	0800d8f9 	.word	0x0800d8f9
 800d8e0:	0800d911 	.word	0x0800d911
 800d8e4:	0800d951 	.word	0x0800d951
 800d8e8:	0800db27 	.word	0x0800db27
 800d8ec:	0800db27 	.word	0x0800db27
 800d8f0:	0800dac7 	.word	0x0800dac7
 800d8f4:	0800daf3 	.word	0x0800daf3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	687a      	ldr	r2, [r7, #4]
 800d902:	7c12      	ldrb	r2, [r2, #16]
 800d904:	f107 0108 	add.w	r1, r7, #8
 800d908:	4610      	mov	r0, r2
 800d90a:	4798      	blx	r3
 800d90c:	60f8      	str	r0, [r7, #12]
      break;
 800d90e:	e112      	b.n	800db36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	7c1b      	ldrb	r3, [r3, #16]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d10d      	bne.n	800d934 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d91e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d920:	f107 0208 	add.w	r2, r7, #8
 800d924:	4610      	mov	r0, r2
 800d926:	4798      	blx	r3
 800d928:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	3301      	adds	r3, #1
 800d92e:	2202      	movs	r2, #2
 800d930:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d932:	e100      	b.n	800db36 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d93c:	f107 0208 	add.w	r2, r7, #8
 800d940:	4610      	mov	r0, r2
 800d942:	4798      	blx	r3
 800d944:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	3301      	adds	r3, #1
 800d94a:	2202      	movs	r2, #2
 800d94c:	701a      	strb	r2, [r3, #0]
      break;
 800d94e:	e0f2      	b.n	800db36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	885b      	ldrh	r3, [r3, #2]
 800d954:	b2db      	uxtb	r3, r3
 800d956:	2b05      	cmp	r3, #5
 800d958:	f200 80ac 	bhi.w	800dab4 <USBD_GetDescriptor+0x204>
 800d95c:	a201      	add	r2, pc, #4	; (adr r2, 800d964 <USBD_GetDescriptor+0xb4>)
 800d95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d962:	bf00      	nop
 800d964:	0800d97d 	.word	0x0800d97d
 800d968:	0800d9b1 	.word	0x0800d9b1
 800d96c:	0800d9e5 	.word	0x0800d9e5
 800d970:	0800da19 	.word	0x0800da19
 800d974:	0800da4d 	.word	0x0800da4d
 800d978:	0800da81 	.word	0x0800da81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d00b      	beq.n	800d9a0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d98e:	685b      	ldr	r3, [r3, #4]
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	7c12      	ldrb	r2, [r2, #16]
 800d994:	f107 0108 	add.w	r1, r7, #8
 800d998:	4610      	mov	r0, r2
 800d99a:	4798      	blx	r3
 800d99c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d99e:	e091      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9a0:	6839      	ldr	r1, [r7, #0]
 800d9a2:	6878      	ldr	r0, [r7, #4]
 800d9a4:	f000 facb 	bl	800df3e <USBD_CtlError>
            err++;
 800d9a8:	7afb      	ldrb	r3, [r7, #11]
 800d9aa:	3301      	adds	r3, #1
 800d9ac:	72fb      	strb	r3, [r7, #11]
          break;
 800d9ae:	e089      	b.n	800dac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9b6:	689b      	ldr	r3, [r3, #8]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d00b      	beq.n	800d9d4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	687a      	ldr	r2, [r7, #4]
 800d9c6:	7c12      	ldrb	r2, [r2, #16]
 800d9c8:	f107 0108 	add.w	r1, r7, #8
 800d9cc:	4610      	mov	r0, r2
 800d9ce:	4798      	blx	r3
 800d9d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9d2:	e077      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9d4:	6839      	ldr	r1, [r7, #0]
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f000 fab1 	bl	800df3e <USBD_CtlError>
            err++;
 800d9dc:	7afb      	ldrb	r3, [r7, #11]
 800d9de:	3301      	adds	r3, #1
 800d9e0:	72fb      	strb	r3, [r7, #11]
          break;
 800d9e2:	e06f      	b.n	800dac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9ea:	68db      	ldr	r3, [r3, #12]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00b      	beq.n	800da08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9f6:	68db      	ldr	r3, [r3, #12]
 800d9f8:	687a      	ldr	r2, [r7, #4]
 800d9fa:	7c12      	ldrb	r2, [r2, #16]
 800d9fc:	f107 0108 	add.w	r1, r7, #8
 800da00:	4610      	mov	r0, r2
 800da02:	4798      	blx	r3
 800da04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da06:	e05d      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da08:	6839      	ldr	r1, [r7, #0]
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f000 fa97 	bl	800df3e <USBD_CtlError>
            err++;
 800da10:	7afb      	ldrb	r3, [r7, #11]
 800da12:	3301      	adds	r3, #1
 800da14:	72fb      	strb	r3, [r7, #11]
          break;
 800da16:	e055      	b.n	800dac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da1e:	691b      	ldr	r3, [r3, #16]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d00b      	beq.n	800da3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da2a:	691b      	ldr	r3, [r3, #16]
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	7c12      	ldrb	r2, [r2, #16]
 800da30:	f107 0108 	add.w	r1, r7, #8
 800da34:	4610      	mov	r0, r2
 800da36:	4798      	blx	r3
 800da38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da3a:	e043      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da3c:	6839      	ldr	r1, [r7, #0]
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f000 fa7d 	bl	800df3e <USBD_CtlError>
            err++;
 800da44:	7afb      	ldrb	r3, [r7, #11]
 800da46:	3301      	adds	r3, #1
 800da48:	72fb      	strb	r3, [r7, #11]
          break;
 800da4a:	e03b      	b.n	800dac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da52:	695b      	ldr	r3, [r3, #20]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00b      	beq.n	800da70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da5e:	695b      	ldr	r3, [r3, #20]
 800da60:	687a      	ldr	r2, [r7, #4]
 800da62:	7c12      	ldrb	r2, [r2, #16]
 800da64:	f107 0108 	add.w	r1, r7, #8
 800da68:	4610      	mov	r0, r2
 800da6a:	4798      	blx	r3
 800da6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da6e:	e029      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da70:	6839      	ldr	r1, [r7, #0]
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f000 fa63 	bl	800df3e <USBD_CtlError>
            err++;
 800da78:	7afb      	ldrb	r3, [r7, #11]
 800da7a:	3301      	adds	r3, #1
 800da7c:	72fb      	strb	r3, [r7, #11]
          break;
 800da7e:	e021      	b.n	800dac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da86:	699b      	ldr	r3, [r3, #24]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d00b      	beq.n	800daa4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da92:	699b      	ldr	r3, [r3, #24]
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	7c12      	ldrb	r2, [r2, #16]
 800da98:	f107 0108 	add.w	r1, r7, #8
 800da9c:	4610      	mov	r0, r2
 800da9e:	4798      	blx	r3
 800daa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800daa2:	e00f      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800daa4:	6839      	ldr	r1, [r7, #0]
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f000 fa49 	bl	800df3e <USBD_CtlError>
            err++;
 800daac:	7afb      	ldrb	r3, [r7, #11]
 800daae:	3301      	adds	r3, #1
 800dab0:	72fb      	strb	r3, [r7, #11]
          break;
 800dab2:	e007      	b.n	800dac4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800dab4:	6839      	ldr	r1, [r7, #0]
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f000 fa41 	bl	800df3e <USBD_CtlError>
          err++;
 800dabc:	7afb      	ldrb	r3, [r7, #11]
 800dabe:	3301      	adds	r3, #1
 800dac0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800dac2:	bf00      	nop
      }
      break;
 800dac4:	e037      	b.n	800db36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	7c1b      	ldrb	r3, [r3, #16]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d109      	bne.n	800dae2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dad6:	f107 0208 	add.w	r2, r7, #8
 800dada:	4610      	mov	r0, r2
 800dadc:	4798      	blx	r3
 800dade:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dae0:	e029      	b.n	800db36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800dae2:	6839      	ldr	r1, [r7, #0]
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f000 fa2a 	bl	800df3e <USBD_CtlError>
        err++;
 800daea:	7afb      	ldrb	r3, [r7, #11]
 800daec:	3301      	adds	r3, #1
 800daee:	72fb      	strb	r3, [r7, #11]
      break;
 800daf0:	e021      	b.n	800db36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	7c1b      	ldrb	r3, [r3, #16]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d10d      	bne.n	800db16 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db02:	f107 0208 	add.w	r2, r7, #8
 800db06:	4610      	mov	r0, r2
 800db08:	4798      	blx	r3
 800db0a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	3301      	adds	r3, #1
 800db10:	2207      	movs	r2, #7
 800db12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800db14:	e00f      	b.n	800db36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800db16:	6839      	ldr	r1, [r7, #0]
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f000 fa10 	bl	800df3e <USBD_CtlError>
        err++;
 800db1e:	7afb      	ldrb	r3, [r7, #11]
 800db20:	3301      	adds	r3, #1
 800db22:	72fb      	strb	r3, [r7, #11]
      break;
 800db24:	e007      	b.n	800db36 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800db26:	6839      	ldr	r1, [r7, #0]
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	f000 fa08 	bl	800df3e <USBD_CtlError>
      err++;
 800db2e:	7afb      	ldrb	r3, [r7, #11]
 800db30:	3301      	adds	r3, #1
 800db32:	72fb      	strb	r3, [r7, #11]
      break;
 800db34:	bf00      	nop
  }

  if (err != 0U)
 800db36:	7afb      	ldrb	r3, [r7, #11]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d11e      	bne.n	800db7a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	88db      	ldrh	r3, [r3, #6]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d016      	beq.n	800db72 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800db44:	893b      	ldrh	r3, [r7, #8]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d00e      	beq.n	800db68 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	88da      	ldrh	r2, [r3, #6]
 800db4e:	893b      	ldrh	r3, [r7, #8]
 800db50:	4293      	cmp	r3, r2
 800db52:	bf28      	it	cs
 800db54:	4613      	movcs	r3, r2
 800db56:	b29b      	uxth	r3, r3
 800db58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800db5a:	893b      	ldrh	r3, [r7, #8]
 800db5c:	461a      	mov	r2, r3
 800db5e:	68f9      	ldr	r1, [r7, #12]
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 fa5d 	bl	800e020 <USBD_CtlSendData>
 800db66:	e009      	b.n	800db7c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800db68:	6839      	ldr	r1, [r7, #0]
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 f9e7 	bl	800df3e <USBD_CtlError>
 800db70:	e004      	b.n	800db7c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f000 faae 	bl	800e0d4 <USBD_CtlSendStatus>
 800db78:	e000      	b.n	800db7c <USBD_GetDescriptor+0x2cc>
    return;
 800db7a:	bf00      	nop
  }
}
 800db7c:	3710      	adds	r7, #16
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}
 800db82:	bf00      	nop

0800db84 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	889b      	ldrh	r3, [r3, #4]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d131      	bne.n	800dbfa <USBD_SetAddress+0x76>
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	88db      	ldrh	r3, [r3, #6]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d12d      	bne.n	800dbfa <USBD_SetAddress+0x76>
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	885b      	ldrh	r3, [r3, #2]
 800dba2:	2b7f      	cmp	r3, #127	; 0x7f
 800dba4:	d829      	bhi.n	800dbfa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	885b      	ldrh	r3, [r3, #2]
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbb8:	b2db      	uxtb	r3, r3
 800dbba:	2b03      	cmp	r3, #3
 800dbbc:	d104      	bne.n	800dbc8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dbbe:	6839      	ldr	r1, [r7, #0]
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f000 f9bc 	bl	800df3e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbc6:	e01d      	b.n	800dc04 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	7bfa      	ldrb	r2, [r7, #15]
 800dbcc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dbd0:	7bfb      	ldrb	r3, [r7, #15]
 800dbd2:	4619      	mov	r1, r3
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f000 ff05 	bl	800e9e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 fa7a 	bl	800e0d4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dbe0:	7bfb      	ldrb	r3, [r7, #15]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d004      	beq.n	800dbf0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2202      	movs	r2, #2
 800dbea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbee:	e009      	b.n	800dc04 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbf8:	e004      	b.n	800dc04 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dbfa:	6839      	ldr	r1, [r7, #0]
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 f99e 	bl	800df3e <USBD_CtlError>
  }
}
 800dc02:	bf00      	nop
 800dc04:	bf00      	nop
 800dc06:	3710      	adds	r7, #16
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}

0800dc0c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b084      	sub	sp, #16
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc16:	2300      	movs	r3, #0
 800dc18:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	885b      	ldrh	r3, [r3, #2]
 800dc1e:	b2da      	uxtb	r2, r3
 800dc20:	4b4e      	ldr	r3, [pc, #312]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc22:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dc24:	4b4d      	ldr	r3, [pc, #308]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc26:	781b      	ldrb	r3, [r3, #0]
 800dc28:	2b01      	cmp	r3, #1
 800dc2a:	d905      	bls.n	800dc38 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dc2c:	6839      	ldr	r1, [r7, #0]
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f985 	bl	800df3e <USBD_CtlError>
    return USBD_FAIL;
 800dc34:	2303      	movs	r3, #3
 800dc36:	e08c      	b.n	800dd52 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	2b02      	cmp	r3, #2
 800dc42:	d002      	beq.n	800dc4a <USBD_SetConfig+0x3e>
 800dc44:	2b03      	cmp	r3, #3
 800dc46:	d029      	beq.n	800dc9c <USBD_SetConfig+0x90>
 800dc48:	e075      	b.n	800dd36 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dc4a:	4b44      	ldr	r3, [pc, #272]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d020      	beq.n	800dc94 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dc52:	4b42      	ldr	r3, [pc, #264]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	461a      	mov	r2, r3
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dc5c:	4b3f      	ldr	r3, [pc, #252]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	4619      	mov	r1, r3
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f7fe ffe7 	bl	800cc36 <USBD_SetClassConfig>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dc6c:	7bfb      	ldrb	r3, [r7, #15]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d008      	beq.n	800dc84 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800dc72:	6839      	ldr	r1, [r7, #0]
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 f962 	bl	800df3e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2202      	movs	r2, #2
 800dc7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dc82:	e065      	b.n	800dd50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f000 fa25 	bl	800e0d4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2203      	movs	r2, #3
 800dc8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800dc92:	e05d      	b.n	800dd50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dc94:	6878      	ldr	r0, [r7, #4]
 800dc96:	f000 fa1d 	bl	800e0d4 <USBD_CtlSendStatus>
      break;
 800dc9a:	e059      	b.n	800dd50 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dc9c:	4b2f      	ldr	r3, [pc, #188]	; (800dd5c <USBD_SetConfig+0x150>)
 800dc9e:	781b      	ldrb	r3, [r3, #0]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d112      	bne.n	800dcca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2202      	movs	r2, #2
 800dca8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800dcac:	4b2b      	ldr	r3, [pc, #172]	; (800dd5c <USBD_SetConfig+0x150>)
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dcb6:	4b29      	ldr	r3, [pc, #164]	; (800dd5c <USBD_SetConfig+0x150>)
 800dcb8:	781b      	ldrb	r3, [r3, #0]
 800dcba:	4619      	mov	r1, r3
 800dcbc:	6878      	ldr	r0, [r7, #4]
 800dcbe:	f7fe ffd6 	bl	800cc6e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dcc2:	6878      	ldr	r0, [r7, #4]
 800dcc4:	f000 fa06 	bl	800e0d4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dcc8:	e042      	b.n	800dd50 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800dcca:	4b24      	ldr	r3, [pc, #144]	; (800dd5c <USBD_SetConfig+0x150>)
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	461a      	mov	r2, r3
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d02a      	beq.n	800dd2e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	685b      	ldr	r3, [r3, #4]
 800dcdc:	b2db      	uxtb	r3, r3
 800dcde:	4619      	mov	r1, r3
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f7fe ffc4 	bl	800cc6e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dce6:	4b1d      	ldr	r3, [pc, #116]	; (800dd5c <USBD_SetConfig+0x150>)
 800dce8:	781b      	ldrb	r3, [r3, #0]
 800dcea:	461a      	mov	r2, r3
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dcf0:	4b1a      	ldr	r3, [pc, #104]	; (800dd5c <USBD_SetConfig+0x150>)
 800dcf2:	781b      	ldrb	r3, [r3, #0]
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f7fe ff9d 	bl	800cc36 <USBD_SetClassConfig>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dd00:	7bfb      	ldrb	r3, [r7, #15]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d00f      	beq.n	800dd26 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800dd06:	6839      	ldr	r1, [r7, #0]
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f000 f918 	bl	800df3e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	b2db      	uxtb	r3, r3
 800dd14:	4619      	mov	r1, r3
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f7fe ffa9 	bl	800cc6e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2202      	movs	r2, #2
 800dd20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800dd24:	e014      	b.n	800dd50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 f9d4 	bl	800e0d4 <USBD_CtlSendStatus>
      break;
 800dd2c:	e010      	b.n	800dd50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f000 f9d0 	bl	800e0d4 <USBD_CtlSendStatus>
      break;
 800dd34:	e00c      	b.n	800dd50 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dd36:	6839      	ldr	r1, [r7, #0]
 800dd38:	6878      	ldr	r0, [r7, #4]
 800dd3a:	f000 f900 	bl	800df3e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dd3e:	4b07      	ldr	r3, [pc, #28]	; (800dd5c <USBD_SetConfig+0x150>)
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	4619      	mov	r1, r3
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f7fe ff92 	bl	800cc6e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dd4a:	2303      	movs	r3, #3
 800dd4c:	73fb      	strb	r3, [r7, #15]
      break;
 800dd4e:	bf00      	nop
  }

  return ret;
 800dd50:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd52:	4618      	mov	r0, r3
 800dd54:	3710      	adds	r7, #16
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}
 800dd5a:	bf00      	nop
 800dd5c:	200107ec 	.word	0x200107ec

0800dd60 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b082      	sub	sp, #8
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
 800dd68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	88db      	ldrh	r3, [r3, #6]
 800dd6e:	2b01      	cmp	r3, #1
 800dd70:	d004      	beq.n	800dd7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dd72:	6839      	ldr	r1, [r7, #0]
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f000 f8e2 	bl	800df3e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dd7a:	e023      	b.n	800ddc4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd82:	b2db      	uxtb	r3, r3
 800dd84:	2b02      	cmp	r3, #2
 800dd86:	dc02      	bgt.n	800dd8e <USBD_GetConfig+0x2e>
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	dc03      	bgt.n	800dd94 <USBD_GetConfig+0x34>
 800dd8c:	e015      	b.n	800ddba <USBD_GetConfig+0x5a>
 800dd8e:	2b03      	cmp	r3, #3
 800dd90:	d00b      	beq.n	800ddaa <USBD_GetConfig+0x4a>
 800dd92:	e012      	b.n	800ddba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	3308      	adds	r3, #8
 800dd9e:	2201      	movs	r2, #1
 800dda0:	4619      	mov	r1, r3
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	f000 f93c 	bl	800e020 <USBD_CtlSendData>
        break;
 800dda8:	e00c      	b.n	800ddc4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	3304      	adds	r3, #4
 800ddae:	2201      	movs	r2, #1
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f000 f934 	bl	800e020 <USBD_CtlSendData>
        break;
 800ddb8:	e004      	b.n	800ddc4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ddba:	6839      	ldr	r1, [r7, #0]
 800ddbc:	6878      	ldr	r0, [r7, #4]
 800ddbe:	f000 f8be 	bl	800df3e <USBD_CtlError>
        break;
 800ddc2:	bf00      	nop
}
 800ddc4:	bf00      	nop
 800ddc6:	3708      	adds	r7, #8
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	bd80      	pop	{r7, pc}

0800ddcc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b082      	sub	sp, #8
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dddc:	b2db      	uxtb	r3, r3
 800ddde:	3b01      	subs	r3, #1
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	d81e      	bhi.n	800de22 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	88db      	ldrh	r3, [r3, #6]
 800dde8:	2b02      	cmp	r3, #2
 800ddea:	d004      	beq.n	800ddf6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ddec:	6839      	ldr	r1, [r7, #0]
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f000 f8a5 	bl	800df3e <USBD_CtlError>
        break;
 800ddf4:	e01a      	b.n	800de2c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	2201      	movs	r2, #1
 800ddfa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800de02:	2b00      	cmp	r3, #0
 800de04:	d005      	beq.n	800de12 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	68db      	ldr	r3, [r3, #12]
 800de0a:	f043 0202 	orr.w	r2, r3, #2
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	330c      	adds	r3, #12
 800de16:	2202      	movs	r2, #2
 800de18:	4619      	mov	r1, r3
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 f900 	bl	800e020 <USBD_CtlSendData>
      break;
 800de20:	e004      	b.n	800de2c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800de22:	6839      	ldr	r1, [r7, #0]
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f000 f88a 	bl	800df3e <USBD_CtlError>
      break;
 800de2a:	bf00      	nop
  }
}
 800de2c:	bf00      	nop
 800de2e:	3708      	adds	r7, #8
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}

0800de34 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b082      	sub	sp, #8
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
 800de3c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	885b      	ldrh	r3, [r3, #2]
 800de42:	2b01      	cmp	r3, #1
 800de44:	d107      	bne.n	800de56 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	2201      	movs	r2, #1
 800de4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800de4e:	6878      	ldr	r0, [r7, #4]
 800de50:	f000 f940 	bl	800e0d4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800de54:	e013      	b.n	800de7e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	885b      	ldrh	r3, [r3, #2]
 800de5a:	2b02      	cmp	r3, #2
 800de5c:	d10b      	bne.n	800de76 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	889b      	ldrh	r3, [r3, #4]
 800de62:	0a1b      	lsrs	r3, r3, #8
 800de64:	b29b      	uxth	r3, r3
 800de66:	b2da      	uxtb	r2, r3
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f000 f930 	bl	800e0d4 <USBD_CtlSendStatus>
}
 800de74:	e003      	b.n	800de7e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800de76:	6839      	ldr	r1, [r7, #0]
 800de78:	6878      	ldr	r0, [r7, #4]
 800de7a:	f000 f860 	bl	800df3e <USBD_CtlError>
}
 800de7e:	bf00      	nop
 800de80:	3708      	adds	r7, #8
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}

0800de86 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de86:	b580      	push	{r7, lr}
 800de88:	b082      	sub	sp, #8
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
 800de8e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de96:	b2db      	uxtb	r3, r3
 800de98:	3b01      	subs	r3, #1
 800de9a:	2b02      	cmp	r3, #2
 800de9c:	d80b      	bhi.n	800deb6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	885b      	ldrh	r3, [r3, #2]
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d10c      	bne.n	800dec0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2200      	movs	r2, #0
 800deaa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 f910 	bl	800e0d4 <USBD_CtlSendStatus>
      }
      break;
 800deb4:	e004      	b.n	800dec0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800deb6:	6839      	ldr	r1, [r7, #0]
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f000 f840 	bl	800df3e <USBD_CtlError>
      break;
 800debe:	e000      	b.n	800dec2 <USBD_ClrFeature+0x3c>
      break;
 800dec0:	bf00      	nop
  }
}
 800dec2:	bf00      	nop
 800dec4:	3708      	adds	r7, #8
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}

0800deca <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800deca:	b580      	push	{r7, lr}
 800decc:	b084      	sub	sp, #16
 800dece:	af00      	add	r7, sp, #0
 800ded0:	6078      	str	r0, [r7, #4]
 800ded2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	781a      	ldrb	r2, [r3, #0]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	3301      	adds	r3, #1
 800dee4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	781a      	ldrb	r2, [r3, #0]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	3301      	adds	r3, #1
 800def2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800def4:	68f8      	ldr	r0, [r7, #12]
 800def6:	f7ff fa41 	bl	800d37c <SWAPBYTE>
 800defa:	4603      	mov	r3, r0
 800defc:	461a      	mov	r2, r3
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	3301      	adds	r3, #1
 800df06:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	3301      	adds	r3, #1
 800df0c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800df0e:	68f8      	ldr	r0, [r7, #12]
 800df10:	f7ff fa34 	bl	800d37c <SWAPBYTE>
 800df14:	4603      	mov	r3, r0
 800df16:	461a      	mov	r2, r3
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	3301      	adds	r3, #1
 800df20:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	3301      	adds	r3, #1
 800df26:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800df28:	68f8      	ldr	r0, [r7, #12]
 800df2a:	f7ff fa27 	bl	800d37c <SWAPBYTE>
 800df2e:	4603      	mov	r3, r0
 800df30:	461a      	mov	r2, r3
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	80da      	strh	r2, [r3, #6]
}
 800df36:	bf00      	nop
 800df38:	3710      	adds	r7, #16
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}

0800df3e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df3e:	b580      	push	{r7, lr}
 800df40:	b082      	sub	sp, #8
 800df42:	af00      	add	r7, sp, #0
 800df44:	6078      	str	r0, [r7, #4]
 800df46:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800df48:	2180      	movs	r1, #128	; 0x80
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f000 fce0 	bl	800e910 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800df50:	2100      	movs	r1, #0
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f000 fcdc 	bl	800e910 <USBD_LL_StallEP>
}
 800df58:	bf00      	nop
 800df5a:	3708      	adds	r7, #8
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}

0800df60 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b086      	sub	sp, #24
 800df64:	af00      	add	r7, sp, #0
 800df66:	60f8      	str	r0, [r7, #12]
 800df68:	60b9      	str	r1, [r7, #8]
 800df6a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800df6c:	2300      	movs	r3, #0
 800df6e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d036      	beq.n	800dfe4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800df7a:	6938      	ldr	r0, [r7, #16]
 800df7c:	f000 f836 	bl	800dfec <USBD_GetLen>
 800df80:	4603      	mov	r3, r0
 800df82:	3301      	adds	r3, #1
 800df84:	b29b      	uxth	r3, r3
 800df86:	005b      	lsls	r3, r3, #1
 800df88:	b29a      	uxth	r2, r3
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800df8e:	7dfb      	ldrb	r3, [r7, #23]
 800df90:	68ba      	ldr	r2, [r7, #8]
 800df92:	4413      	add	r3, r2
 800df94:	687a      	ldr	r2, [r7, #4]
 800df96:	7812      	ldrb	r2, [r2, #0]
 800df98:	701a      	strb	r2, [r3, #0]
  idx++;
 800df9a:	7dfb      	ldrb	r3, [r7, #23]
 800df9c:	3301      	adds	r3, #1
 800df9e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dfa0:	7dfb      	ldrb	r3, [r7, #23]
 800dfa2:	68ba      	ldr	r2, [r7, #8]
 800dfa4:	4413      	add	r3, r2
 800dfa6:	2203      	movs	r2, #3
 800dfa8:	701a      	strb	r2, [r3, #0]
  idx++;
 800dfaa:	7dfb      	ldrb	r3, [r7, #23]
 800dfac:	3301      	adds	r3, #1
 800dfae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dfb0:	e013      	b.n	800dfda <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dfb2:	7dfb      	ldrb	r3, [r7, #23]
 800dfb4:	68ba      	ldr	r2, [r7, #8]
 800dfb6:	4413      	add	r3, r2
 800dfb8:	693a      	ldr	r2, [r7, #16]
 800dfba:	7812      	ldrb	r2, [r2, #0]
 800dfbc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dfbe:	693b      	ldr	r3, [r7, #16]
 800dfc0:	3301      	adds	r3, #1
 800dfc2:	613b      	str	r3, [r7, #16]
    idx++;
 800dfc4:	7dfb      	ldrb	r3, [r7, #23]
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dfca:	7dfb      	ldrb	r3, [r7, #23]
 800dfcc:	68ba      	ldr	r2, [r7, #8]
 800dfce:	4413      	add	r3, r2
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	701a      	strb	r2, [r3, #0]
    idx++;
 800dfd4:	7dfb      	ldrb	r3, [r7, #23]
 800dfd6:	3301      	adds	r3, #1
 800dfd8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dfda:	693b      	ldr	r3, [r7, #16]
 800dfdc:	781b      	ldrb	r3, [r3, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d1e7      	bne.n	800dfb2 <USBD_GetString+0x52>
 800dfe2:	e000      	b.n	800dfe6 <USBD_GetString+0x86>
    return;
 800dfe4:	bf00      	nop
  }
}
 800dfe6:	3718      	adds	r7, #24
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b085      	sub	sp, #20
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dff4:	2300      	movs	r3, #0
 800dff6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dffc:	e005      	b.n	800e00a <USBD_GetLen+0x1e>
  {
    len++;
 800dffe:	7bfb      	ldrb	r3, [r7, #15]
 800e000:	3301      	adds	r3, #1
 800e002:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	3301      	adds	r3, #1
 800e008:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e00a:	68bb      	ldr	r3, [r7, #8]
 800e00c:	781b      	ldrb	r3, [r3, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d1f5      	bne.n	800dffe <USBD_GetLen+0x12>
  }

  return len;
 800e012:	7bfb      	ldrb	r3, [r7, #15]
}
 800e014:	4618      	mov	r0, r3
 800e016:	3714      	adds	r7, #20
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr

0800e020 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	60f8      	str	r0, [r7, #12]
 800e028:	60b9      	str	r1, [r7, #8]
 800e02a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	2202      	movs	r2, #2
 800e030:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	687a      	ldr	r2, [r7, #4]
 800e038:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	687a      	ldr	r2, [r7, #4]
 800e03e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	68ba      	ldr	r2, [r7, #8]
 800e044:	2100      	movs	r1, #0
 800e046:	68f8      	ldr	r0, [r7, #12]
 800e048:	f000 fceb 	bl	800ea22 <USBD_LL_Transmit>

  return USBD_OK;
 800e04c:	2300      	movs	r3, #0
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3710      	adds	r7, #16
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}

0800e056 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e056:	b580      	push	{r7, lr}
 800e058:	b084      	sub	sp, #16
 800e05a:	af00      	add	r7, sp, #0
 800e05c:	60f8      	str	r0, [r7, #12]
 800e05e:	60b9      	str	r1, [r7, #8]
 800e060:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	68ba      	ldr	r2, [r7, #8]
 800e066:	2100      	movs	r1, #0
 800e068:	68f8      	ldr	r0, [r7, #12]
 800e06a:	f000 fcda 	bl	800ea22 <USBD_LL_Transmit>

  return USBD_OK;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	3710      	adds	r7, #16
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}

0800e078 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b084      	sub	sp, #16
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	60f8      	str	r0, [r7, #12]
 800e080:	60b9      	str	r1, [r7, #8]
 800e082:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2203      	movs	r2, #3
 800e088:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	687a      	ldr	r2, [r7, #4]
 800e090:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	687a      	ldr	r2, [r7, #4]
 800e098:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	68ba      	ldr	r2, [r7, #8]
 800e0a0:	2100      	movs	r1, #0
 800e0a2:	68f8      	ldr	r0, [r7, #12]
 800e0a4:	f000 fcde 	bl	800ea64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e0a8:	2300      	movs	r3, #0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3710      	adds	r7, #16
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}

0800e0b2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e0b2:	b580      	push	{r7, lr}
 800e0b4:	b084      	sub	sp, #16
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	60f8      	str	r0, [r7, #12]
 800e0ba:	60b9      	str	r1, [r7, #8]
 800e0bc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	68ba      	ldr	r2, [r7, #8]
 800e0c2:	2100      	movs	r1, #0
 800e0c4:	68f8      	ldr	r0, [r7, #12]
 800e0c6:	f000 fccd 	bl	800ea64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e0ca:	2300      	movs	r3, #0
}
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	3710      	adds	r7, #16
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}

0800e0d4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b082      	sub	sp, #8
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2204      	movs	r2, #4
 800e0e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	2100      	movs	r1, #0
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	f000 fc99 	bl	800ea22 <USBD_LL_Transmit>

  return USBD_OK;
 800e0f0:	2300      	movs	r3, #0
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3708      	adds	r7, #8
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}

0800e0fa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e0fa:	b580      	push	{r7, lr}
 800e0fc:	b082      	sub	sp, #8
 800e0fe:	af00      	add	r7, sp, #0
 800e100:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2205      	movs	r2, #5
 800e106:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e10a:	2300      	movs	r3, #0
 800e10c:	2200      	movs	r2, #0
 800e10e:	2100      	movs	r1, #0
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f000 fca7 	bl	800ea64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e116:	2300      	movs	r3, #0
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3708      	adds	r7, #8
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}

0800e120 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e124:	2200      	movs	r2, #0
 800e126:	4912      	ldr	r1, [pc, #72]	; (800e170 <MX_USB_DEVICE_Init+0x50>)
 800e128:	4812      	ldr	r0, [pc, #72]	; (800e174 <MX_USB_DEVICE_Init+0x54>)
 800e12a:	f7fe fd07 	bl	800cb3c <USBD_Init>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b00      	cmp	r3, #0
 800e132:	d001      	beq.n	800e138 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e134:	f7f4 f980 	bl	8002438 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e138:	490f      	ldr	r1, [pc, #60]	; (800e178 <MX_USB_DEVICE_Init+0x58>)
 800e13a:	480e      	ldr	r0, [pc, #56]	; (800e174 <MX_USB_DEVICE_Init+0x54>)
 800e13c:	f7fe fd2e 	bl	800cb9c <USBD_RegisterClass>
 800e140:	4603      	mov	r3, r0
 800e142:	2b00      	cmp	r3, #0
 800e144:	d001      	beq.n	800e14a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e146:	f7f4 f977 	bl	8002438 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e14a:	490c      	ldr	r1, [pc, #48]	; (800e17c <MX_USB_DEVICE_Init+0x5c>)
 800e14c:	4809      	ldr	r0, [pc, #36]	; (800e174 <MX_USB_DEVICE_Init+0x54>)
 800e14e:	f7fe fc1f 	bl	800c990 <USBD_CDC_RegisterInterface>
 800e152:	4603      	mov	r3, r0
 800e154:	2b00      	cmp	r3, #0
 800e156:	d001      	beq.n	800e15c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e158:	f7f4 f96e 	bl	8002438 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e15c:	4805      	ldr	r0, [pc, #20]	; (800e174 <MX_USB_DEVICE_Init+0x54>)
 800e15e:	f7fe fd53 	bl	800cc08 <USBD_Start>
 800e162:	4603      	mov	r3, r0
 800e164:	2b00      	cmp	r3, #0
 800e166:	d001      	beq.n	800e16c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e168:	f7f4 f966 	bl	8002438 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e16c:	bf00      	nop
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	200000b4 	.word	0x200000b4
 800e174:	200107f0 	.word	0x200107f0
 800e178:	20000020 	.word	0x20000020
 800e17c:	200000a0 	.word	0x200000a0

0800e180 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e184:	2200      	movs	r2, #0
 800e186:	4905      	ldr	r1, [pc, #20]	; (800e19c <CDC_Init_FS+0x1c>)
 800e188:	4805      	ldr	r0, [pc, #20]	; (800e1a0 <CDC_Init_FS+0x20>)
 800e18a:	f7fe fc1b 	bl	800c9c4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e18e:	4905      	ldr	r1, [pc, #20]	; (800e1a4 <CDC_Init_FS+0x24>)
 800e190:	4803      	ldr	r0, [pc, #12]	; (800e1a0 <CDC_Init_FS+0x20>)
 800e192:	f7fe fc39 	bl	800ca08 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e196:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e198:	4618      	mov	r0, r3
 800e19a:	bd80      	pop	{r7, pc}
 800e19c:	200112cc 	.word	0x200112cc
 800e1a0:	200107f0 	.word	0x200107f0
 800e1a4:	20010acc 	.word	0x20010acc

0800e1a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e1a8:	b480      	push	{r7}
 800e1aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e1ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b6:	4770      	bx	lr

0800e1b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e1b8:	b480      	push	{r7}
 800e1ba:	b083      	sub	sp, #12
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	4603      	mov	r3, r0
 800e1c0:	6039      	str	r1, [r7, #0]
 800e1c2:	71fb      	strb	r3, [r7, #7]
 800e1c4:	4613      	mov	r3, r2
 800e1c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e1c8:	79fb      	ldrb	r3, [r7, #7]
 800e1ca:	2b23      	cmp	r3, #35	; 0x23
 800e1cc:	d84a      	bhi.n	800e264 <CDC_Control_FS+0xac>
 800e1ce:	a201      	add	r2, pc, #4	; (adr r2, 800e1d4 <CDC_Control_FS+0x1c>)
 800e1d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1d4:	0800e265 	.word	0x0800e265
 800e1d8:	0800e265 	.word	0x0800e265
 800e1dc:	0800e265 	.word	0x0800e265
 800e1e0:	0800e265 	.word	0x0800e265
 800e1e4:	0800e265 	.word	0x0800e265
 800e1e8:	0800e265 	.word	0x0800e265
 800e1ec:	0800e265 	.word	0x0800e265
 800e1f0:	0800e265 	.word	0x0800e265
 800e1f4:	0800e265 	.word	0x0800e265
 800e1f8:	0800e265 	.word	0x0800e265
 800e1fc:	0800e265 	.word	0x0800e265
 800e200:	0800e265 	.word	0x0800e265
 800e204:	0800e265 	.word	0x0800e265
 800e208:	0800e265 	.word	0x0800e265
 800e20c:	0800e265 	.word	0x0800e265
 800e210:	0800e265 	.word	0x0800e265
 800e214:	0800e265 	.word	0x0800e265
 800e218:	0800e265 	.word	0x0800e265
 800e21c:	0800e265 	.word	0x0800e265
 800e220:	0800e265 	.word	0x0800e265
 800e224:	0800e265 	.word	0x0800e265
 800e228:	0800e265 	.word	0x0800e265
 800e22c:	0800e265 	.word	0x0800e265
 800e230:	0800e265 	.word	0x0800e265
 800e234:	0800e265 	.word	0x0800e265
 800e238:	0800e265 	.word	0x0800e265
 800e23c:	0800e265 	.word	0x0800e265
 800e240:	0800e265 	.word	0x0800e265
 800e244:	0800e265 	.word	0x0800e265
 800e248:	0800e265 	.word	0x0800e265
 800e24c:	0800e265 	.word	0x0800e265
 800e250:	0800e265 	.word	0x0800e265
 800e254:	0800e265 	.word	0x0800e265
 800e258:	0800e265 	.word	0x0800e265
 800e25c:	0800e265 	.word	0x0800e265
 800e260:	0800e265 	.word	0x0800e265
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e264:	bf00      	nop
  }

  return (USBD_OK);
 800e266:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e268:	4618      	mov	r0, r3
 800e26a:	370c      	adds	r7, #12
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e27e:	6879      	ldr	r1, [r7, #4]
 800e280:	4805      	ldr	r0, [pc, #20]	; (800e298 <CDC_Receive_FS+0x24>)
 800e282:	f7fe fbc1 	bl	800ca08 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e286:	4804      	ldr	r0, [pc, #16]	; (800e298 <CDC_Receive_FS+0x24>)
 800e288:	f7fe fc22 	bl	800cad0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e28c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e28e:	4618      	mov	r0, r3
 800e290:	3708      	adds	r7, #8
 800e292:	46bd      	mov	sp, r7
 800e294:	bd80      	pop	{r7, pc}
 800e296:	bf00      	nop
 800e298:	200107f0 	.word	0x200107f0

0800e29c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b084      	sub	sp, #16
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
 800e2a4:	460b      	mov	r3, r1
 800e2a6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e2ac:	4b0d      	ldr	r3, [pc, #52]	; (800e2e4 <CDC_Transmit_FS+0x48>)
 800e2ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2b2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d001      	beq.n	800e2c2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	e00b      	b.n	800e2da <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e2c2:	887b      	ldrh	r3, [r7, #2]
 800e2c4:	461a      	mov	r2, r3
 800e2c6:	6879      	ldr	r1, [r7, #4]
 800e2c8:	4806      	ldr	r0, [pc, #24]	; (800e2e4 <CDC_Transmit_FS+0x48>)
 800e2ca:	f7fe fb7b 	bl	800c9c4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e2ce:	4805      	ldr	r0, [pc, #20]	; (800e2e4 <CDC_Transmit_FS+0x48>)
 800e2d0:	f7fe fbb8 	bl	800ca44 <USBD_CDC_TransmitPacket>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3710      	adds	r7, #16
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}
 800e2e2:	bf00      	nop
 800e2e4:	200107f0 	.word	0x200107f0

0800e2e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	b087      	sub	sp, #28
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e2fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	371c      	adds	r7, #28
 800e302:	46bd      	mov	sp, r7
 800e304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e308:	4770      	bx	lr
	...

0800e30c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b083      	sub	sp, #12
 800e310:	af00      	add	r7, sp, #0
 800e312:	4603      	mov	r3, r0
 800e314:	6039      	str	r1, [r7, #0]
 800e316:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	2212      	movs	r2, #18
 800e31c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e31e:	4b03      	ldr	r3, [pc, #12]	; (800e32c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e320:	4618      	mov	r0, r3
 800e322:	370c      	adds	r7, #12
 800e324:	46bd      	mov	sp, r7
 800e326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32a:	4770      	bx	lr
 800e32c:	200000d0 	.word	0x200000d0

0800e330 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e330:	b480      	push	{r7}
 800e332:	b083      	sub	sp, #12
 800e334:	af00      	add	r7, sp, #0
 800e336:	4603      	mov	r3, r0
 800e338:	6039      	str	r1, [r7, #0]
 800e33a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	2204      	movs	r2, #4
 800e340:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e342:	4b03      	ldr	r3, [pc, #12]	; (800e350 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e344:	4618      	mov	r0, r3
 800e346:	370c      	adds	r7, #12
 800e348:	46bd      	mov	sp, r7
 800e34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34e:	4770      	bx	lr
 800e350:	200000e4 	.word	0x200000e4

0800e354 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	4603      	mov	r3, r0
 800e35c:	6039      	str	r1, [r7, #0]
 800e35e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e360:	79fb      	ldrb	r3, [r7, #7]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d105      	bne.n	800e372 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e366:	683a      	ldr	r2, [r7, #0]
 800e368:	4907      	ldr	r1, [pc, #28]	; (800e388 <USBD_FS_ProductStrDescriptor+0x34>)
 800e36a:	4808      	ldr	r0, [pc, #32]	; (800e38c <USBD_FS_ProductStrDescriptor+0x38>)
 800e36c:	f7ff fdf8 	bl	800df60 <USBD_GetString>
 800e370:	e004      	b.n	800e37c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e372:	683a      	ldr	r2, [r7, #0]
 800e374:	4904      	ldr	r1, [pc, #16]	; (800e388 <USBD_FS_ProductStrDescriptor+0x34>)
 800e376:	4805      	ldr	r0, [pc, #20]	; (800e38c <USBD_FS_ProductStrDescriptor+0x38>)
 800e378:	f7ff fdf2 	bl	800df60 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e37c:	4b02      	ldr	r3, [pc, #8]	; (800e388 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e37e:	4618      	mov	r0, r3
 800e380:	3708      	adds	r7, #8
 800e382:	46bd      	mov	sp, r7
 800e384:	bd80      	pop	{r7, pc}
 800e386:	bf00      	nop
 800e388:	20011acc 	.word	0x20011acc
 800e38c:	08012b2c 	.word	0x08012b2c

0800e390 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b082      	sub	sp, #8
 800e394:	af00      	add	r7, sp, #0
 800e396:	4603      	mov	r3, r0
 800e398:	6039      	str	r1, [r7, #0]
 800e39a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e39c:	683a      	ldr	r2, [r7, #0]
 800e39e:	4904      	ldr	r1, [pc, #16]	; (800e3b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e3a0:	4804      	ldr	r0, [pc, #16]	; (800e3b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e3a2:	f7ff fddd 	bl	800df60 <USBD_GetString>
  return USBD_StrDesc;
 800e3a6:	4b02      	ldr	r3, [pc, #8]	; (800e3b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	3708      	adds	r7, #8
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bd80      	pop	{r7, pc}
 800e3b0:	20011acc 	.word	0x20011acc
 800e3b4:	08012b44 	.word	0x08012b44

0800e3b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b082      	sub	sp, #8
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	4603      	mov	r3, r0
 800e3c0:	6039      	str	r1, [r7, #0]
 800e3c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	221a      	movs	r2, #26
 800e3c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e3ca:	f000 f843 	bl	800e454 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e3ce:	4b02      	ldr	r3, [pc, #8]	; (800e3d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3708      	adds	r7, #8
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}
 800e3d8:	200000e8 	.word	0x200000e8

0800e3dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	b082      	sub	sp, #8
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	6039      	str	r1, [r7, #0]
 800e3e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e3e8:	79fb      	ldrb	r3, [r7, #7]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d105      	bne.n	800e3fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e3ee:	683a      	ldr	r2, [r7, #0]
 800e3f0:	4907      	ldr	r1, [pc, #28]	; (800e410 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e3f2:	4808      	ldr	r0, [pc, #32]	; (800e414 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e3f4:	f7ff fdb4 	bl	800df60 <USBD_GetString>
 800e3f8:	e004      	b.n	800e404 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e3fa:	683a      	ldr	r2, [r7, #0]
 800e3fc:	4904      	ldr	r1, [pc, #16]	; (800e410 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e3fe:	4805      	ldr	r0, [pc, #20]	; (800e414 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e400:	f7ff fdae 	bl	800df60 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e404:	4b02      	ldr	r3, [pc, #8]	; (800e410 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e406:	4618      	mov	r0, r3
 800e408:	3708      	adds	r7, #8
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
 800e40e:	bf00      	nop
 800e410:	20011acc 	.word	0x20011acc
 800e414:	08012b58 	.word	0x08012b58

0800e418 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b082      	sub	sp, #8
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	4603      	mov	r3, r0
 800e420:	6039      	str	r1, [r7, #0]
 800e422:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e424:	79fb      	ldrb	r3, [r7, #7]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d105      	bne.n	800e436 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e42a:	683a      	ldr	r2, [r7, #0]
 800e42c:	4907      	ldr	r1, [pc, #28]	; (800e44c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e42e:	4808      	ldr	r0, [pc, #32]	; (800e450 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e430:	f7ff fd96 	bl	800df60 <USBD_GetString>
 800e434:	e004      	b.n	800e440 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e436:	683a      	ldr	r2, [r7, #0]
 800e438:	4904      	ldr	r1, [pc, #16]	; (800e44c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e43a:	4805      	ldr	r0, [pc, #20]	; (800e450 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e43c:	f7ff fd90 	bl	800df60 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e440:	4b02      	ldr	r3, [pc, #8]	; (800e44c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e442:	4618      	mov	r0, r3
 800e444:	3708      	adds	r7, #8
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}
 800e44a:	bf00      	nop
 800e44c:	20011acc 	.word	0x20011acc
 800e450:	08012b64 	.word	0x08012b64

0800e454 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b084      	sub	sp, #16
 800e458:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e45a:	4b0f      	ldr	r3, [pc, #60]	; (800e498 <Get_SerialNum+0x44>)
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e460:	4b0e      	ldr	r3, [pc, #56]	; (800e49c <Get_SerialNum+0x48>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e466:	4b0e      	ldr	r3, [pc, #56]	; (800e4a0 <Get_SerialNum+0x4c>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e46c:	68fa      	ldr	r2, [r7, #12]
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	4413      	add	r3, r2
 800e472:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d009      	beq.n	800e48e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e47a:	2208      	movs	r2, #8
 800e47c:	4909      	ldr	r1, [pc, #36]	; (800e4a4 <Get_SerialNum+0x50>)
 800e47e:	68f8      	ldr	r0, [r7, #12]
 800e480:	f000 f814 	bl	800e4ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e484:	2204      	movs	r2, #4
 800e486:	4908      	ldr	r1, [pc, #32]	; (800e4a8 <Get_SerialNum+0x54>)
 800e488:	68b8      	ldr	r0, [r7, #8]
 800e48a:	f000 f80f 	bl	800e4ac <IntToUnicode>
  }
}
 800e48e:	bf00      	nop
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
 800e496:	bf00      	nop
 800e498:	1fff7a10 	.word	0x1fff7a10
 800e49c:	1fff7a14 	.word	0x1fff7a14
 800e4a0:	1fff7a18 	.word	0x1fff7a18
 800e4a4:	200000ea 	.word	0x200000ea
 800e4a8:	200000fa 	.word	0x200000fa

0800e4ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b087      	sub	sp, #28
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	4613      	mov	r3, r2
 800e4b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e4be:	2300      	movs	r3, #0
 800e4c0:	75fb      	strb	r3, [r7, #23]
 800e4c2:	e027      	b.n	800e514 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	0f1b      	lsrs	r3, r3, #28
 800e4c8:	2b09      	cmp	r3, #9
 800e4ca:	d80b      	bhi.n	800e4e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	0f1b      	lsrs	r3, r3, #28
 800e4d0:	b2da      	uxtb	r2, r3
 800e4d2:	7dfb      	ldrb	r3, [r7, #23]
 800e4d4:	005b      	lsls	r3, r3, #1
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	440b      	add	r3, r1
 800e4dc:	3230      	adds	r2, #48	; 0x30
 800e4de:	b2d2      	uxtb	r2, r2
 800e4e0:	701a      	strb	r2, [r3, #0]
 800e4e2:	e00a      	b.n	800e4fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	0f1b      	lsrs	r3, r3, #28
 800e4e8:	b2da      	uxtb	r2, r3
 800e4ea:	7dfb      	ldrb	r3, [r7, #23]
 800e4ec:	005b      	lsls	r3, r3, #1
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	440b      	add	r3, r1
 800e4f4:	3237      	adds	r2, #55	; 0x37
 800e4f6:	b2d2      	uxtb	r2, r2
 800e4f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	011b      	lsls	r3, r3, #4
 800e4fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e500:	7dfb      	ldrb	r3, [r7, #23]
 800e502:	005b      	lsls	r3, r3, #1
 800e504:	3301      	adds	r3, #1
 800e506:	68ba      	ldr	r2, [r7, #8]
 800e508:	4413      	add	r3, r2
 800e50a:	2200      	movs	r2, #0
 800e50c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e50e:	7dfb      	ldrb	r3, [r7, #23]
 800e510:	3301      	adds	r3, #1
 800e512:	75fb      	strb	r3, [r7, #23]
 800e514:	7dfa      	ldrb	r2, [r7, #23]
 800e516:	79fb      	ldrb	r3, [r7, #7]
 800e518:	429a      	cmp	r2, r3
 800e51a:	d3d3      	bcc.n	800e4c4 <IntToUnicode+0x18>
  }
}
 800e51c:	bf00      	nop
 800e51e:	bf00      	nop
 800e520:	371c      	adds	r7, #28
 800e522:	46bd      	mov	sp, r7
 800e524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e528:	4770      	bx	lr
	...

0800e52c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b08a      	sub	sp, #40	; 0x28
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e534:	f107 0314 	add.w	r3, r7, #20
 800e538:	2200      	movs	r2, #0
 800e53a:	601a      	str	r2, [r3, #0]
 800e53c:	605a      	str	r2, [r3, #4]
 800e53e:	609a      	str	r2, [r3, #8]
 800e540:	60da      	str	r2, [r3, #12]
 800e542:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e54c:	d13a      	bne.n	800e5c4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e54e:	2300      	movs	r3, #0
 800e550:	613b      	str	r3, [r7, #16]
 800e552:	4b1e      	ldr	r3, [pc, #120]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e556:	4a1d      	ldr	r2, [pc, #116]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e558:	f043 0301 	orr.w	r3, r3, #1
 800e55c:	6313      	str	r3, [r2, #48]	; 0x30
 800e55e:	4b1b      	ldr	r3, [pc, #108]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e562:	f003 0301 	and.w	r3, r3, #1
 800e566:	613b      	str	r3, [r7, #16]
 800e568:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e56a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e56e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e570:	2302      	movs	r3, #2
 800e572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e574:	2300      	movs	r3, #0
 800e576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e578:	2303      	movs	r3, #3
 800e57a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e57c:	230a      	movs	r3, #10
 800e57e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e580:	f107 0314 	add.w	r3, r7, #20
 800e584:	4619      	mov	r1, r3
 800e586:	4812      	ldr	r0, [pc, #72]	; (800e5d0 <HAL_PCD_MspInit+0xa4>)
 800e588:	f7f6 f8ea 	bl	8004760 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e58c:	4b0f      	ldr	r3, [pc, #60]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e58e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e590:	4a0e      	ldr	r2, [pc, #56]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e592:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e596:	6353      	str	r3, [r2, #52]	; 0x34
 800e598:	2300      	movs	r3, #0
 800e59a:	60fb      	str	r3, [r7, #12]
 800e59c:	4b0b      	ldr	r3, [pc, #44]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e59e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5a0:	4a0a      	ldr	r2, [pc, #40]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e5a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e5a6:	6453      	str	r3, [r2, #68]	; 0x44
 800e5a8:	4b08      	ldr	r3, [pc, #32]	; (800e5cc <HAL_PCD_MspInit+0xa0>)
 800e5aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e5b0:	60fb      	str	r3, [r7, #12]
 800e5b2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	2100      	movs	r1, #0
 800e5b8:	2043      	movs	r0, #67	; 0x43
 800e5ba:	f7f5 fc8a 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e5be:	2043      	movs	r0, #67	; 0x43
 800e5c0:	f7f5 fca3 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e5c4:	bf00      	nop
 800e5c6:	3728      	adds	r7, #40	; 0x28
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	40023800 	.word	0x40023800
 800e5d0:	40020000 	.word	0x40020000

0800e5d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e5e8:	4619      	mov	r1, r3
 800e5ea:	4610      	mov	r0, r2
 800e5ec:	f7fe fb59 	bl	800cca2 <USBD_LL_SetupStage>
}
 800e5f0:	bf00      	nop
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b082      	sub	sp, #8
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	460b      	mov	r3, r1
 800e602:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e60a:	78fa      	ldrb	r2, [r7, #3]
 800e60c:	6879      	ldr	r1, [r7, #4]
 800e60e:	4613      	mov	r3, r2
 800e610:	00db      	lsls	r3, r3, #3
 800e612:	4413      	add	r3, r2
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	440b      	add	r3, r1
 800e618:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	78fb      	ldrb	r3, [r7, #3]
 800e620:	4619      	mov	r1, r3
 800e622:	f7fe fb93 	bl	800cd4c <USBD_LL_DataOutStage>
}
 800e626:	bf00      	nop
 800e628:	3708      	adds	r7, #8
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}

0800e62e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e62e:	b580      	push	{r7, lr}
 800e630:	b082      	sub	sp, #8
 800e632:	af00      	add	r7, sp, #0
 800e634:	6078      	str	r0, [r7, #4]
 800e636:	460b      	mov	r3, r1
 800e638:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e640:	78fa      	ldrb	r2, [r7, #3]
 800e642:	6879      	ldr	r1, [r7, #4]
 800e644:	4613      	mov	r3, r2
 800e646:	00db      	lsls	r3, r3, #3
 800e648:	4413      	add	r3, r2
 800e64a:	009b      	lsls	r3, r3, #2
 800e64c:	440b      	add	r3, r1
 800e64e:	334c      	adds	r3, #76	; 0x4c
 800e650:	681a      	ldr	r2, [r3, #0]
 800e652:	78fb      	ldrb	r3, [r7, #3]
 800e654:	4619      	mov	r1, r3
 800e656:	f7fe fc2c 	bl	800ceb2 <USBD_LL_DataInStage>
}
 800e65a:	bf00      	nop
 800e65c:	3708      	adds	r7, #8
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}

0800e662 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e662:	b580      	push	{r7, lr}
 800e664:	b082      	sub	sp, #8
 800e666:	af00      	add	r7, sp, #0
 800e668:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e670:	4618      	mov	r0, r3
 800e672:	f7fe fd60 	bl	800d136 <USBD_LL_SOF>
}
 800e676:	bf00      	nop
 800e678:	3708      	adds	r7, #8
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}

0800e67e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e67e:	b580      	push	{r7, lr}
 800e680:	b084      	sub	sp, #16
 800e682:	af00      	add	r7, sp, #0
 800e684:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e686:	2301      	movs	r3, #1
 800e688:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	68db      	ldr	r3, [r3, #12]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d102      	bne.n	800e698 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e692:	2300      	movs	r3, #0
 800e694:	73fb      	strb	r3, [r7, #15]
 800e696:	e008      	b.n	800e6aa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	68db      	ldr	r3, [r3, #12]
 800e69c:	2b02      	cmp	r3, #2
 800e69e:	d102      	bne.n	800e6a6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	73fb      	strb	r3, [r7, #15]
 800e6a4:	e001      	b.n	800e6aa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e6a6:	f7f3 fec7 	bl	8002438 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6b0:	7bfa      	ldrb	r2, [r7, #15]
 800e6b2:	4611      	mov	r1, r2
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f7fe fd00 	bl	800d0ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7fe fca8 	bl	800d016 <USBD_LL_Reset>
}
 800e6c6:	bf00      	nop
 800e6c8:	3710      	adds	r7, #16
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bd80      	pop	{r7, pc}
	...

0800e6d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6de:	4618      	mov	r0, r3
 800e6e0:	f7fe fcfb 	bl	800d0da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	687a      	ldr	r2, [r7, #4]
 800e6f0:	6812      	ldr	r2, [r2, #0]
 800e6f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e6f6:	f043 0301 	orr.w	r3, r3, #1
 800e6fa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	6a1b      	ldr	r3, [r3, #32]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d005      	beq.n	800e710 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e704:	4b04      	ldr	r3, [pc, #16]	; (800e718 <HAL_PCD_SuspendCallback+0x48>)
 800e706:	691b      	ldr	r3, [r3, #16]
 800e708:	4a03      	ldr	r2, [pc, #12]	; (800e718 <HAL_PCD_SuspendCallback+0x48>)
 800e70a:	f043 0306 	orr.w	r3, r3, #6
 800e70e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e710:	bf00      	nop
 800e712:	3708      	adds	r7, #8
 800e714:	46bd      	mov	sp, r7
 800e716:	bd80      	pop	{r7, pc}
 800e718:	e000ed00 	.word	0xe000ed00

0800e71c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b082      	sub	sp, #8
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e72a:	4618      	mov	r0, r3
 800e72c:	f7fe fceb 	bl	800d106 <USBD_LL_Resume>
}
 800e730:	bf00      	nop
 800e732:	3708      	adds	r7, #8
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}

0800e738 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b082      	sub	sp, #8
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
 800e740:	460b      	mov	r3, r1
 800e742:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e74a:	78fa      	ldrb	r2, [r7, #3]
 800e74c:	4611      	mov	r1, r2
 800e74e:	4618      	mov	r0, r3
 800e750:	f7fe fd43 	bl	800d1da <USBD_LL_IsoOUTIncomplete>
}
 800e754:	bf00      	nop
 800e756:	3708      	adds	r7, #8
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b082      	sub	sp, #8
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
 800e764:	460b      	mov	r3, r1
 800e766:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e76e:	78fa      	ldrb	r2, [r7, #3]
 800e770:	4611      	mov	r1, r2
 800e772:	4618      	mov	r0, r3
 800e774:	f7fe fcff 	bl	800d176 <USBD_LL_IsoINIncomplete>
}
 800e778:	bf00      	nop
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b082      	sub	sp, #8
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e78e:	4618      	mov	r0, r3
 800e790:	f7fe fd55 	bl	800d23e <USBD_LL_DevConnected>
}
 800e794:	bf00      	nop
 800e796:	3708      	adds	r7, #8
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}

0800e79c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b082      	sub	sp, #8
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f7fe fd52 	bl	800d254 <USBD_LL_DevDisconnected>
}
 800e7b0:	bf00      	nop
 800e7b2:	3708      	adds	r7, #8
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}

0800e7b8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b082      	sub	sp, #8
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	781b      	ldrb	r3, [r3, #0]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d13c      	bne.n	800e842 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e7c8:	4a20      	ldr	r2, [pc, #128]	; (800e84c <USBD_LL_Init+0x94>)
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	4a1e      	ldr	r2, [pc, #120]	; (800e84c <USBD_LL_Init+0x94>)
 800e7d4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e7d8:	4b1c      	ldr	r3, [pc, #112]	; (800e84c <USBD_LL_Init+0x94>)
 800e7da:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e7de:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e7e0:	4b1a      	ldr	r3, [pc, #104]	; (800e84c <USBD_LL_Init+0x94>)
 800e7e2:	2204      	movs	r2, #4
 800e7e4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e7e6:	4b19      	ldr	r3, [pc, #100]	; (800e84c <USBD_LL_Init+0x94>)
 800e7e8:	2202      	movs	r2, #2
 800e7ea:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e7ec:	4b17      	ldr	r3, [pc, #92]	; (800e84c <USBD_LL_Init+0x94>)
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e7f2:	4b16      	ldr	r3, [pc, #88]	; (800e84c <USBD_LL_Init+0x94>)
 800e7f4:	2202      	movs	r2, #2
 800e7f6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e7f8:	4b14      	ldr	r3, [pc, #80]	; (800e84c <USBD_LL_Init+0x94>)
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e7fe:	4b13      	ldr	r3, [pc, #76]	; (800e84c <USBD_LL_Init+0x94>)
 800e800:	2200      	movs	r2, #0
 800e802:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e804:	4b11      	ldr	r3, [pc, #68]	; (800e84c <USBD_LL_Init+0x94>)
 800e806:	2200      	movs	r2, #0
 800e808:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e80a:	4b10      	ldr	r3, [pc, #64]	; (800e84c <USBD_LL_Init+0x94>)
 800e80c:	2200      	movs	r2, #0
 800e80e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e810:	4b0e      	ldr	r3, [pc, #56]	; (800e84c <USBD_LL_Init+0x94>)
 800e812:	2200      	movs	r2, #0
 800e814:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e816:	480d      	ldr	r0, [pc, #52]	; (800e84c <USBD_LL_Init+0x94>)
 800e818:	f7f8 f968 	bl	8006aec <HAL_PCD_Init>
 800e81c:	4603      	mov	r3, r0
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d001      	beq.n	800e826 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e822:	f7f3 fe09 	bl	8002438 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e826:	2180      	movs	r1, #128	; 0x80
 800e828:	4808      	ldr	r0, [pc, #32]	; (800e84c <USBD_LL_Init+0x94>)
 800e82a:	f7f9 fbc0 	bl	8007fae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e82e:	2240      	movs	r2, #64	; 0x40
 800e830:	2100      	movs	r1, #0
 800e832:	4806      	ldr	r0, [pc, #24]	; (800e84c <USBD_LL_Init+0x94>)
 800e834:	f7f9 fb74 	bl	8007f20 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e838:	2280      	movs	r2, #128	; 0x80
 800e83a:	2101      	movs	r1, #1
 800e83c:	4803      	ldr	r0, [pc, #12]	; (800e84c <USBD_LL_Init+0x94>)
 800e83e:	f7f9 fb6f 	bl	8007f20 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e842:	2300      	movs	r3, #0
}
 800e844:	4618      	mov	r0, r3
 800e846:	3708      	adds	r7, #8
 800e848:	46bd      	mov	sp, r7
 800e84a:	bd80      	pop	{r7, pc}
 800e84c:	20011ccc 	.word	0x20011ccc

0800e850 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b084      	sub	sp, #16
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e858:	2300      	movs	r3, #0
 800e85a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e85c:	2300      	movs	r3, #0
 800e85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e866:	4618      	mov	r0, r3
 800e868:	f7f8 fa5d 	bl	8006d26 <HAL_PCD_Start>
 800e86c:	4603      	mov	r3, r0
 800e86e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e870:	7bfb      	ldrb	r3, [r7, #15]
 800e872:	4618      	mov	r0, r3
 800e874:	f000 f942 	bl	800eafc <USBD_Get_USB_Status>
 800e878:	4603      	mov	r3, r0
 800e87a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e87c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3710      	adds	r7, #16
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}

0800e886 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e886:	b580      	push	{r7, lr}
 800e888:	b084      	sub	sp, #16
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	6078      	str	r0, [r7, #4]
 800e88e:	4608      	mov	r0, r1
 800e890:	4611      	mov	r1, r2
 800e892:	461a      	mov	r2, r3
 800e894:	4603      	mov	r3, r0
 800e896:	70fb      	strb	r3, [r7, #3]
 800e898:	460b      	mov	r3, r1
 800e89a:	70bb      	strb	r3, [r7, #2]
 800e89c:	4613      	mov	r3, r2
 800e89e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e8ae:	78bb      	ldrb	r3, [r7, #2]
 800e8b0:	883a      	ldrh	r2, [r7, #0]
 800e8b2:	78f9      	ldrb	r1, [r7, #3]
 800e8b4:	f7f8 ff2e 	bl	8007714 <HAL_PCD_EP_Open>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8bc:	7bfb      	ldrb	r3, [r7, #15]
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f000 f91c 	bl	800eafc <USBD_Get_USB_Status>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3710      	adds	r7, #16
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}

0800e8d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8d2:	b580      	push	{r7, lr}
 800e8d4:	b084      	sub	sp, #16
 800e8d6:	af00      	add	r7, sp, #0
 800e8d8:	6078      	str	r0, [r7, #4]
 800e8da:	460b      	mov	r3, r1
 800e8dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8de:	2300      	movs	r3, #0
 800e8e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8ec:	78fa      	ldrb	r2, [r7, #3]
 800e8ee:	4611      	mov	r1, r2
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f7f8 ff77 	bl	80077e4 <HAL_PCD_EP_Close>
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8fa:	7bfb      	ldrb	r3, [r7, #15]
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	f000 f8fd 	bl	800eafc <USBD_Get_USB_Status>
 800e902:	4603      	mov	r3, r0
 800e904:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e906:	7bbb      	ldrb	r3, [r7, #14]
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
 800e918:	460b      	mov	r3, r1
 800e91a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e91c:	2300      	movs	r3, #0
 800e91e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e920:	2300      	movs	r3, #0
 800e922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e92a:	78fa      	ldrb	r2, [r7, #3]
 800e92c:	4611      	mov	r1, r2
 800e92e:	4618      	mov	r0, r3
 800e930:	f7f9 f84f 	bl	80079d2 <HAL_PCD_EP_SetStall>
 800e934:	4603      	mov	r3, r0
 800e936:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e938:	7bfb      	ldrb	r3, [r7, #15]
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 f8de 	bl	800eafc <USBD_Get_USB_Status>
 800e940:	4603      	mov	r3, r0
 800e942:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e944:	7bbb      	ldrb	r3, [r7, #14]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3710      	adds	r7, #16
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e94e:	b580      	push	{r7, lr}
 800e950:	b084      	sub	sp, #16
 800e952:	af00      	add	r7, sp, #0
 800e954:	6078      	str	r0, [r7, #4]
 800e956:	460b      	mov	r3, r1
 800e958:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e95a:	2300      	movs	r3, #0
 800e95c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e95e:	2300      	movs	r3, #0
 800e960:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e968:	78fa      	ldrb	r2, [r7, #3]
 800e96a:	4611      	mov	r1, r2
 800e96c:	4618      	mov	r0, r3
 800e96e:	f7f9 f894 	bl	8007a9a <HAL_PCD_EP_ClrStall>
 800e972:	4603      	mov	r3, r0
 800e974:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e976:	7bfb      	ldrb	r3, [r7, #15]
 800e978:	4618      	mov	r0, r3
 800e97a:	f000 f8bf 	bl	800eafc <USBD_Get_USB_Status>
 800e97e:	4603      	mov	r3, r0
 800e980:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e982:	7bbb      	ldrb	r3, [r7, #14]
}
 800e984:	4618      	mov	r0, r3
 800e986:	3710      	adds	r7, #16
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}

0800e98c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b085      	sub	sp, #20
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	460b      	mov	r3, r1
 800e996:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e99e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e9a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	da0b      	bge.n	800e9c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e9a8:	78fb      	ldrb	r3, [r7, #3]
 800e9aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e9ae:	68f9      	ldr	r1, [r7, #12]
 800e9b0:	4613      	mov	r3, r2
 800e9b2:	00db      	lsls	r3, r3, #3
 800e9b4:	4413      	add	r3, r2
 800e9b6:	009b      	lsls	r3, r3, #2
 800e9b8:	440b      	add	r3, r1
 800e9ba:	333e      	adds	r3, #62	; 0x3e
 800e9bc:	781b      	ldrb	r3, [r3, #0]
 800e9be:	e00b      	b.n	800e9d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e9c0:	78fb      	ldrb	r3, [r7, #3]
 800e9c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e9c6:	68f9      	ldr	r1, [r7, #12]
 800e9c8:	4613      	mov	r3, r2
 800e9ca:	00db      	lsls	r3, r3, #3
 800e9cc:	4413      	add	r3, r2
 800e9ce:	009b      	lsls	r3, r3, #2
 800e9d0:	440b      	add	r3, r1
 800e9d2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e9d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e9d8:	4618      	mov	r0, r3
 800e9da:	3714      	adds	r7, #20
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr

0800e9e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b084      	sub	sp, #16
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
 800e9ec:	460b      	mov	r3, r1
 800e9ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e9fe:	78fa      	ldrb	r2, [r7, #3]
 800ea00:	4611      	mov	r1, r2
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7f8 fe61 	bl	80076ca <HAL_PCD_SetAddress>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea0c:	7bfb      	ldrb	r3, [r7, #15]
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f000 f874 	bl	800eafc <USBD_Get_USB_Status>
 800ea14:	4603      	mov	r3, r0
 800ea16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea18:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	3710      	adds	r7, #16
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}

0800ea22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ea22:	b580      	push	{r7, lr}
 800ea24:	b086      	sub	sp, #24
 800ea26:	af00      	add	r7, sp, #0
 800ea28:	60f8      	str	r0, [r7, #12]
 800ea2a:	607a      	str	r2, [r7, #4]
 800ea2c:	603b      	str	r3, [r7, #0]
 800ea2e:	460b      	mov	r3, r1
 800ea30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea32:	2300      	movs	r3, #0
 800ea34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea36:	2300      	movs	r3, #0
 800ea38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ea40:	7af9      	ldrb	r1, [r7, #11]
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	f7f8 ff7a 	bl	800793e <HAL_PCD_EP_Transmit>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea4e:	7dfb      	ldrb	r3, [r7, #23]
 800ea50:	4618      	mov	r0, r3
 800ea52:	f000 f853 	bl	800eafc <USBD_Get_USB_Status>
 800ea56:	4603      	mov	r3, r0
 800ea58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea5a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	3718      	adds	r7, #24
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bd80      	pop	{r7, pc}

0800ea64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	b086      	sub	sp, #24
 800ea68:	af00      	add	r7, sp, #0
 800ea6a:	60f8      	str	r0, [r7, #12]
 800ea6c:	607a      	str	r2, [r7, #4]
 800ea6e:	603b      	str	r3, [r7, #0]
 800ea70:	460b      	mov	r3, r1
 800ea72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea74:	2300      	movs	r3, #0
 800ea76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ea82:	7af9      	ldrb	r1, [r7, #11]
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	687a      	ldr	r2, [r7, #4]
 800ea88:	f7f8 fef6 	bl	8007878 <HAL_PCD_EP_Receive>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea90:	7dfb      	ldrb	r3, [r7, #23]
 800ea92:	4618      	mov	r0, r3
 800ea94:	f000 f832 	bl	800eafc <USBD_Get_USB_Status>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea9c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	3718      	adds	r7, #24
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd80      	pop	{r7, pc}

0800eaa6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eaa6:	b580      	push	{r7, lr}
 800eaa8:	b082      	sub	sp, #8
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	6078      	str	r0, [r7, #4]
 800eaae:	460b      	mov	r3, r1
 800eab0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eab8:	78fa      	ldrb	r2, [r7, #3]
 800eaba:	4611      	mov	r1, r2
 800eabc:	4618      	mov	r0, r3
 800eabe:	f7f8 ff26 	bl	800790e <HAL_PCD_EP_GetRxCount>
 800eac2:	4603      	mov	r3, r0
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3708      	adds	r7, #8
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}

0800eacc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800eacc:	b480      	push	{r7}
 800eace:	b083      	sub	sp, #12
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ead4:	4b03      	ldr	r3, [pc, #12]	; (800eae4 <USBD_static_malloc+0x18>)
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	370c      	adds	r7, #12
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr
 800eae2:	bf00      	nop
 800eae4:	200121d8 	.word	0x200121d8

0800eae8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800eae8:	b480      	push	{r7}
 800eaea:	b083      	sub	sp, #12
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]

}
 800eaf0:	bf00      	nop
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b085      	sub	sp, #20
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	4603      	mov	r3, r0
 800eb04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb06:	2300      	movs	r3, #0
 800eb08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800eb0a:	79fb      	ldrb	r3, [r7, #7]
 800eb0c:	2b03      	cmp	r3, #3
 800eb0e:	d817      	bhi.n	800eb40 <USBD_Get_USB_Status+0x44>
 800eb10:	a201      	add	r2, pc, #4	; (adr r2, 800eb18 <USBD_Get_USB_Status+0x1c>)
 800eb12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb16:	bf00      	nop
 800eb18:	0800eb29 	.word	0x0800eb29
 800eb1c:	0800eb2f 	.word	0x0800eb2f
 800eb20:	0800eb35 	.word	0x0800eb35
 800eb24:	0800eb3b 	.word	0x0800eb3b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	73fb      	strb	r3, [r7, #15]
    break;
 800eb2c:	e00b      	b.n	800eb46 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eb2e:	2303      	movs	r3, #3
 800eb30:	73fb      	strb	r3, [r7, #15]
    break;
 800eb32:	e008      	b.n	800eb46 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eb34:	2301      	movs	r3, #1
 800eb36:	73fb      	strb	r3, [r7, #15]
    break;
 800eb38:	e005      	b.n	800eb46 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eb3a:	2303      	movs	r3, #3
 800eb3c:	73fb      	strb	r3, [r7, #15]
    break;
 800eb3e:	e002      	b.n	800eb46 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eb40:	2303      	movs	r3, #3
 800eb42:	73fb      	strb	r3, [r7, #15]
    break;
 800eb44:	bf00      	nop
  }
  return usb_status;
 800eb46:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3714      	adds	r7, #20
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb52:	4770      	bx	lr

0800eb54 <arm_rfft_fast_init_f32>:
 800eb54:	084b      	lsrs	r3, r1, #1
 800eb56:	2b80      	cmp	r3, #128	; 0x80
 800eb58:	b410      	push	{r4}
 800eb5a:	8201      	strh	r1, [r0, #16]
 800eb5c:	8003      	strh	r3, [r0, #0]
 800eb5e:	d046      	beq.n	800ebee <arm_rfft_fast_init_f32+0x9a>
 800eb60:	d916      	bls.n	800eb90 <arm_rfft_fast_init_f32+0x3c>
 800eb62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb66:	d03c      	beq.n	800ebe2 <arm_rfft_fast_init_f32+0x8e>
 800eb68:	d928      	bls.n	800ebbc <arm_rfft_fast_init_f32+0x68>
 800eb6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb6e:	d01f      	beq.n	800ebb0 <arm_rfft_fast_init_f32+0x5c>
 800eb70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eb74:	d112      	bne.n	800eb9c <arm_rfft_fast_init_f32+0x48>
 800eb76:	4920      	ldr	r1, [pc, #128]	; (800ebf8 <arm_rfft_fast_init_f32+0xa4>)
 800eb78:	4a20      	ldr	r2, [pc, #128]	; (800ebfc <arm_rfft_fast_init_f32+0xa8>)
 800eb7a:	4b21      	ldr	r3, [pc, #132]	; (800ec00 <arm_rfft_fast_init_f32+0xac>)
 800eb7c:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800eb80:	8184      	strh	r4, [r0, #12]
 800eb82:	6081      	str	r1, [r0, #8]
 800eb84:	6042      	str	r2, [r0, #4]
 800eb86:	6143      	str	r3, [r0, #20]
 800eb88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb8c:	2000      	movs	r0, #0
 800eb8e:	4770      	bx	lr
 800eb90:	2b20      	cmp	r3, #32
 800eb92:	d01c      	beq.n	800ebce <arm_rfft_fast_init_f32+0x7a>
 800eb94:	2b40      	cmp	r3, #64	; 0x40
 800eb96:	d006      	beq.n	800eba6 <arm_rfft_fast_init_f32+0x52>
 800eb98:	2b10      	cmp	r3, #16
 800eb9a:	d01d      	beq.n	800ebd8 <arm_rfft_fast_init_f32+0x84>
 800eb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eba4:	4770      	bx	lr
 800eba6:	2438      	movs	r4, #56	; 0x38
 800eba8:	4916      	ldr	r1, [pc, #88]	; (800ec04 <arm_rfft_fast_init_f32+0xb0>)
 800ebaa:	4a17      	ldr	r2, [pc, #92]	; (800ec08 <arm_rfft_fast_init_f32+0xb4>)
 800ebac:	4b17      	ldr	r3, [pc, #92]	; (800ec0c <arm_rfft_fast_init_f32+0xb8>)
 800ebae:	e7e7      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebb0:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800ebb4:	4916      	ldr	r1, [pc, #88]	; (800ec10 <arm_rfft_fast_init_f32+0xbc>)
 800ebb6:	4a17      	ldr	r2, [pc, #92]	; (800ec14 <arm_rfft_fast_init_f32+0xc0>)
 800ebb8:	4b17      	ldr	r3, [pc, #92]	; (800ec18 <arm_rfft_fast_init_f32+0xc4>)
 800ebba:	e7e1      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ebc0:	d1ec      	bne.n	800eb9c <arm_rfft_fast_init_f32+0x48>
 800ebc2:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800ebc6:	4915      	ldr	r1, [pc, #84]	; (800ec1c <arm_rfft_fast_init_f32+0xc8>)
 800ebc8:	4a15      	ldr	r2, [pc, #84]	; (800ec20 <arm_rfft_fast_init_f32+0xcc>)
 800ebca:	4b16      	ldr	r3, [pc, #88]	; (800ec24 <arm_rfft_fast_init_f32+0xd0>)
 800ebcc:	e7d8      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebce:	2430      	movs	r4, #48	; 0x30
 800ebd0:	4915      	ldr	r1, [pc, #84]	; (800ec28 <arm_rfft_fast_init_f32+0xd4>)
 800ebd2:	4a16      	ldr	r2, [pc, #88]	; (800ec2c <arm_rfft_fast_init_f32+0xd8>)
 800ebd4:	4b16      	ldr	r3, [pc, #88]	; (800ec30 <arm_rfft_fast_init_f32+0xdc>)
 800ebd6:	e7d3      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebd8:	2414      	movs	r4, #20
 800ebda:	4916      	ldr	r1, [pc, #88]	; (800ec34 <arm_rfft_fast_init_f32+0xe0>)
 800ebdc:	4a16      	ldr	r2, [pc, #88]	; (800ec38 <arm_rfft_fast_init_f32+0xe4>)
 800ebde:	4b17      	ldr	r3, [pc, #92]	; (800ec3c <arm_rfft_fast_init_f32+0xe8>)
 800ebe0:	e7ce      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebe2:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800ebe6:	4916      	ldr	r1, [pc, #88]	; (800ec40 <arm_rfft_fast_init_f32+0xec>)
 800ebe8:	4a16      	ldr	r2, [pc, #88]	; (800ec44 <arm_rfft_fast_init_f32+0xf0>)
 800ebea:	4b17      	ldr	r3, [pc, #92]	; (800ec48 <arm_rfft_fast_init_f32+0xf4>)
 800ebec:	e7c8      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebee:	24d0      	movs	r4, #208	; 0xd0
 800ebf0:	4916      	ldr	r1, [pc, #88]	; (800ec4c <arm_rfft_fast_init_f32+0xf8>)
 800ebf2:	4a17      	ldr	r2, [pc, #92]	; (800ec50 <arm_rfft_fast_init_f32+0xfc>)
 800ebf4:	4b17      	ldr	r3, [pc, #92]	; (800ec54 <arm_rfft_fast_init_f32+0x100>)
 800ebf6:	e7c3      	b.n	800eb80 <arm_rfft_fast_init_f32+0x2c>
 800ebf8:	080219dc 	.word	0x080219dc
 800ebfc:	08012bd4 	.word	0x08012bd4
 800ec00:	08018d44 	.word	0x08018d44
 800ec04:	08016cd4 	.word	0x08016cd4
 800ec08:	0802379c 	.word	0x0802379c
 800ec0c:	08025c8c 	.word	0x08025c8c
 800ec10:	0801f6c4 	.word	0x0801f6c4
 800ec14:	0801d5c4 	.word	0x0801d5c4
 800ec18:	08016d44 	.word	0x08016d44
 800ec1c:	0802591c 	.word	0x0802591c
 800ec20:	0801cd44 	.word	0x0801cd44
 800ec24:	0802399c 	.word	0x0802399c
 800ec28:	0802057c 	.word	0x0802057c
 800ec2c:	0801f5c4 	.word	0x0801f5c4
 800ec30:	08016bd4 	.word	0x08016bd4
 800ec34:	080204d4 	.word	0x080204d4
 800ec38:	0801d544 	.word	0x0801d544
 800ec3c:	080204fc 	.word	0x080204fc
 800ec40:	0802419c 	.word	0x0802419c
 800ec44:	080209dc 	.word	0x080209dc
 800ec48:	0802451c 	.word	0x0802451c
 800ec4c:	08025e8c 	.word	0x08025e8c
 800ec50:	080205dc 	.word	0x080205dc
 800ec54:	0802551c 	.word	0x0802551c

0800ec58 <arm_rfft_fast_f32>:
 800ec58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec5c:	8a06      	ldrh	r6, [r0, #16]
 800ec5e:	0876      	lsrs	r6, r6, #1
 800ec60:	4607      	mov	r7, r0
 800ec62:	4615      	mov	r5, r2
 800ec64:	8006      	strh	r6, [r0, #0]
 800ec66:	460c      	mov	r4, r1
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d15c      	bne.n	800ed26 <arm_rfft_fast_f32+0xce>
 800ec6c:	461a      	mov	r2, r3
 800ec6e:	2301      	movs	r3, #1
 800ec70:	f000 fbe4 	bl	800f43c <arm_cfft_f32>
 800ec74:	edd4 7a00 	vldr	s15, [r4]
 800ec78:	ed94 7a01 	vldr	s14, [r4, #4]
 800ec7c:	883e      	ldrh	r6, [r7, #0]
 800ec7e:	6978      	ldr	r0, [r7, #20]
 800ec80:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ec84:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ec88:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 800ec8c:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ec90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec94:	3e01      	subs	r6, #1
 800ec96:	ee26 7a83 	vmul.f32	s14, s13, s6
 800ec9a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ec9e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800eca2:	ed85 7a00 	vstr	s14, [r5]
 800eca6:	edc5 7a01 	vstr	s15, [r5, #4]
 800ecaa:	3010      	adds	r0, #16
 800ecac:	f105 0210 	add.w	r2, r5, #16
 800ecb0:	3b08      	subs	r3, #8
 800ecb2:	f104 0110 	add.w	r1, r4, #16
 800ecb6:	ed93 7a02 	vldr	s14, [r3, #8]
 800ecba:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ecbe:	ed10 6a02 	vldr	s12, [r0, #-8]
 800ecc2:	edd3 3a03 	vldr	s7, [r3, #12]
 800ecc6:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ecca:	ed50 5a01 	vldr	s11, [r0, #-4]
 800ecce:	ee77 7a66 	vsub.f32	s15, s14, s13
 800ecd2:	ee77 4a26 	vadd.f32	s9, s14, s13
 800ecd6:	ee33 4a85 	vadd.f32	s8, s7, s10
 800ecda:	ee66 6a27 	vmul.f32	s13, s12, s15
 800ecde:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ece2:	ee35 5a63 	vsub.f32	s10, s10, s7
 800ece6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800ecea:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ecee:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ecf2:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ecf6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ecfa:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800ecfe:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ed02:	ee27 7a03 	vmul.f32	s14, s14, s6
 800ed06:	3e01      	subs	r6, #1
 800ed08:	ed02 7a02 	vstr	s14, [r2, #-8]
 800ed0c:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ed10:	f1a3 0308 	sub.w	r3, r3, #8
 800ed14:	f101 0108 	add.w	r1, r1, #8
 800ed18:	f100 0008 	add.w	r0, r0, #8
 800ed1c:	f102 0208 	add.w	r2, r2, #8
 800ed20:	d1c9      	bne.n	800ecb6 <arm_rfft_fast_f32+0x5e>
 800ed22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed26:	edd1 7a00 	vldr	s15, [r1]
 800ed2a:	edd1 6a01 	vldr	s13, [r1, #4]
 800ed2e:	6941      	ldr	r1, [r0, #20]
 800ed30:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed34:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ed38:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800ed3c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ed40:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ed44:	3e01      	subs	r6, #1
 800ed46:	ed82 7a00 	vstr	s14, [r2]
 800ed4a:	edc2 7a01 	vstr	s15, [r2, #4]
 800ed4e:	00f0      	lsls	r0, r6, #3
 800ed50:	b3ee      	cbz	r6, 800edce <arm_rfft_fast_f32+0x176>
 800ed52:	3808      	subs	r0, #8
 800ed54:	f101 0e10 	add.w	lr, r1, #16
 800ed58:	4420      	add	r0, r4
 800ed5a:	f104 0110 	add.w	r1, r4, #16
 800ed5e:	f102 0c10 	add.w	ip, r2, #16
 800ed62:	ed90 7a02 	vldr	s14, [r0, #8]
 800ed66:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ed6a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800ed6e:	ed90 4a03 	vldr	s8, [r0, #12]
 800ed72:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ed76:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800ed7a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ed7e:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ed82:	ee26 3a27 	vmul.f32	s6, s12, s15
 800ed86:	ee77 6a26 	vadd.f32	s13, s14, s13
 800ed8a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ed8e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ed92:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ed96:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ed9a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ed9e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800eda2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800eda6:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800edaa:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800edae:	ee27 7a23 	vmul.f32	s14, s14, s7
 800edb2:	3e01      	subs	r6, #1
 800edb4:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800edb8:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800edbc:	f1a0 0008 	sub.w	r0, r0, #8
 800edc0:	f101 0108 	add.w	r1, r1, #8
 800edc4:	f10e 0e08 	add.w	lr, lr, #8
 800edc8:	f10c 0c08 	add.w	ip, ip, #8
 800edcc:	d1c9      	bne.n	800ed62 <arm_rfft_fast_f32+0x10a>
 800edce:	461a      	mov	r2, r3
 800edd0:	4629      	mov	r1, r5
 800edd2:	4638      	mov	r0, r7
 800edd4:	2301      	movs	r3, #1
 800edd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800edda:	f000 bb2f 	b.w	800f43c <arm_cfft_f32>
 800edde:	bf00      	nop

0800ede0 <arm_cfft_radix8by2_f32>:
 800ede0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ede4:	ed2d 8b08 	vpush	{d8-d11}
 800ede8:	4607      	mov	r7, r0
 800edea:	4608      	mov	r0, r1
 800edec:	f8b7 e000 	ldrh.w	lr, [r7]
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800edf6:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800edfa:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800edfe:	f000 80b0 	beq.w	800ef62 <arm_cfft_radix8by2_f32+0x182>
 800ee02:	008b      	lsls	r3, r1, #2
 800ee04:	3310      	adds	r3, #16
 800ee06:	18c6      	adds	r6, r0, r3
 800ee08:	3210      	adds	r2, #16
 800ee0a:	4443      	add	r3, r8
 800ee0c:	f100 0510 	add.w	r5, r0, #16
 800ee10:	f108 0410 	add.w	r4, r8, #16
 800ee14:	ed54 1a04 	vldr	s3, [r4, #-16]
 800ee18:	ed54 6a03 	vldr	s13, [r4, #-12]
 800ee1c:	ed13 4a04 	vldr	s8, [r3, #-16]
 800ee20:	ed53 3a03 	vldr	s7, [r3, #-12]
 800ee24:	ed53 5a02 	vldr	s11, [r3, #-8]
 800ee28:	ed13 5a01 	vldr	s10, [r3, #-4]
 800ee2c:	ed14 0a02 	vldr	s0, [r4, #-8]
 800ee30:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ee34:	ed16 2a04 	vldr	s4, [r6, #-16]
 800ee38:	ed56 2a03 	vldr	s5, [r6, #-12]
 800ee3c:	ed15 6a03 	vldr	s12, [r5, #-12]
 800ee40:	ed15 7a01 	vldr	s14, [r5, #-4]
 800ee44:	ed15 3a04 	vldr	s6, [r5, #-16]
 800ee48:	ed56 0a02 	vldr	s1, [r6, #-8]
 800ee4c:	ed16 1a01 	vldr	s2, [r6, #-4]
 800ee50:	ed55 4a02 	vldr	s9, [r5, #-8]
 800ee54:	ee73 ba21 	vadd.f32	s23, s6, s3
 800ee58:	ee36 ba26 	vadd.f32	s22, s12, s13
 800ee5c:	ee37 aa27 	vadd.f32	s20, s14, s15
 800ee60:	ee72 9a04 	vadd.f32	s19, s4, s8
 800ee64:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800ee68:	ee31 8a05 	vadd.f32	s16, s2, s10
 800ee6c:	ee74 aa80 	vadd.f32	s21, s9, s0
 800ee70:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800ee74:	ed45 ba04 	vstr	s23, [r5, #-16]
 800ee78:	ed05 ba03 	vstr	s22, [r5, #-12]
 800ee7c:	ed45 aa02 	vstr	s21, [r5, #-8]
 800ee80:	ed05 aa01 	vstr	s20, [r5, #-4]
 800ee84:	ed06 8a01 	vstr	s16, [r6, #-4]
 800ee88:	ed46 9a04 	vstr	s19, [r6, #-16]
 800ee8c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800ee90:	ed46 8a02 	vstr	s17, [r6, #-8]
 800ee94:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ee98:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800ee9c:	ed12 6a03 	vldr	s12, [r2, #-12]
 800eea0:	ed52 2a04 	vldr	s5, [r2, #-16]
 800eea4:	ee33 3a61 	vsub.f32	s6, s6, s3
 800eea8:	ee34 4a42 	vsub.f32	s8, s8, s4
 800eeac:	ee26 8a86 	vmul.f32	s16, s13, s12
 800eeb0:	ee24 2a06 	vmul.f32	s4, s8, s12
 800eeb4:	ee63 1a22 	vmul.f32	s3, s6, s5
 800eeb8:	ee24 4a22 	vmul.f32	s8, s8, s5
 800eebc:	ee23 3a06 	vmul.f32	s6, s6, s12
 800eec0:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800eec4:	ee23 6a86 	vmul.f32	s12, s7, s12
 800eec8:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800eecc:	ee36 6a04 	vadd.f32	s12, s12, s8
 800eed0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800eed4:	ee72 3a63 	vsub.f32	s7, s4, s7
 800eed8:	ee71 2a88 	vadd.f32	s5, s3, s16
 800eedc:	ed44 6a03 	vstr	s13, [r4, #-12]
 800eee0:	ed44 2a04 	vstr	s5, [r4, #-16]
 800eee4:	ed43 3a04 	vstr	s7, [r3, #-16]
 800eee8:	ed03 6a03 	vstr	s12, [r3, #-12]
 800eeec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eef0:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800eef4:	ed12 7a01 	vldr	s14, [r2, #-4]
 800eef8:	ed52 5a02 	vldr	s11, [r2, #-8]
 800eefc:	ee35 6a41 	vsub.f32	s12, s10, s2
 800ef00:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800ef04:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ef08:	ee26 5a87 	vmul.f32	s10, s13, s14
 800ef0c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800ef10:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ef14:	ee64 4a87 	vmul.f32	s9, s9, s14
 800ef18:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ef1c:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ef20:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ef24:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ef28:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ef2c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ef30:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ef34:	f1be 0e01 	subs.w	lr, lr, #1
 800ef38:	ed44 5a02 	vstr	s11, [r4, #-8]
 800ef3c:	f105 0510 	add.w	r5, r5, #16
 800ef40:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ef44:	f106 0610 	add.w	r6, r6, #16
 800ef48:	ed03 6a02 	vstr	s12, [r3, #-8]
 800ef4c:	ed03 7a01 	vstr	s14, [r3, #-4]
 800ef50:	f102 0210 	add.w	r2, r2, #16
 800ef54:	f104 0410 	add.w	r4, r4, #16
 800ef58:	f103 0310 	add.w	r3, r3, #16
 800ef5c:	f47f af5a 	bne.w	800ee14 <arm_cfft_radix8by2_f32+0x34>
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	b28c      	uxth	r4, r1
 800ef64:	4621      	mov	r1, r4
 800ef66:	2302      	movs	r3, #2
 800ef68:	f000 fae2 	bl	800f530 <arm_radix8_butterfly_f32>
 800ef6c:	ecbd 8b08 	vpop	{d8-d11}
 800ef70:	4621      	mov	r1, r4
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	4640      	mov	r0, r8
 800ef76:	2302      	movs	r3, #2
 800ef78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef7c:	f000 bad8 	b.w	800f530 <arm_radix8_butterfly_f32>

0800ef80 <arm_cfft_radix8by4_f32>:
 800ef80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef84:	ed2d 8b0a 	vpush	{d8-d12}
 800ef88:	8802      	ldrh	r2, [r0, #0]
 800ef8a:	ed91 6a00 	vldr	s12, [r1]
 800ef8e:	b08f      	sub	sp, #60	; 0x3c
 800ef90:	460f      	mov	r7, r1
 800ef92:	0852      	lsrs	r2, r2, #1
 800ef94:	6841      	ldr	r1, [r0, #4]
 800ef96:	900c      	str	r0, [sp, #48]	; 0x30
 800ef98:	0093      	lsls	r3, r2, #2
 800ef9a:	4638      	mov	r0, r7
 800ef9c:	4418      	add	r0, r3
 800ef9e:	4606      	mov	r6, r0
 800efa0:	9009      	str	r0, [sp, #36]	; 0x24
 800efa2:	4418      	add	r0, r3
 800efa4:	edd0 6a00 	vldr	s13, [r0]
 800efa8:	ed96 4a00 	vldr	s8, [r6]
 800efac:	edd6 2a01 	vldr	s5, [r6, #4]
 800efb0:	edd0 7a01 	vldr	s15, [r0, #4]
 800efb4:	900a      	str	r0, [sp, #40]	; 0x28
 800efb6:	ee76 5a26 	vadd.f32	s11, s12, s13
 800efba:	4604      	mov	r4, r0
 800efbc:	4625      	mov	r5, r4
 800efbe:	441c      	add	r4, r3
 800efc0:	edd4 4a00 	vldr	s9, [r4]
 800efc4:	ed97 7a01 	vldr	s14, [r7, #4]
 800efc8:	ed94 3a01 	vldr	s6, [r4, #4]
 800efcc:	9401      	str	r4, [sp, #4]
 800efce:	ee35 5a84 	vadd.f32	s10, s11, s8
 800efd2:	4630      	mov	r0, r6
 800efd4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800efd8:	463e      	mov	r6, r7
 800efda:	ee15 ea10 	vmov	lr, s10
 800efde:	ee76 6a66 	vsub.f32	s13, s12, s13
 800efe2:	f846 eb08 	str.w	lr, [r6], #8
 800efe6:	ee37 6a27 	vadd.f32	s12, s14, s15
 800efea:	ed90 5a01 	vldr	s10, [r0, #4]
 800efee:	9605      	str	r6, [sp, #20]
 800eff0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eff4:	9e01      	ldr	r6, [sp, #4]
 800eff6:	9707      	str	r7, [sp, #28]
 800eff8:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800effc:	ed96 2a01 	vldr	s4, [r6, #4]
 800f000:	ee36 7a05 	vadd.f32	s14, s12, s10
 800f004:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800f008:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800f00c:	ee77 7a84 	vadd.f32	s15, s15, s8
 800f010:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800f014:	4604      	mov	r4, r0
 800f016:	46a3      	mov	fp, r4
 800f018:	ee37 7a02 	vadd.f32	s14, s14, s4
 800f01c:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f020:	ee14 8a10 	vmov	r8, s8
 800f024:	46a4      	mov	ip, r4
 800f026:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800f02a:	ed87 7a01 	vstr	s14, [r7, #4]
 800f02e:	f84b 8b08 	str.w	r8, [fp], #8
 800f032:	f1ac 0704 	sub.w	r7, ip, #4
 800f036:	ed8c 5a01 	vstr	s10, [ip, #4]
 800f03a:	f101 0c08 	add.w	ip, r1, #8
 800f03e:	462c      	mov	r4, r5
 800f040:	f8cd c010 	str.w	ip, [sp, #16]
 800f044:	ee15 ca90 	vmov	ip, s11
 800f048:	ee36 6a62 	vsub.f32	s12, s12, s5
 800f04c:	f844 cb08 	str.w	ip, [r4], #8
 800f050:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800f054:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f058:	9406      	str	r4, [sp, #24]
 800f05a:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f05e:	f101 0410 	add.w	r4, r1, #16
 800f062:	0852      	lsrs	r2, r2, #1
 800f064:	9402      	str	r4, [sp, #8]
 800f066:	ed85 6a01 	vstr	s12, [r5, #4]
 800f06a:	462c      	mov	r4, r5
 800f06c:	f101 0518 	add.w	r5, r1, #24
 800f070:	920b      	str	r2, [sp, #44]	; 0x2c
 800f072:	46b2      	mov	sl, r6
 800f074:	9503      	str	r5, [sp, #12]
 800f076:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f07a:	3a02      	subs	r2, #2
 800f07c:	ee16 5a90 	vmov	r5, s13
 800f080:	46b6      	mov	lr, r6
 800f082:	4630      	mov	r0, r6
 800f084:	0852      	lsrs	r2, r2, #1
 800f086:	f84a 5b08 	str.w	r5, [sl], #8
 800f08a:	f1a0 0604 	sub.w	r6, r0, #4
 800f08e:	edce 7a01 	vstr	s15, [lr, #4]
 800f092:	9208      	str	r2, [sp, #32]
 800f094:	f000 8130 	beq.w	800f2f8 <arm_cfft_radix8by4_f32+0x378>
 800f098:	4691      	mov	r9, r2
 800f09a:	9a07      	ldr	r2, [sp, #28]
 800f09c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f0a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f0a4:	3b08      	subs	r3, #8
 800f0a6:	f102 0510 	add.w	r5, r2, #16
 800f0aa:	f101 0c20 	add.w	ip, r1, #32
 800f0ae:	f1a4 020c 	sub.w	r2, r4, #12
 800f0b2:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800f0b6:	4433      	add	r3, r6
 800f0b8:	3410      	adds	r4, #16
 800f0ba:	4650      	mov	r0, sl
 800f0bc:	4659      	mov	r1, fp
 800f0be:	ed55 3a02 	vldr	s7, [r5, #-8]
 800f0c2:	ed14 5a02 	vldr	s10, [r4, #-8]
 800f0c6:	ed91 7a00 	vldr	s14, [r1]
 800f0ca:	edd0 7a00 	vldr	s15, [r0]
 800f0ce:	ed54 5a01 	vldr	s11, [r4, #-4]
 800f0d2:	ed15 4a01 	vldr	s8, [r5, #-4]
 800f0d6:	edd0 6a01 	vldr	s13, [r0, #4]
 800f0da:	ed91 6a01 	vldr	s12, [r1, #4]
 800f0de:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f0e2:	ee34 0a25 	vadd.f32	s0, s8, s11
 800f0e6:	ee78 4a07 	vadd.f32	s9, s16, s14
 800f0ea:	ee74 5a65 	vsub.f32	s11, s8, s11
 800f0ee:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800f0f2:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800f0f6:	ed45 4a02 	vstr	s9, [r5, #-8]
 800f0fa:	edd1 4a01 	vldr	s9, [r1, #4]
 800f0fe:	ed90 4a01 	vldr	s8, [r0, #4]
 800f102:	ee70 4a24 	vadd.f32	s9, s0, s9
 800f106:	ee75 aa06 	vadd.f32	s21, s10, s12
 800f10a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f10e:	ee35 aac7 	vsub.f32	s20, s11, s14
 800f112:	ed45 4a01 	vstr	s9, [r5, #-4]
 800f116:	edd6 1a00 	vldr	s3, [r6]
 800f11a:	edd7 0a00 	vldr	s1, [r7]
 800f11e:	ed92 4a02 	vldr	s8, [r2, #8]
 800f122:	edd3 3a02 	vldr	s7, [r3, #8]
 800f126:	ed93 2a01 	vldr	s4, [r3, #4]
 800f12a:	ed16 1a01 	vldr	s2, [r6, #-4]
 800f12e:	edd2 2a01 	vldr	s5, [r2, #4]
 800f132:	ed57 9a01 	vldr	s19, [r7, #-4]
 800f136:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800f13a:	ee39 3a81 	vadd.f32	s6, s19, s2
 800f13e:	ee74 8a84 	vadd.f32	s17, s9, s8
 800f142:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800f146:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800f14a:	ee7a aae6 	vsub.f32	s21, s21, s13
 800f14e:	ee18 aa90 	vmov	sl, s17
 800f152:	f847 a908 	str.w	sl, [r7], #-8
 800f156:	edd2 8a01 	vldr	s17, [r2, #4]
 800f15a:	ed93 9a01 	vldr	s18, [r3, #4]
 800f15e:	ee73 8a28 	vadd.f32	s17, s6, s17
 800f162:	ee3a aa27 	vadd.f32	s20, s20, s15
 800f166:	ee78 8a89 	vadd.f32	s17, s17, s18
 800f16a:	ee74 0a63 	vsub.f32	s1, s8, s7
 800f16e:	edc7 8a01 	vstr	s17, [r7, #4]
 800f172:	ed18 ba02 	vldr	s22, [r8, #-8]
 800f176:	ed58 8a01 	vldr	s17, [r8, #-4]
 800f17a:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800f17e:	ee6a ba28 	vmul.f32	s23, s20, s17
 800f182:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800f186:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800f18a:	ee31 9a20 	vadd.f32	s18, s2, s1
 800f18e:	ee79 9a82 	vadd.f32	s19, s19, s4
 800f192:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800f196:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800f19a:	ee69 baa8 	vmul.f32	s23, s19, s17
 800f19e:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800f1a2:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800f1a6:	ee69 8a28 	vmul.f32	s17, s18, s17
 800f1aa:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800f1ae:	ee1c aa10 	vmov	sl, s24
 800f1b2:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800f1b6:	f841 ab08 	str.w	sl, [r1], #8
 800f1ba:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800f1be:	ee3b bacb 	vsub.f32	s22, s23, s22
 800f1c2:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800f1c6:	ee33 3a62 	vsub.f32	s6, s6, s5
 800f1ca:	ed01 aa01 	vstr	s20, [r1, #-4]
 800f1ce:	edc2 8a01 	vstr	s17, [r2, #4]
 800f1d2:	ed82 ba02 	vstr	s22, [r2, #8]
 800f1d6:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800f1da:	ee74 3a63 	vsub.f32	s7, s8, s7
 800f1de:	ee38 8a47 	vsub.f32	s16, s16, s14
 800f1e2:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800f1e6:	ee30 0a46 	vsub.f32	s0, s0, s12
 800f1ea:	ee33 3a42 	vsub.f32	s6, s6, s4
 800f1ee:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f1f2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800f1f6:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800f1fa:	ee63 8a04 	vmul.f32	s17, s6, s8
 800f1fe:	ee28 aa24 	vmul.f32	s20, s16, s9
 800f202:	ee60 9a04 	vmul.f32	s19, s0, s8
 800f206:	ee28 8a04 	vmul.f32	s16, s16, s8
 800f20a:	ee20 0a24 	vmul.f32	s0, s0, s9
 800f20e:	ee63 3a84 	vmul.f32	s7, s7, s8
 800f212:	ee39 4a68 	vsub.f32	s8, s18, s17
 800f216:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800f21a:	ee14 aa10 	vmov	sl, s8
 800f21e:	ee30 0a48 	vsub.f32	s0, s0, s16
 800f222:	ee63 4a24 	vmul.f32	s9, s6, s9
 800f226:	ed44 9a02 	vstr	s19, [r4, #-8]
 800f22a:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800f22e:	ed04 0a01 	vstr	s0, [r4, #-4]
 800f232:	f846 a908 	str.w	sl, [r6], #-8
 800f236:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f23a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800f23e:	edc6 3a01 	vstr	s7, [r6, #4]
 800f242:	ee76 6a26 	vadd.f32	s13, s12, s13
 800f246:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f24a:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800f24e:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800f252:	ee67 5a86 	vmul.f32	s11, s15, s12
 800f256:	ee26 5a87 	vmul.f32	s10, s13, s14
 800f25a:	ee72 2a62 	vsub.f32	s5, s4, s5
 800f25e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f262:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800f266:	ee75 5a25 	vadd.f32	s11, s10, s11
 800f26a:	ee62 0a86 	vmul.f32	s1, s5, s12
 800f26e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f272:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f276:	ee21 6a06 	vmul.f32	s12, s2, s12
 800f27a:	ee62 2a87 	vmul.f32	s5, s5, s14
 800f27e:	ee21 1a07 	vmul.f32	s2, s2, s14
 800f282:	ee15 aa90 	vmov	sl, s11
 800f286:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f28a:	f840 ab08 	str.w	sl, [r0], #8
 800f28e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f292:	ee76 2a22 	vadd.f32	s5, s12, s5
 800f296:	f1b9 0901 	subs.w	r9, r9, #1
 800f29a:	ed40 7a01 	vstr	s15, [r0, #-4]
 800f29e:	f105 0508 	add.w	r5, r5, #8
 800f2a2:	ed83 1a02 	vstr	s2, [r3, #8]
 800f2a6:	edc3 2a01 	vstr	s5, [r3, #4]
 800f2aa:	f108 0808 	add.w	r8, r8, #8
 800f2ae:	f1a2 0208 	sub.w	r2, r2, #8
 800f2b2:	f10c 0c10 	add.w	ip, ip, #16
 800f2b6:	f104 0408 	add.w	r4, r4, #8
 800f2ba:	f10e 0e18 	add.w	lr, lr, #24
 800f2be:	f1a3 0308 	sub.w	r3, r3, #8
 800f2c2:	f47f aefc 	bne.w	800f0be <arm_cfft_radix8by4_f32+0x13e>
 800f2c6:	9908      	ldr	r1, [sp, #32]
 800f2c8:	9802      	ldr	r0, [sp, #8]
 800f2ca:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800f2ce:	00cb      	lsls	r3, r1, #3
 800f2d0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800f2d4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800f2d8:	9102      	str	r1, [sp, #8]
 800f2da:	9905      	ldr	r1, [sp, #20]
 800f2dc:	4419      	add	r1, r3
 800f2de:	9105      	str	r1, [sp, #20]
 800f2e0:	9904      	ldr	r1, [sp, #16]
 800f2e2:	4419      	add	r1, r3
 800f2e4:	9104      	str	r1, [sp, #16]
 800f2e6:	9906      	ldr	r1, [sp, #24]
 800f2e8:	449b      	add	fp, r3
 800f2ea:	4419      	add	r1, r3
 800f2ec:	449a      	add	sl, r3
 800f2ee:	9b03      	ldr	r3, [sp, #12]
 800f2f0:	9106      	str	r1, [sp, #24]
 800f2f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2f6:	9303      	str	r3, [sp, #12]
 800f2f8:	9a05      	ldr	r2, [sp, #20]
 800f2fa:	9806      	ldr	r0, [sp, #24]
 800f2fc:	ed92 4a00 	vldr	s8, [r2]
 800f300:	ed90 7a00 	vldr	s14, [r0]
 800f304:	ed9b 3a00 	vldr	s6, [fp]
 800f308:	edda 3a00 	vldr	s7, [sl]
 800f30c:	edd2 4a01 	vldr	s9, [r2, #4]
 800f310:	edd0 6a01 	vldr	s13, [r0, #4]
 800f314:	ed9a 2a01 	vldr	s4, [sl, #4]
 800f318:	eddb 7a01 	vldr	s15, [fp, #4]
 800f31c:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800f320:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f322:	ee34 6a07 	vadd.f32	s12, s8, s14
 800f326:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800f32a:	ee36 5a03 	vadd.f32	s10, s12, s6
 800f32e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800f332:	ee35 5a23 	vadd.f32	s10, s10, s7
 800f336:	ee34 7a47 	vsub.f32	s14, s8, s14
 800f33a:	ed82 5a00 	vstr	s10, [r2]
 800f33e:	ed9b 5a01 	vldr	s10, [fp, #4]
 800f342:	edda 4a01 	vldr	s9, [sl, #4]
 800f346:	ee35 5a85 	vadd.f32	s10, s11, s10
 800f34a:	ee37 4a27 	vadd.f32	s8, s14, s15
 800f34e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f352:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800f356:	ed82 5a01 	vstr	s10, [r2, #4]
 800f35a:	9a04      	ldr	r2, [sp, #16]
 800f35c:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800f360:	edd2 1a00 	vldr	s3, [r2]
 800f364:	edd2 2a01 	vldr	s5, [r2, #4]
 800f368:	9a02      	ldr	r2, [sp, #8]
 800f36a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800f36e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f372:	ee64 4a21 	vmul.f32	s9, s8, s3
 800f376:	ee24 4a22 	vmul.f32	s8, s8, s5
 800f37a:	ee65 2a22 	vmul.f32	s5, s10, s5
 800f37e:	ee25 5a21 	vmul.f32	s10, s10, s3
 800f382:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800f386:	ee35 5a44 	vsub.f32	s10, s10, s8
 800f38a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800f38e:	edcb 2a00 	vstr	s5, [fp]
 800f392:	ed8b 5a01 	vstr	s10, [fp, #4]
 800f396:	ed92 4a01 	vldr	s8, [r2, #4]
 800f39a:	ed92 5a00 	vldr	s10, [r2]
 800f39e:	9a03      	ldr	r2, [sp, #12]
 800f3a0:	ee36 6a63 	vsub.f32	s12, s12, s7
 800f3a4:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800f3a8:	ee66 4a05 	vmul.f32	s9, s12, s10
 800f3ac:	ee25 5a85 	vmul.f32	s10, s11, s10
 800f3b0:	ee26 6a04 	vmul.f32	s12, s12, s8
 800f3b4:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f3b8:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f3bc:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800f3c0:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f3c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f3c8:	ed80 6a01 	vstr	s12, [r0, #4]
 800f3cc:	edc0 5a00 	vstr	s11, [r0]
 800f3d0:	edd2 5a01 	vldr	s11, [r2, #4]
 800f3d4:	9807      	ldr	r0, [sp, #28]
 800f3d6:	ee77 7a02 	vadd.f32	s15, s14, s4
 800f3da:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800f3de:	edd2 6a00 	vldr	s13, [r2]
 800f3e2:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800f3e6:	ee67 6a26 	vmul.f32	s13, s14, s13
 800f3ea:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f3ee:	ee27 7a25 	vmul.f32	s14, s14, s11
 800f3f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f3f6:	ee36 7a07 	vadd.f32	s14, s12, s14
 800f3fa:	edca 7a01 	vstr	s15, [sl, #4]
 800f3fe:	ed8a 7a00 	vstr	s14, [sl]
 800f402:	6872      	ldr	r2, [r6, #4]
 800f404:	4621      	mov	r1, r4
 800f406:	2304      	movs	r3, #4
 800f408:	f000 f892 	bl	800f530 <arm_radix8_butterfly_f32>
 800f40c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f40e:	6872      	ldr	r2, [r6, #4]
 800f410:	4621      	mov	r1, r4
 800f412:	2304      	movs	r3, #4
 800f414:	f000 f88c 	bl	800f530 <arm_radix8_butterfly_f32>
 800f418:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f41a:	6872      	ldr	r2, [r6, #4]
 800f41c:	4621      	mov	r1, r4
 800f41e:	2304      	movs	r3, #4
 800f420:	f000 f886 	bl	800f530 <arm_radix8_butterfly_f32>
 800f424:	6872      	ldr	r2, [r6, #4]
 800f426:	9801      	ldr	r0, [sp, #4]
 800f428:	4621      	mov	r1, r4
 800f42a:	2304      	movs	r3, #4
 800f42c:	b00f      	add	sp, #60	; 0x3c
 800f42e:	ecbd 8b0a 	vpop	{d8-d12}
 800f432:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f436:	f000 b87b 	b.w	800f530 <arm_radix8_butterfly_f32>
 800f43a:	bf00      	nop

0800f43c <arm_cfft_f32>:
 800f43c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f440:	2a01      	cmp	r2, #1
 800f442:	4606      	mov	r6, r0
 800f444:	4617      	mov	r7, r2
 800f446:	460c      	mov	r4, r1
 800f448:	4698      	mov	r8, r3
 800f44a:	8805      	ldrh	r5, [r0, #0]
 800f44c:	d054      	beq.n	800f4f8 <arm_cfft_f32+0xbc>
 800f44e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f452:	d04c      	beq.n	800f4ee <arm_cfft_f32+0xb2>
 800f454:	d916      	bls.n	800f484 <arm_cfft_f32+0x48>
 800f456:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800f45a:	d01a      	beq.n	800f492 <arm_cfft_f32+0x56>
 800f45c:	d95c      	bls.n	800f518 <arm_cfft_f32+0xdc>
 800f45e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800f462:	d044      	beq.n	800f4ee <arm_cfft_f32+0xb2>
 800f464:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800f468:	d105      	bne.n	800f476 <arm_cfft_f32+0x3a>
 800f46a:	2301      	movs	r3, #1
 800f46c:	6872      	ldr	r2, [r6, #4]
 800f46e:	4629      	mov	r1, r5
 800f470:	4620      	mov	r0, r4
 800f472:	f000 f85d 	bl	800f530 <arm_radix8_butterfly_f32>
 800f476:	f1b8 0f00 	cmp.w	r8, #0
 800f47a:	d111      	bne.n	800f4a0 <arm_cfft_f32+0x64>
 800f47c:	2f01      	cmp	r7, #1
 800f47e:	d016      	beq.n	800f4ae <arm_cfft_f32+0x72>
 800f480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f484:	2d20      	cmp	r5, #32
 800f486:	d032      	beq.n	800f4ee <arm_cfft_f32+0xb2>
 800f488:	d94a      	bls.n	800f520 <arm_cfft_f32+0xe4>
 800f48a:	2d40      	cmp	r5, #64	; 0x40
 800f48c:	d0ed      	beq.n	800f46a <arm_cfft_f32+0x2e>
 800f48e:	2d80      	cmp	r5, #128	; 0x80
 800f490:	d1f1      	bne.n	800f476 <arm_cfft_f32+0x3a>
 800f492:	4621      	mov	r1, r4
 800f494:	4630      	mov	r0, r6
 800f496:	f7ff fca3 	bl	800ede0 <arm_cfft_radix8by2_f32>
 800f49a:	f1b8 0f00 	cmp.w	r8, #0
 800f49e:	d0ed      	beq.n	800f47c <arm_cfft_f32+0x40>
 800f4a0:	68b2      	ldr	r2, [r6, #8]
 800f4a2:	89b1      	ldrh	r1, [r6, #12]
 800f4a4:	4620      	mov	r0, r4
 800f4a6:	f7f0 fe9b 	bl	80001e0 <arm_bitreversal_32>
 800f4aa:	2f01      	cmp	r7, #1
 800f4ac:	d1e8      	bne.n	800f480 <arm_cfft_f32+0x44>
 800f4ae:	ee07 5a90 	vmov	s15, r5
 800f4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f4ba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4be:	2d00      	cmp	r5, #0
 800f4c0:	d0de      	beq.n	800f480 <arm_cfft_f32+0x44>
 800f4c2:	f104 0108 	add.w	r1, r4, #8
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	3301      	adds	r3, #1
 800f4ca:	429d      	cmp	r5, r3
 800f4cc:	f101 0108 	add.w	r1, r1, #8
 800f4d0:	ed11 7a04 	vldr	s14, [r1, #-16]
 800f4d4:	ed51 7a03 	vldr	s15, [r1, #-12]
 800f4d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f4dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800f4e0:	ed01 7a04 	vstr	s14, [r1, #-16]
 800f4e4:	ed41 7a03 	vstr	s15, [r1, #-12]
 800f4e8:	d1ee      	bne.n	800f4c8 <arm_cfft_f32+0x8c>
 800f4ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4ee:	4621      	mov	r1, r4
 800f4f0:	4630      	mov	r0, r6
 800f4f2:	f7ff fd45 	bl	800ef80 <arm_cfft_radix8by4_f32>
 800f4f6:	e7be      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f4f8:	b1ad      	cbz	r5, 800f526 <arm_cfft_f32+0xea>
 800f4fa:	f101 030c 	add.w	r3, r1, #12
 800f4fe:	2200      	movs	r2, #0
 800f500:	ed53 7a02 	vldr	s15, [r3, #-8]
 800f504:	3201      	adds	r2, #1
 800f506:	eef1 7a67 	vneg.f32	s15, s15
 800f50a:	4295      	cmp	r5, r2
 800f50c:	ed43 7a02 	vstr	s15, [r3, #-8]
 800f510:	f103 0308 	add.w	r3, r3, #8
 800f514:	d1f4      	bne.n	800f500 <arm_cfft_f32+0xc4>
 800f516:	e79a      	b.n	800f44e <arm_cfft_f32+0x12>
 800f518:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800f51c:	d0a5      	beq.n	800f46a <arm_cfft_f32+0x2e>
 800f51e:	e7aa      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f520:	2d10      	cmp	r5, #16
 800f522:	d0b6      	beq.n	800f492 <arm_cfft_f32+0x56>
 800f524:	e7a7      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f526:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f52a:	d894      	bhi.n	800f456 <arm_cfft_f32+0x1a>
 800f52c:	e7aa      	b.n	800f484 <arm_cfft_f32+0x48>
 800f52e:	bf00      	nop

0800f530 <arm_radix8_butterfly_f32>:
 800f530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f534:	ed2d 8b10 	vpush	{d8-d15}
 800f538:	461c      	mov	r4, r3
 800f53a:	b09d      	sub	sp, #116	; 0x74
 800f53c:	4603      	mov	r3, r0
 800f53e:	3304      	adds	r3, #4
 800f540:	ed9f bac4 	vldr	s22, [pc, #784]	; 800f854 <arm_radix8_butterfly_f32+0x324>
 800f544:	9019      	str	r0, [sp, #100]	; 0x64
 800f546:	921a      	str	r2, [sp, #104]	; 0x68
 800f548:	468b      	mov	fp, r1
 800f54a:	931b      	str	r3, [sp, #108]	; 0x6c
 800f54c:	468a      	mov	sl, r1
 800f54e:	46a1      	mov	r9, r4
 800f550:	4607      	mov	r7, r0
 800f552:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800f556:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800f55a:	eb03 0508 	add.w	r5, r3, r8
 800f55e:	195c      	adds	r4, r3, r5
 800f560:	00de      	lsls	r6, r3, #3
 800f562:	191a      	adds	r2, r3, r4
 800f564:	9600      	str	r6, [sp, #0]
 800f566:	1898      	adds	r0, r3, r2
 800f568:	4619      	mov	r1, r3
 800f56a:	9e00      	ldr	r6, [sp, #0]
 800f56c:	9311      	str	r3, [sp, #68]	; 0x44
 800f56e:	4401      	add	r1, r0
 800f570:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800f574:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800f578:	19be      	adds	r6, r7, r6
 800f57a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800f57e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800f582:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800f586:	9f00      	ldr	r7, [sp, #0]
 800f588:	011b      	lsls	r3, r3, #4
 800f58a:	eb06 0e07 	add.w	lr, r6, r7
 800f58e:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800f590:	9302      	str	r3, [sp, #8]
 800f592:	3204      	adds	r2, #4
 800f594:	3104      	adds	r1, #4
 800f596:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f59a:	f04f 0c00 	mov.w	ip, #0
 800f59e:	edde 7a00 	vldr	s15, [lr]
 800f5a2:	edd6 6a00 	vldr	s13, [r6]
 800f5a6:	ed95 2a00 	vldr	s4, [r5]
 800f5aa:	ed17 aa01 	vldr	s20, [r7, #-4]
 800f5ae:	edd4 4a00 	vldr	s9, [r4]
 800f5b2:	ed90 5a00 	vldr	s10, [r0]
 800f5b6:	ed12 7a01 	vldr	s14, [r2, #-4]
 800f5ba:	ed51 0a01 	vldr	s1, [r1, #-4]
 800f5be:	ee77 8a85 	vadd.f32	s17, s15, s10
 800f5c2:	ee76 3a87 	vadd.f32	s7, s13, s14
 800f5c6:	ee32 4a20 	vadd.f32	s8, s4, s1
 800f5ca:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800f5ce:	ee33 6a84 	vadd.f32	s12, s7, s8
 800f5d2:	ee73 5a28 	vadd.f32	s11, s6, s17
 800f5d6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f5da:	ee75 6a86 	vadd.f32	s13, s11, s12
 800f5de:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800f5e2:	ed47 6a01 	vstr	s13, [r7, #-4]
 800f5e6:	edc4 5a00 	vstr	s11, [r4]
 800f5ea:	ed92 9a00 	vldr	s18, [r2]
 800f5ee:	ed95 1a01 	vldr	s2, [r5, #4]
 800f5f2:	edd6 5a01 	vldr	s11, [r6, #4]
 800f5f6:	ed91 6a00 	vldr	s12, [r1]
 800f5fa:	edd7 2a00 	vldr	s5, [r7]
 800f5fe:	edd4 1a01 	vldr	s3, [r4, #4]
 800f602:	edde 6a01 	vldr	s13, [lr, #4]
 800f606:	edd0 9a01 	vldr	s19, [r0, #4]
 800f60a:	ee72 0a60 	vsub.f32	s1, s4, s1
 800f60e:	ee71 aa46 	vsub.f32	s21, s2, s12
 800f612:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800f616:	ee37 0a60 	vsub.f32	s0, s14, s1
 800f61a:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800f61e:	ee37 7a20 	vadd.f32	s14, s14, s1
 800f622:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800f626:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800f62a:	ee75 5a89 	vadd.f32	s11, s11, s18
 800f62e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800f632:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800f636:	ee31 6a06 	vadd.f32	s12, s2, s12
 800f63a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800f63e:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800f642:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800f646:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800f64a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800f64e:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800f652:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800f656:	ee33 3a68 	vsub.f32	s6, s6, s17
 800f65a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800f65e:	ee75 8a86 	vadd.f32	s17, s11, s12
 800f662:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800f666:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800f66a:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800f66e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800f672:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800f676:	ee75 4a27 	vadd.f32	s9, s10, s15
 800f67a:	ee71 5a49 	vsub.f32	s11, s2, s18
 800f67e:	ee31 2a09 	vadd.f32	s4, s2, s18
 800f682:	ee75 7a67 	vsub.f32	s15, s10, s15
 800f686:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800f68a:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800f68e:	ee73 0a06 	vadd.f32	s1, s6, s12
 800f692:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800f696:	ee36 5a87 	vadd.f32	s10, s13, s14
 800f69a:	ee32 8a28 	vadd.f32	s16, s4, s17
 800f69e:	ee33 6a46 	vsub.f32	s12, s6, s12
 800f6a2:	ee34 4a25 	vadd.f32	s8, s8, s11
 800f6a6:	ee33 3a80 	vadd.f32	s6, s7, s0
 800f6aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f6ae:	ee71 5a64 	vsub.f32	s11, s2, s9
 800f6b2:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800f6b6:	ee32 2a68 	vsub.f32	s4, s4, s17
 800f6ba:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800f6be:	ee74 4a81 	vadd.f32	s9, s9, s2
 800f6c2:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800f6c6:	44dc      	add	ip, fp
 800f6c8:	45e2      	cmp	sl, ip
 800f6ca:	ed87 8a00 	vstr	s16, [r7]
 800f6ce:	ed84 2a01 	vstr	s4, [r4, #4]
 800f6d2:	441f      	add	r7, r3
 800f6d4:	edce 0a00 	vstr	s1, [lr]
 800f6d8:	441c      	add	r4, r3
 800f6da:	ed80 6a00 	vstr	s12, [r0]
 800f6de:	edce 1a01 	vstr	s3, [lr, #4]
 800f6e2:	ed80 4a01 	vstr	s8, [r0, #4]
 800f6e6:	449e      	add	lr, r3
 800f6e8:	ed86 3a00 	vstr	s6, [r6]
 800f6ec:	4418      	add	r0, r3
 800f6ee:	ed41 3a01 	vstr	s7, [r1, #-4]
 800f6f2:	ed02 5a01 	vstr	s10, [r2, #-4]
 800f6f6:	ed85 7a00 	vstr	s14, [r5]
 800f6fa:	edc6 5a01 	vstr	s11, [r6, #4]
 800f6fe:	edc1 4a00 	vstr	s9, [r1]
 800f702:	441e      	add	r6, r3
 800f704:	edc2 6a00 	vstr	s13, [r2]
 800f708:	4419      	add	r1, r3
 800f70a:	edc5 7a01 	vstr	s15, [r5, #4]
 800f70e:	441a      	add	r2, r3
 800f710:	441d      	add	r5, r3
 800f712:	f63f af44 	bhi.w	800f59e <arm_radix8_butterfly_f32+0x6e>
 800f716:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f718:	2a07      	cmp	r2, #7
 800f71a:	f240 81f5 	bls.w	800fb08 <arm_radix8_butterfly_f32+0x5d8>
 800f71e:	f108 0101 	add.w	r1, r8, #1
 800f722:	188f      	adds	r7, r1, r2
 800f724:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800f728:	19d6      	adds	r6, r2, r7
 800f72a:	eb08 0c09 	add.w	ip, r8, r9
 800f72e:	1994      	adds	r4, r2, r6
 800f730:	eb0c 0e09 	add.w	lr, ip, r9
 800f734:	4610      	mov	r0, r2
 800f736:	9701      	str	r7, [sp, #4]
 800f738:	4420      	add	r0, r4
 800f73a:	eb0e 0709 	add.w	r7, lr, r9
 800f73e:	1815      	adds	r5, r2, r0
 800f740:	eb07 0209 	add.w	r2, r7, r9
 800f744:	9203      	str	r2, [sp, #12]
 800f746:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f748:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f74c:	9117      	str	r1, [sp, #92]	; 0x5c
 800f74e:	440a      	add	r2, r1
 800f750:	9900      	ldr	r1, [sp, #0]
 800f752:	3108      	adds	r1, #8
 800f754:	9100      	str	r1, [sp, #0]
 800f756:	9902      	ldr	r1, [sp, #8]
 800f758:	3108      	adds	r1, #8
 800f75a:	9102      	str	r1, [sp, #8]
 800f75c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f75e:	00ff      	lsls	r7, r7, #3
 800f760:	9715      	str	r7, [sp, #84]	; 0x54
 800f762:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800f766:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800f76a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800f76e:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800f770:	9903      	ldr	r1, [sp, #12]
 800f772:	19d7      	adds	r7, r2, r7
 800f774:	00c9      	lsls	r1, r1, #3
 800f776:	9114      	str	r1, [sp, #80]	; 0x50
 800f778:	9710      	str	r7, [sp, #64]	; 0x40
 800f77a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f77c:	9f00      	ldr	r7, [sp, #0]
 800f77e:	19cf      	adds	r7, r1, r7
 800f780:	970d      	str	r7, [sp, #52]	; 0x34
 800f782:	9f02      	ldr	r7, [sp, #8]
 800f784:	19cf      	adds	r7, r1, r7
 800f786:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800f78a:	970c      	str	r7, [sp, #48]	; 0x30
 800f78c:	9f01      	ldr	r7, [sp, #4]
 800f78e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800f792:	3504      	adds	r5, #4
 800f794:	3004      	adds	r0, #4
 800f796:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800f79a:	9508      	str	r5, [sp, #32]
 800f79c:	9009      	str	r0, [sp, #36]	; 0x24
 800f79e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800f7a0:	981a      	ldr	r0, [sp, #104]	; 0x68
 800f7a2:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 800f7a6:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800f7aa:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800f7ae:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800f7b0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800f7b4:	1945      	adds	r5, r0, r5
 800f7b6:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800f7ba:	460f      	mov	r7, r1
 800f7bc:	3404      	adds	r4, #4
 800f7be:	4641      	mov	r1, r8
 800f7c0:	1841      	adds	r1, r0, r1
 800f7c2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800f7c6:	940a      	str	r4, [sp, #40]	; 0x28
 800f7c8:	eb00 0c06 	add.w	ip, r0, r6
 800f7cc:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800f7d0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800f7d2:	9506      	str	r5, [sp, #24]
 800f7d4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800f7d6:	9105      	str	r1, [sp, #20]
 800f7d8:	4639      	mov	r1, r7
 800f7da:	1905      	adds	r5, r0, r4
 800f7dc:	3108      	adds	r1, #8
 800f7de:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800f7e0:	9507      	str	r5, [sp, #28]
 800f7e2:	910f      	str	r1, [sp, #60]	; 0x3c
 800f7e4:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800f7e8:	2101      	movs	r1, #1
 800f7ea:	eb00 0e06 	add.w	lr, r0, r6
 800f7ee:	9518      	str	r5, [sp, #96]	; 0x60
 800f7f0:	9404      	str	r4, [sp, #16]
 800f7f2:	9103      	str	r1, [sp, #12]
 800f7f4:	4620      	mov	r0, r4
 800f7f6:	4689      	mov	r9, r1
 800f7f8:	9e06      	ldr	r6, [sp, #24]
 800f7fa:	ed90 fa00 	vldr	s30, [r0]
 800f7fe:	edd6 7a01 	vldr	s15, [r6, #4]
 800f802:	edd0 ba01 	vldr	s23, [r0, #4]
 800f806:	edcd 7a00 	vstr	s15, [sp]
 800f80a:	a80d      	add	r0, sp, #52	; 0x34
 800f80c:	edde 7a01 	vldr	s15, [lr, #4]
 800f810:	9c05      	ldr	r4, [sp, #20]
 800f812:	9d07      	ldr	r5, [sp, #28]
 800f814:	edd2 fa00 	vldr	s31, [r2]
 800f818:	ed92 ca01 	vldr	s24, [r2, #4]
 800f81c:	edcd 7a01 	vstr	s15, [sp, #4]
 800f820:	c807      	ldmia	r0, {r0, r1, r2}
 800f822:	eddc 7a01 	vldr	s15, [ip, #4]
 800f826:	edd4 ea00 	vldr	s29, [r4]
 800f82a:	ed95 ea00 	vldr	s28, [r5]
 800f82e:	edd6 da00 	vldr	s27, [r6]
 800f832:	edd4 aa01 	vldr	s21, [r4, #4]
 800f836:	ed95 aa01 	vldr	s20, [r5, #4]
 800f83a:	ed9e da00 	vldr	s26, [lr]
 800f83e:	eddc ca00 	vldr	s25, [ip]
 800f842:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f846:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f848:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f84a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f84c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800f84e:	edcd 7a02 	vstr	s15, [sp, #8]
 800f852:	e001      	b.n	800f858 <arm_radix8_butterfly_f32+0x328>
 800f854:	3f3504f3 	.word	0x3f3504f3
 800f858:	ed16 6a01 	vldr	s12, [r6, #-4]
 800f85c:	ed91 5a00 	vldr	s10, [r1]
 800f860:	ed57 9a01 	vldr	s19, [r7, #-4]
 800f864:	edd5 7a00 	vldr	s15, [r5]
 800f868:	ed18 7a01 	vldr	s14, [r8, #-4]
 800f86c:	edd2 3a00 	vldr	s7, [r2]
 800f870:	ed94 3a00 	vldr	s6, [r4]
 800f874:	ed90 2a00 	vldr	s4, [r0]
 800f878:	ed92 0a01 	vldr	s0, [r2, #4]
 800f87c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f880:	ee32 1a06 	vadd.f32	s2, s4, s12
 800f884:	ee33 4a29 	vadd.f32	s8, s6, s19
 800f888:	ee77 4a87 	vadd.f32	s9, s15, s14
 800f88c:	ee78 1a04 	vadd.f32	s3, s16, s8
 800f890:	ee71 6a24 	vadd.f32	s13, s2, s9
 800f894:	ee32 2a46 	vsub.f32	s4, s4, s12
 800f898:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800f89c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8a0:	ed82 6a00 	vstr	s12, [r2]
 800f8a4:	edd5 8a01 	vldr	s17, [r5, #4]
 800f8a8:	ed90 9a01 	vldr	s18, [r0, #4]
 800f8ac:	edd6 2a00 	vldr	s5, [r6]
 800f8b0:	ed98 7a00 	vldr	s14, [r8]
 800f8b4:	edd4 0a01 	vldr	s1, [r4, #4]
 800f8b8:	ed91 6a01 	vldr	s12, [r1, #4]
 800f8bc:	edd7 5a00 	vldr	s11, [r7]
 800f8c0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800f8c4:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f8c8:	ee39 5a62 	vsub.f32	s10, s18, s5
 800f8cc:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800f8d0:	ee38 4a44 	vsub.f32	s8, s16, s8
 800f8d4:	ee38 7a87 	vadd.f32	s14, s17, s14
 800f8d8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800f8dc:	ee79 2a22 	vadd.f32	s5, s18, s5
 800f8e0:	ee75 8a69 	vsub.f32	s17, s10, s19
 800f8e4:	ee32 9a27 	vadd.f32	s18, s4, s15
 800f8e8:	ee35 5a29 	vadd.f32	s10, s10, s19
 800f8ec:	ee72 7a67 	vsub.f32	s15, s4, s15
 800f8f0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800f8f4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800f8f8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800f8fc:	ee32 9a08 	vadd.f32	s18, s4, s16
 800f900:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800f904:	ee32 2a48 	vsub.f32	s4, s4, s16
 800f908:	ee71 4a64 	vsub.f32	s9, s2, s9
 800f90c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800f910:	ee32 1a87 	vadd.f32	s2, s5, s14
 800f914:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800f918:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800f91c:	ee30 6a46 	vsub.f32	s12, s0, s12
 800f920:	ee73 0a29 	vadd.f32	s1, s6, s19
 800f924:	ee36 0a28 	vadd.f32	s0, s12, s17
 800f928:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f92c:	ee32 7a64 	vsub.f32	s14, s4, s9
 800f930:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800f934:	ee36 6a68 	vsub.f32	s12, s12, s17
 800f938:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800f93c:	ee75 8a85 	vadd.f32	s17, s11, s10
 800f940:	ee74 3a22 	vadd.f32	s7, s8, s5
 800f944:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800f948:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800f94c:	ee79 1a41 	vsub.f32	s3, s18, s2
 800f950:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800f954:	ee76 5a43 	vsub.f32	s11, s12, s6
 800f958:	ee74 2a62 	vsub.f32	s5, s8, s5
 800f95c:	ee74 4a82 	vadd.f32	s9, s9, s4
 800f960:	ee30 4a60 	vsub.f32	s8, s0, s1
 800f964:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800f968:	ee30 0a80 	vadd.f32	s0, s1, s0
 800f96c:	ee77 9a85 	vadd.f32	s19, s15, s10
 800f970:	ee33 6a06 	vadd.f32	s12, s6, s12
 800f974:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800f978:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800f97c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800f980:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800f984:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800f988:	ee39 1a01 	vadd.f32	s2, s18, s2
 800f98c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800f990:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800f994:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800f998:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800f99c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800f9a0:	ee35 3a03 	vadd.f32	s6, s10, s6
 800f9a4:	ee72 6a66 	vsub.f32	s13, s4, s13
 800f9a8:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800f9ac:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800f9b0:	ed9d 4a02 	vldr	s8, [sp, #8]
 800f9b4:	ed82 1a01 	vstr	s2, [r2, #4]
 800f9b8:	ee77 3a63 	vsub.f32	s7, s14, s7
 800f9bc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800f9c0:	ed9d 7a01 	vldr	s14, [sp, #4]
 800f9c4:	ed81 3a00 	vstr	s6, [r1]
 800f9c8:	ee30 9a89 	vadd.f32	s18, s1, s18
 800f9cc:	ee32 2a05 	vadd.f32	s4, s4, s10
 800f9d0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800f9d4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800f9d8:	ee67 2a22 	vmul.f32	s5, s14, s5
 800f9dc:	ee64 1a00 	vmul.f32	s3, s8, s0
 800f9e0:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f9e4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800f9e8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800f9ec:	ee64 8a28 	vmul.f32	s17, s8, s17
 800f9f0:	ed9d 4a00 	vldr	s8, [sp]
 800f9f4:	edc1 6a01 	vstr	s13, [r1, #4]
 800f9f8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800f9fc:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800fa00:	ee64 9a29 	vmul.f32	s19, s8, s19
 800fa04:	ee24 4a25 	vmul.f32	s8, s8, s11
 800fa08:	ee30 7a87 	vadd.f32	s14, s1, s14
 800fa0c:	ee74 4a84 	vadd.f32	s9, s9, s8
 800fa10:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800fa14:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800fa18:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800fa1c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800fa20:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800fa24:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800fa28:	ee75 1a21 	vadd.f32	s3, s10, s3
 800fa2c:	ee30 0a68 	vsub.f32	s0, s0, s17
 800fa30:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800fa34:	ee70 0a84 	vadd.f32	s1, s1, s8
 800fa38:	ee36 6a67 	vsub.f32	s12, s12, s15
 800fa3c:	44d9      	add	r9, fp
 800fa3e:	45ca      	cmp	sl, r9
 800fa40:	ed84 9a00 	vstr	s18, [r4]
 800fa44:	edc4 3a01 	vstr	s7, [r4, #4]
 800fa48:	441a      	add	r2, r3
 800fa4a:	ed07 7a01 	vstr	s14, [r7, #-4]
 800fa4e:	edc7 2a00 	vstr	s5, [r7]
 800fa52:	4419      	add	r1, r3
 800fa54:	ed80 2a00 	vstr	s4, [r0]
 800fa58:	ed80 8a01 	vstr	s16, [r0, #4]
 800fa5c:	441c      	add	r4, r3
 800fa5e:	ed48 1a01 	vstr	s3, [r8, #-4]
 800fa62:	ed88 0a00 	vstr	s0, [r8]
 800fa66:	441f      	add	r7, r3
 800fa68:	ed46 4a01 	vstr	s9, [r6, #-4]
 800fa6c:	4418      	add	r0, r3
 800fa6e:	edc6 9a00 	vstr	s19, [r6]
 800fa72:	4498      	add	r8, r3
 800fa74:	edc5 0a00 	vstr	s1, [r5]
 800fa78:	ed85 6a01 	vstr	s12, [r5, #4]
 800fa7c:	441e      	add	r6, r3
 800fa7e:	441d      	add	r5, r3
 800fa80:	f63f aeea 	bhi.w	800f858 <arm_radix8_butterfly_f32+0x328>
 800fa84:	9a03      	ldr	r2, [sp, #12]
 800fa86:	9818      	ldr	r0, [sp, #96]	; 0x60
 800fa88:	3201      	adds	r2, #1
 800fa8a:	4611      	mov	r1, r2
 800fa8c:	9203      	str	r2, [sp, #12]
 800fa8e:	9a04      	ldr	r2, [sp, #16]
 800fa90:	4402      	add	r2, r0
 800fa92:	9204      	str	r2, [sp, #16]
 800fa94:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800fa96:	9a05      	ldr	r2, [sp, #20]
 800fa98:	4402      	add	r2, r0
 800fa9a:	9205      	str	r2, [sp, #20]
 800fa9c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fa9e:	9a07      	ldr	r2, [sp, #28]
 800faa0:	4402      	add	r2, r0
 800faa2:	9207      	str	r2, [sp, #28]
 800faa4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800faa6:	9a06      	ldr	r2, [sp, #24]
 800faa8:	4402      	add	r2, r0
 800faaa:	9206      	str	r2, [sp, #24]
 800faac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800faae:	4496      	add	lr, r2
 800fab0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fab2:	4494      	add	ip, r2
 800fab4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fab6:	3208      	adds	r2, #8
 800fab8:	920f      	str	r2, [sp, #60]	; 0x3c
 800faba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fabc:	3208      	adds	r2, #8
 800fabe:	920e      	str	r2, [sp, #56]	; 0x38
 800fac0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fac2:	3208      	adds	r2, #8
 800fac4:	920d      	str	r2, [sp, #52]	; 0x34
 800fac6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fac8:	3208      	adds	r2, #8
 800faca:	920c      	str	r2, [sp, #48]	; 0x30
 800facc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800face:	3208      	adds	r2, #8
 800fad0:	920b      	str	r2, [sp, #44]	; 0x2c
 800fad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fad4:	3208      	adds	r2, #8
 800fad6:	920a      	str	r2, [sp, #40]	; 0x28
 800fad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fada:	3208      	adds	r2, #8
 800fadc:	9209      	str	r2, [sp, #36]	; 0x24
 800fade:	9a08      	ldr	r2, [sp, #32]
 800fae0:	3208      	adds	r2, #8
 800fae2:	9208      	str	r2, [sp, #32]
 800fae4:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800fae6:	9811      	ldr	r0, [sp, #68]	; 0x44
 800fae8:	4288      	cmp	r0, r1
 800faea:	4622      	mov	r2, r4
 800faec:	d007      	beq.n	800fafe <arm_radix8_butterfly_f32+0x5ce>
 800faee:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800faf0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800faf4:	4621      	mov	r1, r4
 800faf6:	4401      	add	r1, r0
 800faf8:	9110      	str	r1, [sp, #64]	; 0x40
 800fafa:	9804      	ldr	r0, [sp, #16]
 800fafc:	e67c      	b.n	800f7f8 <arm_radix8_butterfly_f32+0x2c8>
 800fafe:	4683      	mov	fp, r0
 800fb00:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 800fb04:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800fb06:	e524      	b.n	800f552 <arm_radix8_butterfly_f32+0x22>
 800fb08:	b01d      	add	sp, #116	; 0x74
 800fb0a:	ecbd 8b10 	vpop	{d8-d15}
 800fb0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb12:	bf00      	nop

0800fb14 <__errno>:
 800fb14:	4b01      	ldr	r3, [pc, #4]	; (800fb1c <__errno+0x8>)
 800fb16:	6818      	ldr	r0, [r3, #0]
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	20000104 	.word	0x20000104

0800fb20 <__libc_init_array>:
 800fb20:	b570      	push	{r4, r5, r6, lr}
 800fb22:	4d0d      	ldr	r5, [pc, #52]	; (800fb58 <__libc_init_array+0x38>)
 800fb24:	4c0d      	ldr	r4, [pc, #52]	; (800fb5c <__libc_init_array+0x3c>)
 800fb26:	1b64      	subs	r4, r4, r5
 800fb28:	10a4      	asrs	r4, r4, #2
 800fb2a:	2600      	movs	r6, #0
 800fb2c:	42a6      	cmp	r6, r4
 800fb2e:	d109      	bne.n	800fb44 <__libc_init_array+0x24>
 800fb30:	4d0b      	ldr	r5, [pc, #44]	; (800fb60 <__libc_init_array+0x40>)
 800fb32:	4c0c      	ldr	r4, [pc, #48]	; (800fb64 <__libc_init_array+0x44>)
 800fb34:	f002 ff04 	bl	8012940 <_init>
 800fb38:	1b64      	subs	r4, r4, r5
 800fb3a:	10a4      	asrs	r4, r4, #2
 800fb3c:	2600      	movs	r6, #0
 800fb3e:	42a6      	cmp	r6, r4
 800fb40:	d105      	bne.n	800fb4e <__libc_init_array+0x2e>
 800fb42:	bd70      	pop	{r4, r5, r6, pc}
 800fb44:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb48:	4798      	blx	r3
 800fb4a:	3601      	adds	r6, #1
 800fb4c:	e7ee      	b.n	800fb2c <__libc_init_array+0xc>
 800fb4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb52:	4798      	blx	r3
 800fb54:	3601      	adds	r6, #1
 800fb56:	e7f2      	b.n	800fb3e <__libc_init_array+0x1e>
 800fb58:	0802640c 	.word	0x0802640c
 800fb5c:	0802640c 	.word	0x0802640c
 800fb60:	0802640c 	.word	0x0802640c
 800fb64:	08026410 	.word	0x08026410

0800fb68 <memset>:
 800fb68:	4402      	add	r2, r0
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	4293      	cmp	r3, r2
 800fb6e:	d100      	bne.n	800fb72 <memset+0xa>
 800fb70:	4770      	bx	lr
 800fb72:	f803 1b01 	strb.w	r1, [r3], #1
 800fb76:	e7f9      	b.n	800fb6c <memset+0x4>

0800fb78 <__cvt>:
 800fb78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fb7c:	ec55 4b10 	vmov	r4, r5, d0
 800fb80:	2d00      	cmp	r5, #0
 800fb82:	460e      	mov	r6, r1
 800fb84:	4619      	mov	r1, r3
 800fb86:	462b      	mov	r3, r5
 800fb88:	bfbb      	ittet	lt
 800fb8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fb8e:	461d      	movlt	r5, r3
 800fb90:	2300      	movge	r3, #0
 800fb92:	232d      	movlt	r3, #45	; 0x2d
 800fb94:	700b      	strb	r3, [r1, #0]
 800fb96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb98:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fb9c:	4691      	mov	r9, r2
 800fb9e:	f023 0820 	bic.w	r8, r3, #32
 800fba2:	bfbc      	itt	lt
 800fba4:	4622      	movlt	r2, r4
 800fba6:	4614      	movlt	r4, r2
 800fba8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fbac:	d005      	beq.n	800fbba <__cvt+0x42>
 800fbae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fbb2:	d100      	bne.n	800fbb6 <__cvt+0x3e>
 800fbb4:	3601      	adds	r6, #1
 800fbb6:	2102      	movs	r1, #2
 800fbb8:	e000      	b.n	800fbbc <__cvt+0x44>
 800fbba:	2103      	movs	r1, #3
 800fbbc:	ab03      	add	r3, sp, #12
 800fbbe:	9301      	str	r3, [sp, #4]
 800fbc0:	ab02      	add	r3, sp, #8
 800fbc2:	9300      	str	r3, [sp, #0]
 800fbc4:	ec45 4b10 	vmov	d0, r4, r5
 800fbc8:	4653      	mov	r3, sl
 800fbca:	4632      	mov	r2, r6
 800fbcc:	f000 fcec 	bl	80105a8 <_dtoa_r>
 800fbd0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fbd4:	4607      	mov	r7, r0
 800fbd6:	d102      	bne.n	800fbde <__cvt+0x66>
 800fbd8:	f019 0f01 	tst.w	r9, #1
 800fbdc:	d022      	beq.n	800fc24 <__cvt+0xac>
 800fbde:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fbe2:	eb07 0906 	add.w	r9, r7, r6
 800fbe6:	d110      	bne.n	800fc0a <__cvt+0x92>
 800fbe8:	783b      	ldrb	r3, [r7, #0]
 800fbea:	2b30      	cmp	r3, #48	; 0x30
 800fbec:	d10a      	bne.n	800fc04 <__cvt+0x8c>
 800fbee:	2200      	movs	r2, #0
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	4620      	mov	r0, r4
 800fbf4:	4629      	mov	r1, r5
 800fbf6:	f7f0 ffcf 	bl	8000b98 <__aeabi_dcmpeq>
 800fbfa:	b918      	cbnz	r0, 800fc04 <__cvt+0x8c>
 800fbfc:	f1c6 0601 	rsb	r6, r6, #1
 800fc00:	f8ca 6000 	str.w	r6, [sl]
 800fc04:	f8da 3000 	ldr.w	r3, [sl]
 800fc08:	4499      	add	r9, r3
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	4620      	mov	r0, r4
 800fc10:	4629      	mov	r1, r5
 800fc12:	f7f0 ffc1 	bl	8000b98 <__aeabi_dcmpeq>
 800fc16:	b108      	cbz	r0, 800fc1c <__cvt+0xa4>
 800fc18:	f8cd 900c 	str.w	r9, [sp, #12]
 800fc1c:	2230      	movs	r2, #48	; 0x30
 800fc1e:	9b03      	ldr	r3, [sp, #12]
 800fc20:	454b      	cmp	r3, r9
 800fc22:	d307      	bcc.n	800fc34 <__cvt+0xbc>
 800fc24:	9b03      	ldr	r3, [sp, #12]
 800fc26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc28:	1bdb      	subs	r3, r3, r7
 800fc2a:	4638      	mov	r0, r7
 800fc2c:	6013      	str	r3, [r2, #0]
 800fc2e:	b004      	add	sp, #16
 800fc30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc34:	1c59      	adds	r1, r3, #1
 800fc36:	9103      	str	r1, [sp, #12]
 800fc38:	701a      	strb	r2, [r3, #0]
 800fc3a:	e7f0      	b.n	800fc1e <__cvt+0xa6>

0800fc3c <__exponent>:
 800fc3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc3e:	4603      	mov	r3, r0
 800fc40:	2900      	cmp	r1, #0
 800fc42:	bfb8      	it	lt
 800fc44:	4249      	neglt	r1, r1
 800fc46:	f803 2b02 	strb.w	r2, [r3], #2
 800fc4a:	bfb4      	ite	lt
 800fc4c:	222d      	movlt	r2, #45	; 0x2d
 800fc4e:	222b      	movge	r2, #43	; 0x2b
 800fc50:	2909      	cmp	r1, #9
 800fc52:	7042      	strb	r2, [r0, #1]
 800fc54:	dd2a      	ble.n	800fcac <__exponent+0x70>
 800fc56:	f10d 0407 	add.w	r4, sp, #7
 800fc5a:	46a4      	mov	ip, r4
 800fc5c:	270a      	movs	r7, #10
 800fc5e:	46a6      	mov	lr, r4
 800fc60:	460a      	mov	r2, r1
 800fc62:	fb91 f6f7 	sdiv	r6, r1, r7
 800fc66:	fb07 1516 	mls	r5, r7, r6, r1
 800fc6a:	3530      	adds	r5, #48	; 0x30
 800fc6c:	2a63      	cmp	r2, #99	; 0x63
 800fc6e:	f104 34ff 	add.w	r4, r4, #4294967295
 800fc72:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fc76:	4631      	mov	r1, r6
 800fc78:	dcf1      	bgt.n	800fc5e <__exponent+0x22>
 800fc7a:	3130      	adds	r1, #48	; 0x30
 800fc7c:	f1ae 0502 	sub.w	r5, lr, #2
 800fc80:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fc84:	1c44      	adds	r4, r0, #1
 800fc86:	4629      	mov	r1, r5
 800fc88:	4561      	cmp	r1, ip
 800fc8a:	d30a      	bcc.n	800fca2 <__exponent+0x66>
 800fc8c:	f10d 0209 	add.w	r2, sp, #9
 800fc90:	eba2 020e 	sub.w	r2, r2, lr
 800fc94:	4565      	cmp	r5, ip
 800fc96:	bf88      	it	hi
 800fc98:	2200      	movhi	r2, #0
 800fc9a:	4413      	add	r3, r2
 800fc9c:	1a18      	subs	r0, r3, r0
 800fc9e:	b003      	add	sp, #12
 800fca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fca6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fcaa:	e7ed      	b.n	800fc88 <__exponent+0x4c>
 800fcac:	2330      	movs	r3, #48	; 0x30
 800fcae:	3130      	adds	r1, #48	; 0x30
 800fcb0:	7083      	strb	r3, [r0, #2]
 800fcb2:	70c1      	strb	r1, [r0, #3]
 800fcb4:	1d03      	adds	r3, r0, #4
 800fcb6:	e7f1      	b.n	800fc9c <__exponent+0x60>

0800fcb8 <_printf_float>:
 800fcb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcbc:	ed2d 8b02 	vpush	{d8}
 800fcc0:	b08d      	sub	sp, #52	; 0x34
 800fcc2:	460c      	mov	r4, r1
 800fcc4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fcc8:	4616      	mov	r6, r2
 800fcca:	461f      	mov	r7, r3
 800fccc:	4605      	mov	r5, r0
 800fcce:	f001 fa59 	bl	8011184 <_localeconv_r>
 800fcd2:	f8d0 a000 	ldr.w	sl, [r0]
 800fcd6:	4650      	mov	r0, sl
 800fcd8:	f7f0 fae2 	bl	80002a0 <strlen>
 800fcdc:	2300      	movs	r3, #0
 800fcde:	930a      	str	r3, [sp, #40]	; 0x28
 800fce0:	6823      	ldr	r3, [r4, #0]
 800fce2:	9305      	str	r3, [sp, #20]
 800fce4:	f8d8 3000 	ldr.w	r3, [r8]
 800fce8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800fcec:	3307      	adds	r3, #7
 800fcee:	f023 0307 	bic.w	r3, r3, #7
 800fcf2:	f103 0208 	add.w	r2, r3, #8
 800fcf6:	f8c8 2000 	str.w	r2, [r8]
 800fcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fd02:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fd06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fd0a:	9307      	str	r3, [sp, #28]
 800fd0c:	f8cd 8018 	str.w	r8, [sp, #24]
 800fd10:	ee08 0a10 	vmov	s16, r0
 800fd14:	4b9f      	ldr	r3, [pc, #636]	; (800ff94 <_printf_float+0x2dc>)
 800fd16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd1a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd1e:	f7f0 ff6d 	bl	8000bfc <__aeabi_dcmpun>
 800fd22:	bb88      	cbnz	r0, 800fd88 <_printf_float+0xd0>
 800fd24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd28:	4b9a      	ldr	r3, [pc, #616]	; (800ff94 <_printf_float+0x2dc>)
 800fd2a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd2e:	f7f0 ff47 	bl	8000bc0 <__aeabi_dcmple>
 800fd32:	bb48      	cbnz	r0, 800fd88 <_printf_float+0xd0>
 800fd34:	2200      	movs	r2, #0
 800fd36:	2300      	movs	r3, #0
 800fd38:	4640      	mov	r0, r8
 800fd3a:	4649      	mov	r1, r9
 800fd3c:	f7f0 ff36 	bl	8000bac <__aeabi_dcmplt>
 800fd40:	b110      	cbz	r0, 800fd48 <_printf_float+0x90>
 800fd42:	232d      	movs	r3, #45	; 0x2d
 800fd44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd48:	4b93      	ldr	r3, [pc, #588]	; (800ff98 <_printf_float+0x2e0>)
 800fd4a:	4894      	ldr	r0, [pc, #592]	; (800ff9c <_printf_float+0x2e4>)
 800fd4c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800fd50:	bf94      	ite	ls
 800fd52:	4698      	movls	r8, r3
 800fd54:	4680      	movhi	r8, r0
 800fd56:	2303      	movs	r3, #3
 800fd58:	6123      	str	r3, [r4, #16]
 800fd5a:	9b05      	ldr	r3, [sp, #20]
 800fd5c:	f023 0204 	bic.w	r2, r3, #4
 800fd60:	6022      	str	r2, [r4, #0]
 800fd62:	f04f 0900 	mov.w	r9, #0
 800fd66:	9700      	str	r7, [sp, #0]
 800fd68:	4633      	mov	r3, r6
 800fd6a:	aa0b      	add	r2, sp, #44	; 0x2c
 800fd6c:	4621      	mov	r1, r4
 800fd6e:	4628      	mov	r0, r5
 800fd70:	f000 f9d8 	bl	8010124 <_printf_common>
 800fd74:	3001      	adds	r0, #1
 800fd76:	f040 8090 	bne.w	800fe9a <_printf_float+0x1e2>
 800fd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd7e:	b00d      	add	sp, #52	; 0x34
 800fd80:	ecbd 8b02 	vpop	{d8}
 800fd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd88:	4642      	mov	r2, r8
 800fd8a:	464b      	mov	r3, r9
 800fd8c:	4640      	mov	r0, r8
 800fd8e:	4649      	mov	r1, r9
 800fd90:	f7f0 ff34 	bl	8000bfc <__aeabi_dcmpun>
 800fd94:	b140      	cbz	r0, 800fda8 <_printf_float+0xf0>
 800fd96:	464b      	mov	r3, r9
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	bfbc      	itt	lt
 800fd9c:	232d      	movlt	r3, #45	; 0x2d
 800fd9e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fda2:	487f      	ldr	r0, [pc, #508]	; (800ffa0 <_printf_float+0x2e8>)
 800fda4:	4b7f      	ldr	r3, [pc, #508]	; (800ffa4 <_printf_float+0x2ec>)
 800fda6:	e7d1      	b.n	800fd4c <_printf_float+0x94>
 800fda8:	6863      	ldr	r3, [r4, #4]
 800fdaa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800fdae:	9206      	str	r2, [sp, #24]
 800fdb0:	1c5a      	adds	r2, r3, #1
 800fdb2:	d13f      	bne.n	800fe34 <_printf_float+0x17c>
 800fdb4:	2306      	movs	r3, #6
 800fdb6:	6063      	str	r3, [r4, #4]
 800fdb8:	9b05      	ldr	r3, [sp, #20]
 800fdba:	6861      	ldr	r1, [r4, #4]
 800fdbc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	9303      	str	r3, [sp, #12]
 800fdc4:	ab0a      	add	r3, sp, #40	; 0x28
 800fdc6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800fdca:	ab09      	add	r3, sp, #36	; 0x24
 800fdcc:	ec49 8b10 	vmov	d0, r8, r9
 800fdd0:	9300      	str	r3, [sp, #0]
 800fdd2:	6022      	str	r2, [r4, #0]
 800fdd4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fdd8:	4628      	mov	r0, r5
 800fdda:	f7ff fecd 	bl	800fb78 <__cvt>
 800fdde:	9b06      	ldr	r3, [sp, #24]
 800fde0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fde2:	2b47      	cmp	r3, #71	; 0x47
 800fde4:	4680      	mov	r8, r0
 800fde6:	d108      	bne.n	800fdfa <_printf_float+0x142>
 800fde8:	1cc8      	adds	r0, r1, #3
 800fdea:	db02      	blt.n	800fdf2 <_printf_float+0x13a>
 800fdec:	6863      	ldr	r3, [r4, #4]
 800fdee:	4299      	cmp	r1, r3
 800fdf0:	dd41      	ble.n	800fe76 <_printf_float+0x1be>
 800fdf2:	f1ab 0b02 	sub.w	fp, fp, #2
 800fdf6:	fa5f fb8b 	uxtb.w	fp, fp
 800fdfa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fdfe:	d820      	bhi.n	800fe42 <_printf_float+0x18a>
 800fe00:	3901      	subs	r1, #1
 800fe02:	465a      	mov	r2, fp
 800fe04:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fe08:	9109      	str	r1, [sp, #36]	; 0x24
 800fe0a:	f7ff ff17 	bl	800fc3c <__exponent>
 800fe0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe10:	1813      	adds	r3, r2, r0
 800fe12:	2a01      	cmp	r2, #1
 800fe14:	4681      	mov	r9, r0
 800fe16:	6123      	str	r3, [r4, #16]
 800fe18:	dc02      	bgt.n	800fe20 <_printf_float+0x168>
 800fe1a:	6822      	ldr	r2, [r4, #0]
 800fe1c:	07d2      	lsls	r2, r2, #31
 800fe1e:	d501      	bpl.n	800fe24 <_printf_float+0x16c>
 800fe20:	3301      	adds	r3, #1
 800fe22:	6123      	str	r3, [r4, #16]
 800fe24:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d09c      	beq.n	800fd66 <_printf_float+0xae>
 800fe2c:	232d      	movs	r3, #45	; 0x2d
 800fe2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe32:	e798      	b.n	800fd66 <_printf_float+0xae>
 800fe34:	9a06      	ldr	r2, [sp, #24]
 800fe36:	2a47      	cmp	r2, #71	; 0x47
 800fe38:	d1be      	bne.n	800fdb8 <_printf_float+0x100>
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d1bc      	bne.n	800fdb8 <_printf_float+0x100>
 800fe3e:	2301      	movs	r3, #1
 800fe40:	e7b9      	b.n	800fdb6 <_printf_float+0xfe>
 800fe42:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800fe46:	d118      	bne.n	800fe7a <_printf_float+0x1c2>
 800fe48:	2900      	cmp	r1, #0
 800fe4a:	6863      	ldr	r3, [r4, #4]
 800fe4c:	dd0b      	ble.n	800fe66 <_printf_float+0x1ae>
 800fe4e:	6121      	str	r1, [r4, #16]
 800fe50:	b913      	cbnz	r3, 800fe58 <_printf_float+0x1a0>
 800fe52:	6822      	ldr	r2, [r4, #0]
 800fe54:	07d0      	lsls	r0, r2, #31
 800fe56:	d502      	bpl.n	800fe5e <_printf_float+0x1a6>
 800fe58:	3301      	adds	r3, #1
 800fe5a:	440b      	add	r3, r1
 800fe5c:	6123      	str	r3, [r4, #16]
 800fe5e:	65a1      	str	r1, [r4, #88]	; 0x58
 800fe60:	f04f 0900 	mov.w	r9, #0
 800fe64:	e7de      	b.n	800fe24 <_printf_float+0x16c>
 800fe66:	b913      	cbnz	r3, 800fe6e <_printf_float+0x1b6>
 800fe68:	6822      	ldr	r2, [r4, #0]
 800fe6a:	07d2      	lsls	r2, r2, #31
 800fe6c:	d501      	bpl.n	800fe72 <_printf_float+0x1ba>
 800fe6e:	3302      	adds	r3, #2
 800fe70:	e7f4      	b.n	800fe5c <_printf_float+0x1a4>
 800fe72:	2301      	movs	r3, #1
 800fe74:	e7f2      	b.n	800fe5c <_printf_float+0x1a4>
 800fe76:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800fe7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe7c:	4299      	cmp	r1, r3
 800fe7e:	db05      	blt.n	800fe8c <_printf_float+0x1d4>
 800fe80:	6823      	ldr	r3, [r4, #0]
 800fe82:	6121      	str	r1, [r4, #16]
 800fe84:	07d8      	lsls	r0, r3, #31
 800fe86:	d5ea      	bpl.n	800fe5e <_printf_float+0x1a6>
 800fe88:	1c4b      	adds	r3, r1, #1
 800fe8a:	e7e7      	b.n	800fe5c <_printf_float+0x1a4>
 800fe8c:	2900      	cmp	r1, #0
 800fe8e:	bfd4      	ite	le
 800fe90:	f1c1 0202 	rsble	r2, r1, #2
 800fe94:	2201      	movgt	r2, #1
 800fe96:	4413      	add	r3, r2
 800fe98:	e7e0      	b.n	800fe5c <_printf_float+0x1a4>
 800fe9a:	6823      	ldr	r3, [r4, #0]
 800fe9c:	055a      	lsls	r2, r3, #21
 800fe9e:	d407      	bmi.n	800feb0 <_printf_float+0x1f8>
 800fea0:	6923      	ldr	r3, [r4, #16]
 800fea2:	4642      	mov	r2, r8
 800fea4:	4631      	mov	r1, r6
 800fea6:	4628      	mov	r0, r5
 800fea8:	47b8      	blx	r7
 800feaa:	3001      	adds	r0, #1
 800feac:	d12c      	bne.n	800ff08 <_printf_float+0x250>
 800feae:	e764      	b.n	800fd7a <_printf_float+0xc2>
 800feb0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800feb4:	f240 80e0 	bls.w	8010078 <_printf_float+0x3c0>
 800feb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800febc:	2200      	movs	r2, #0
 800febe:	2300      	movs	r3, #0
 800fec0:	f7f0 fe6a 	bl	8000b98 <__aeabi_dcmpeq>
 800fec4:	2800      	cmp	r0, #0
 800fec6:	d034      	beq.n	800ff32 <_printf_float+0x27a>
 800fec8:	4a37      	ldr	r2, [pc, #220]	; (800ffa8 <_printf_float+0x2f0>)
 800feca:	2301      	movs	r3, #1
 800fecc:	4631      	mov	r1, r6
 800fece:	4628      	mov	r0, r5
 800fed0:	47b8      	blx	r7
 800fed2:	3001      	adds	r0, #1
 800fed4:	f43f af51 	beq.w	800fd7a <_printf_float+0xc2>
 800fed8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fedc:	429a      	cmp	r2, r3
 800fede:	db02      	blt.n	800fee6 <_printf_float+0x22e>
 800fee0:	6823      	ldr	r3, [r4, #0]
 800fee2:	07d8      	lsls	r0, r3, #31
 800fee4:	d510      	bpl.n	800ff08 <_printf_float+0x250>
 800fee6:	ee18 3a10 	vmov	r3, s16
 800feea:	4652      	mov	r2, sl
 800feec:	4631      	mov	r1, r6
 800feee:	4628      	mov	r0, r5
 800fef0:	47b8      	blx	r7
 800fef2:	3001      	adds	r0, #1
 800fef4:	f43f af41 	beq.w	800fd7a <_printf_float+0xc2>
 800fef8:	f04f 0800 	mov.w	r8, #0
 800fefc:	f104 091a 	add.w	r9, r4, #26
 800ff00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff02:	3b01      	subs	r3, #1
 800ff04:	4543      	cmp	r3, r8
 800ff06:	dc09      	bgt.n	800ff1c <_printf_float+0x264>
 800ff08:	6823      	ldr	r3, [r4, #0]
 800ff0a:	079b      	lsls	r3, r3, #30
 800ff0c:	f100 8105 	bmi.w	801011a <_printf_float+0x462>
 800ff10:	68e0      	ldr	r0, [r4, #12]
 800ff12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff14:	4298      	cmp	r0, r3
 800ff16:	bfb8      	it	lt
 800ff18:	4618      	movlt	r0, r3
 800ff1a:	e730      	b.n	800fd7e <_printf_float+0xc6>
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	464a      	mov	r2, r9
 800ff20:	4631      	mov	r1, r6
 800ff22:	4628      	mov	r0, r5
 800ff24:	47b8      	blx	r7
 800ff26:	3001      	adds	r0, #1
 800ff28:	f43f af27 	beq.w	800fd7a <_printf_float+0xc2>
 800ff2c:	f108 0801 	add.w	r8, r8, #1
 800ff30:	e7e6      	b.n	800ff00 <_printf_float+0x248>
 800ff32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	dc39      	bgt.n	800ffac <_printf_float+0x2f4>
 800ff38:	4a1b      	ldr	r2, [pc, #108]	; (800ffa8 <_printf_float+0x2f0>)
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	4631      	mov	r1, r6
 800ff3e:	4628      	mov	r0, r5
 800ff40:	47b8      	blx	r7
 800ff42:	3001      	adds	r0, #1
 800ff44:	f43f af19 	beq.w	800fd7a <_printf_float+0xc2>
 800ff48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff4c:	4313      	orrs	r3, r2
 800ff4e:	d102      	bne.n	800ff56 <_printf_float+0x29e>
 800ff50:	6823      	ldr	r3, [r4, #0]
 800ff52:	07d9      	lsls	r1, r3, #31
 800ff54:	d5d8      	bpl.n	800ff08 <_printf_float+0x250>
 800ff56:	ee18 3a10 	vmov	r3, s16
 800ff5a:	4652      	mov	r2, sl
 800ff5c:	4631      	mov	r1, r6
 800ff5e:	4628      	mov	r0, r5
 800ff60:	47b8      	blx	r7
 800ff62:	3001      	adds	r0, #1
 800ff64:	f43f af09 	beq.w	800fd7a <_printf_float+0xc2>
 800ff68:	f04f 0900 	mov.w	r9, #0
 800ff6c:	f104 0a1a 	add.w	sl, r4, #26
 800ff70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff72:	425b      	negs	r3, r3
 800ff74:	454b      	cmp	r3, r9
 800ff76:	dc01      	bgt.n	800ff7c <_printf_float+0x2c4>
 800ff78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff7a:	e792      	b.n	800fea2 <_printf_float+0x1ea>
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	4652      	mov	r2, sl
 800ff80:	4631      	mov	r1, r6
 800ff82:	4628      	mov	r0, r5
 800ff84:	47b8      	blx	r7
 800ff86:	3001      	adds	r0, #1
 800ff88:	f43f aef7 	beq.w	800fd7a <_printf_float+0xc2>
 800ff8c:	f109 0901 	add.w	r9, r9, #1
 800ff90:	e7ee      	b.n	800ff70 <_printf_float+0x2b8>
 800ff92:	bf00      	nop
 800ff94:	7fefffff 	.word	0x7fefffff
 800ff98:	08026030 	.word	0x08026030
 800ff9c:	08026034 	.word	0x08026034
 800ffa0:	0802603c 	.word	0x0802603c
 800ffa4:	08026038 	.word	0x08026038
 800ffa8:	08026040 	.word	0x08026040
 800ffac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	bfa8      	it	ge
 800ffb4:	461a      	movge	r2, r3
 800ffb6:	2a00      	cmp	r2, #0
 800ffb8:	4691      	mov	r9, r2
 800ffba:	dc37      	bgt.n	801002c <_printf_float+0x374>
 800ffbc:	f04f 0b00 	mov.w	fp, #0
 800ffc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ffc4:	f104 021a 	add.w	r2, r4, #26
 800ffc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ffca:	9305      	str	r3, [sp, #20]
 800ffcc:	eba3 0309 	sub.w	r3, r3, r9
 800ffd0:	455b      	cmp	r3, fp
 800ffd2:	dc33      	bgt.n	801003c <_printf_float+0x384>
 800ffd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	db3b      	blt.n	8010054 <_printf_float+0x39c>
 800ffdc:	6823      	ldr	r3, [r4, #0]
 800ffde:	07da      	lsls	r2, r3, #31
 800ffe0:	d438      	bmi.n	8010054 <_printf_float+0x39c>
 800ffe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffe4:	9a05      	ldr	r2, [sp, #20]
 800ffe6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ffe8:	1a9a      	subs	r2, r3, r2
 800ffea:	eba3 0901 	sub.w	r9, r3, r1
 800ffee:	4591      	cmp	r9, r2
 800fff0:	bfa8      	it	ge
 800fff2:	4691      	movge	r9, r2
 800fff4:	f1b9 0f00 	cmp.w	r9, #0
 800fff8:	dc35      	bgt.n	8010066 <_printf_float+0x3ae>
 800fffa:	f04f 0800 	mov.w	r8, #0
 800fffe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010002:	f104 0a1a 	add.w	sl, r4, #26
 8010006:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801000a:	1a9b      	subs	r3, r3, r2
 801000c:	eba3 0309 	sub.w	r3, r3, r9
 8010010:	4543      	cmp	r3, r8
 8010012:	f77f af79 	ble.w	800ff08 <_printf_float+0x250>
 8010016:	2301      	movs	r3, #1
 8010018:	4652      	mov	r2, sl
 801001a:	4631      	mov	r1, r6
 801001c:	4628      	mov	r0, r5
 801001e:	47b8      	blx	r7
 8010020:	3001      	adds	r0, #1
 8010022:	f43f aeaa 	beq.w	800fd7a <_printf_float+0xc2>
 8010026:	f108 0801 	add.w	r8, r8, #1
 801002a:	e7ec      	b.n	8010006 <_printf_float+0x34e>
 801002c:	4613      	mov	r3, r2
 801002e:	4631      	mov	r1, r6
 8010030:	4642      	mov	r2, r8
 8010032:	4628      	mov	r0, r5
 8010034:	47b8      	blx	r7
 8010036:	3001      	adds	r0, #1
 8010038:	d1c0      	bne.n	800ffbc <_printf_float+0x304>
 801003a:	e69e      	b.n	800fd7a <_printf_float+0xc2>
 801003c:	2301      	movs	r3, #1
 801003e:	4631      	mov	r1, r6
 8010040:	4628      	mov	r0, r5
 8010042:	9205      	str	r2, [sp, #20]
 8010044:	47b8      	blx	r7
 8010046:	3001      	adds	r0, #1
 8010048:	f43f ae97 	beq.w	800fd7a <_printf_float+0xc2>
 801004c:	9a05      	ldr	r2, [sp, #20]
 801004e:	f10b 0b01 	add.w	fp, fp, #1
 8010052:	e7b9      	b.n	800ffc8 <_printf_float+0x310>
 8010054:	ee18 3a10 	vmov	r3, s16
 8010058:	4652      	mov	r2, sl
 801005a:	4631      	mov	r1, r6
 801005c:	4628      	mov	r0, r5
 801005e:	47b8      	blx	r7
 8010060:	3001      	adds	r0, #1
 8010062:	d1be      	bne.n	800ffe2 <_printf_float+0x32a>
 8010064:	e689      	b.n	800fd7a <_printf_float+0xc2>
 8010066:	9a05      	ldr	r2, [sp, #20]
 8010068:	464b      	mov	r3, r9
 801006a:	4442      	add	r2, r8
 801006c:	4631      	mov	r1, r6
 801006e:	4628      	mov	r0, r5
 8010070:	47b8      	blx	r7
 8010072:	3001      	adds	r0, #1
 8010074:	d1c1      	bne.n	800fffa <_printf_float+0x342>
 8010076:	e680      	b.n	800fd7a <_printf_float+0xc2>
 8010078:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801007a:	2a01      	cmp	r2, #1
 801007c:	dc01      	bgt.n	8010082 <_printf_float+0x3ca>
 801007e:	07db      	lsls	r3, r3, #31
 8010080:	d538      	bpl.n	80100f4 <_printf_float+0x43c>
 8010082:	2301      	movs	r3, #1
 8010084:	4642      	mov	r2, r8
 8010086:	4631      	mov	r1, r6
 8010088:	4628      	mov	r0, r5
 801008a:	47b8      	blx	r7
 801008c:	3001      	adds	r0, #1
 801008e:	f43f ae74 	beq.w	800fd7a <_printf_float+0xc2>
 8010092:	ee18 3a10 	vmov	r3, s16
 8010096:	4652      	mov	r2, sl
 8010098:	4631      	mov	r1, r6
 801009a:	4628      	mov	r0, r5
 801009c:	47b8      	blx	r7
 801009e:	3001      	adds	r0, #1
 80100a0:	f43f ae6b 	beq.w	800fd7a <_printf_float+0xc2>
 80100a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80100a8:	2200      	movs	r2, #0
 80100aa:	2300      	movs	r3, #0
 80100ac:	f7f0 fd74 	bl	8000b98 <__aeabi_dcmpeq>
 80100b0:	b9d8      	cbnz	r0, 80100ea <_printf_float+0x432>
 80100b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100b4:	f108 0201 	add.w	r2, r8, #1
 80100b8:	3b01      	subs	r3, #1
 80100ba:	4631      	mov	r1, r6
 80100bc:	4628      	mov	r0, r5
 80100be:	47b8      	blx	r7
 80100c0:	3001      	adds	r0, #1
 80100c2:	d10e      	bne.n	80100e2 <_printf_float+0x42a>
 80100c4:	e659      	b.n	800fd7a <_printf_float+0xc2>
 80100c6:	2301      	movs	r3, #1
 80100c8:	4652      	mov	r2, sl
 80100ca:	4631      	mov	r1, r6
 80100cc:	4628      	mov	r0, r5
 80100ce:	47b8      	blx	r7
 80100d0:	3001      	adds	r0, #1
 80100d2:	f43f ae52 	beq.w	800fd7a <_printf_float+0xc2>
 80100d6:	f108 0801 	add.w	r8, r8, #1
 80100da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100dc:	3b01      	subs	r3, #1
 80100de:	4543      	cmp	r3, r8
 80100e0:	dcf1      	bgt.n	80100c6 <_printf_float+0x40e>
 80100e2:	464b      	mov	r3, r9
 80100e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80100e8:	e6dc      	b.n	800fea4 <_printf_float+0x1ec>
 80100ea:	f04f 0800 	mov.w	r8, #0
 80100ee:	f104 0a1a 	add.w	sl, r4, #26
 80100f2:	e7f2      	b.n	80100da <_printf_float+0x422>
 80100f4:	2301      	movs	r3, #1
 80100f6:	4642      	mov	r2, r8
 80100f8:	e7df      	b.n	80100ba <_printf_float+0x402>
 80100fa:	2301      	movs	r3, #1
 80100fc:	464a      	mov	r2, r9
 80100fe:	4631      	mov	r1, r6
 8010100:	4628      	mov	r0, r5
 8010102:	47b8      	blx	r7
 8010104:	3001      	adds	r0, #1
 8010106:	f43f ae38 	beq.w	800fd7a <_printf_float+0xc2>
 801010a:	f108 0801 	add.w	r8, r8, #1
 801010e:	68e3      	ldr	r3, [r4, #12]
 8010110:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010112:	1a5b      	subs	r3, r3, r1
 8010114:	4543      	cmp	r3, r8
 8010116:	dcf0      	bgt.n	80100fa <_printf_float+0x442>
 8010118:	e6fa      	b.n	800ff10 <_printf_float+0x258>
 801011a:	f04f 0800 	mov.w	r8, #0
 801011e:	f104 0919 	add.w	r9, r4, #25
 8010122:	e7f4      	b.n	801010e <_printf_float+0x456>

08010124 <_printf_common>:
 8010124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010128:	4616      	mov	r6, r2
 801012a:	4699      	mov	r9, r3
 801012c:	688a      	ldr	r2, [r1, #8]
 801012e:	690b      	ldr	r3, [r1, #16]
 8010130:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010134:	4293      	cmp	r3, r2
 8010136:	bfb8      	it	lt
 8010138:	4613      	movlt	r3, r2
 801013a:	6033      	str	r3, [r6, #0]
 801013c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010140:	4607      	mov	r7, r0
 8010142:	460c      	mov	r4, r1
 8010144:	b10a      	cbz	r2, 801014a <_printf_common+0x26>
 8010146:	3301      	adds	r3, #1
 8010148:	6033      	str	r3, [r6, #0]
 801014a:	6823      	ldr	r3, [r4, #0]
 801014c:	0699      	lsls	r1, r3, #26
 801014e:	bf42      	ittt	mi
 8010150:	6833      	ldrmi	r3, [r6, #0]
 8010152:	3302      	addmi	r3, #2
 8010154:	6033      	strmi	r3, [r6, #0]
 8010156:	6825      	ldr	r5, [r4, #0]
 8010158:	f015 0506 	ands.w	r5, r5, #6
 801015c:	d106      	bne.n	801016c <_printf_common+0x48>
 801015e:	f104 0a19 	add.w	sl, r4, #25
 8010162:	68e3      	ldr	r3, [r4, #12]
 8010164:	6832      	ldr	r2, [r6, #0]
 8010166:	1a9b      	subs	r3, r3, r2
 8010168:	42ab      	cmp	r3, r5
 801016a:	dc26      	bgt.n	80101ba <_printf_common+0x96>
 801016c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010170:	1e13      	subs	r3, r2, #0
 8010172:	6822      	ldr	r2, [r4, #0]
 8010174:	bf18      	it	ne
 8010176:	2301      	movne	r3, #1
 8010178:	0692      	lsls	r2, r2, #26
 801017a:	d42b      	bmi.n	80101d4 <_printf_common+0xb0>
 801017c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010180:	4649      	mov	r1, r9
 8010182:	4638      	mov	r0, r7
 8010184:	47c0      	blx	r8
 8010186:	3001      	adds	r0, #1
 8010188:	d01e      	beq.n	80101c8 <_printf_common+0xa4>
 801018a:	6823      	ldr	r3, [r4, #0]
 801018c:	68e5      	ldr	r5, [r4, #12]
 801018e:	6832      	ldr	r2, [r6, #0]
 8010190:	f003 0306 	and.w	r3, r3, #6
 8010194:	2b04      	cmp	r3, #4
 8010196:	bf08      	it	eq
 8010198:	1aad      	subeq	r5, r5, r2
 801019a:	68a3      	ldr	r3, [r4, #8]
 801019c:	6922      	ldr	r2, [r4, #16]
 801019e:	bf0c      	ite	eq
 80101a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80101a4:	2500      	movne	r5, #0
 80101a6:	4293      	cmp	r3, r2
 80101a8:	bfc4      	itt	gt
 80101aa:	1a9b      	subgt	r3, r3, r2
 80101ac:	18ed      	addgt	r5, r5, r3
 80101ae:	2600      	movs	r6, #0
 80101b0:	341a      	adds	r4, #26
 80101b2:	42b5      	cmp	r5, r6
 80101b4:	d11a      	bne.n	80101ec <_printf_common+0xc8>
 80101b6:	2000      	movs	r0, #0
 80101b8:	e008      	b.n	80101cc <_printf_common+0xa8>
 80101ba:	2301      	movs	r3, #1
 80101bc:	4652      	mov	r2, sl
 80101be:	4649      	mov	r1, r9
 80101c0:	4638      	mov	r0, r7
 80101c2:	47c0      	blx	r8
 80101c4:	3001      	adds	r0, #1
 80101c6:	d103      	bne.n	80101d0 <_printf_common+0xac>
 80101c8:	f04f 30ff 	mov.w	r0, #4294967295
 80101cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101d0:	3501      	adds	r5, #1
 80101d2:	e7c6      	b.n	8010162 <_printf_common+0x3e>
 80101d4:	18e1      	adds	r1, r4, r3
 80101d6:	1c5a      	adds	r2, r3, #1
 80101d8:	2030      	movs	r0, #48	; 0x30
 80101da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80101de:	4422      	add	r2, r4
 80101e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80101e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80101e8:	3302      	adds	r3, #2
 80101ea:	e7c7      	b.n	801017c <_printf_common+0x58>
 80101ec:	2301      	movs	r3, #1
 80101ee:	4622      	mov	r2, r4
 80101f0:	4649      	mov	r1, r9
 80101f2:	4638      	mov	r0, r7
 80101f4:	47c0      	blx	r8
 80101f6:	3001      	adds	r0, #1
 80101f8:	d0e6      	beq.n	80101c8 <_printf_common+0xa4>
 80101fa:	3601      	adds	r6, #1
 80101fc:	e7d9      	b.n	80101b2 <_printf_common+0x8e>
	...

08010200 <_printf_i>:
 8010200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010204:	7e0f      	ldrb	r7, [r1, #24]
 8010206:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010208:	2f78      	cmp	r7, #120	; 0x78
 801020a:	4691      	mov	r9, r2
 801020c:	4680      	mov	r8, r0
 801020e:	460c      	mov	r4, r1
 8010210:	469a      	mov	sl, r3
 8010212:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010216:	d807      	bhi.n	8010228 <_printf_i+0x28>
 8010218:	2f62      	cmp	r7, #98	; 0x62
 801021a:	d80a      	bhi.n	8010232 <_printf_i+0x32>
 801021c:	2f00      	cmp	r7, #0
 801021e:	f000 80d8 	beq.w	80103d2 <_printf_i+0x1d2>
 8010222:	2f58      	cmp	r7, #88	; 0x58
 8010224:	f000 80a3 	beq.w	801036e <_printf_i+0x16e>
 8010228:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801022c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010230:	e03a      	b.n	80102a8 <_printf_i+0xa8>
 8010232:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010236:	2b15      	cmp	r3, #21
 8010238:	d8f6      	bhi.n	8010228 <_printf_i+0x28>
 801023a:	a101      	add	r1, pc, #4	; (adr r1, 8010240 <_printf_i+0x40>)
 801023c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010240:	08010299 	.word	0x08010299
 8010244:	080102ad 	.word	0x080102ad
 8010248:	08010229 	.word	0x08010229
 801024c:	08010229 	.word	0x08010229
 8010250:	08010229 	.word	0x08010229
 8010254:	08010229 	.word	0x08010229
 8010258:	080102ad 	.word	0x080102ad
 801025c:	08010229 	.word	0x08010229
 8010260:	08010229 	.word	0x08010229
 8010264:	08010229 	.word	0x08010229
 8010268:	08010229 	.word	0x08010229
 801026c:	080103b9 	.word	0x080103b9
 8010270:	080102dd 	.word	0x080102dd
 8010274:	0801039b 	.word	0x0801039b
 8010278:	08010229 	.word	0x08010229
 801027c:	08010229 	.word	0x08010229
 8010280:	080103db 	.word	0x080103db
 8010284:	08010229 	.word	0x08010229
 8010288:	080102dd 	.word	0x080102dd
 801028c:	08010229 	.word	0x08010229
 8010290:	08010229 	.word	0x08010229
 8010294:	080103a3 	.word	0x080103a3
 8010298:	682b      	ldr	r3, [r5, #0]
 801029a:	1d1a      	adds	r2, r3, #4
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	602a      	str	r2, [r5, #0]
 80102a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80102a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80102a8:	2301      	movs	r3, #1
 80102aa:	e0a3      	b.n	80103f4 <_printf_i+0x1f4>
 80102ac:	6820      	ldr	r0, [r4, #0]
 80102ae:	6829      	ldr	r1, [r5, #0]
 80102b0:	0606      	lsls	r6, r0, #24
 80102b2:	f101 0304 	add.w	r3, r1, #4
 80102b6:	d50a      	bpl.n	80102ce <_printf_i+0xce>
 80102b8:	680e      	ldr	r6, [r1, #0]
 80102ba:	602b      	str	r3, [r5, #0]
 80102bc:	2e00      	cmp	r6, #0
 80102be:	da03      	bge.n	80102c8 <_printf_i+0xc8>
 80102c0:	232d      	movs	r3, #45	; 0x2d
 80102c2:	4276      	negs	r6, r6
 80102c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80102c8:	485e      	ldr	r0, [pc, #376]	; (8010444 <_printf_i+0x244>)
 80102ca:	230a      	movs	r3, #10
 80102cc:	e019      	b.n	8010302 <_printf_i+0x102>
 80102ce:	680e      	ldr	r6, [r1, #0]
 80102d0:	602b      	str	r3, [r5, #0]
 80102d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80102d6:	bf18      	it	ne
 80102d8:	b236      	sxthne	r6, r6
 80102da:	e7ef      	b.n	80102bc <_printf_i+0xbc>
 80102dc:	682b      	ldr	r3, [r5, #0]
 80102de:	6820      	ldr	r0, [r4, #0]
 80102e0:	1d19      	adds	r1, r3, #4
 80102e2:	6029      	str	r1, [r5, #0]
 80102e4:	0601      	lsls	r1, r0, #24
 80102e6:	d501      	bpl.n	80102ec <_printf_i+0xec>
 80102e8:	681e      	ldr	r6, [r3, #0]
 80102ea:	e002      	b.n	80102f2 <_printf_i+0xf2>
 80102ec:	0646      	lsls	r6, r0, #25
 80102ee:	d5fb      	bpl.n	80102e8 <_printf_i+0xe8>
 80102f0:	881e      	ldrh	r6, [r3, #0]
 80102f2:	4854      	ldr	r0, [pc, #336]	; (8010444 <_printf_i+0x244>)
 80102f4:	2f6f      	cmp	r7, #111	; 0x6f
 80102f6:	bf0c      	ite	eq
 80102f8:	2308      	moveq	r3, #8
 80102fa:	230a      	movne	r3, #10
 80102fc:	2100      	movs	r1, #0
 80102fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010302:	6865      	ldr	r5, [r4, #4]
 8010304:	60a5      	str	r5, [r4, #8]
 8010306:	2d00      	cmp	r5, #0
 8010308:	bfa2      	ittt	ge
 801030a:	6821      	ldrge	r1, [r4, #0]
 801030c:	f021 0104 	bicge.w	r1, r1, #4
 8010310:	6021      	strge	r1, [r4, #0]
 8010312:	b90e      	cbnz	r6, 8010318 <_printf_i+0x118>
 8010314:	2d00      	cmp	r5, #0
 8010316:	d04d      	beq.n	80103b4 <_printf_i+0x1b4>
 8010318:	4615      	mov	r5, r2
 801031a:	fbb6 f1f3 	udiv	r1, r6, r3
 801031e:	fb03 6711 	mls	r7, r3, r1, r6
 8010322:	5dc7      	ldrb	r7, [r0, r7]
 8010324:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010328:	4637      	mov	r7, r6
 801032a:	42bb      	cmp	r3, r7
 801032c:	460e      	mov	r6, r1
 801032e:	d9f4      	bls.n	801031a <_printf_i+0x11a>
 8010330:	2b08      	cmp	r3, #8
 8010332:	d10b      	bne.n	801034c <_printf_i+0x14c>
 8010334:	6823      	ldr	r3, [r4, #0]
 8010336:	07de      	lsls	r6, r3, #31
 8010338:	d508      	bpl.n	801034c <_printf_i+0x14c>
 801033a:	6923      	ldr	r3, [r4, #16]
 801033c:	6861      	ldr	r1, [r4, #4]
 801033e:	4299      	cmp	r1, r3
 8010340:	bfde      	ittt	le
 8010342:	2330      	movle	r3, #48	; 0x30
 8010344:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010348:	f105 35ff 	addle.w	r5, r5, #4294967295
 801034c:	1b52      	subs	r2, r2, r5
 801034e:	6122      	str	r2, [r4, #16]
 8010350:	f8cd a000 	str.w	sl, [sp]
 8010354:	464b      	mov	r3, r9
 8010356:	aa03      	add	r2, sp, #12
 8010358:	4621      	mov	r1, r4
 801035a:	4640      	mov	r0, r8
 801035c:	f7ff fee2 	bl	8010124 <_printf_common>
 8010360:	3001      	adds	r0, #1
 8010362:	d14c      	bne.n	80103fe <_printf_i+0x1fe>
 8010364:	f04f 30ff 	mov.w	r0, #4294967295
 8010368:	b004      	add	sp, #16
 801036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801036e:	4835      	ldr	r0, [pc, #212]	; (8010444 <_printf_i+0x244>)
 8010370:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010374:	6829      	ldr	r1, [r5, #0]
 8010376:	6823      	ldr	r3, [r4, #0]
 8010378:	f851 6b04 	ldr.w	r6, [r1], #4
 801037c:	6029      	str	r1, [r5, #0]
 801037e:	061d      	lsls	r5, r3, #24
 8010380:	d514      	bpl.n	80103ac <_printf_i+0x1ac>
 8010382:	07df      	lsls	r7, r3, #31
 8010384:	bf44      	itt	mi
 8010386:	f043 0320 	orrmi.w	r3, r3, #32
 801038a:	6023      	strmi	r3, [r4, #0]
 801038c:	b91e      	cbnz	r6, 8010396 <_printf_i+0x196>
 801038e:	6823      	ldr	r3, [r4, #0]
 8010390:	f023 0320 	bic.w	r3, r3, #32
 8010394:	6023      	str	r3, [r4, #0]
 8010396:	2310      	movs	r3, #16
 8010398:	e7b0      	b.n	80102fc <_printf_i+0xfc>
 801039a:	6823      	ldr	r3, [r4, #0]
 801039c:	f043 0320 	orr.w	r3, r3, #32
 80103a0:	6023      	str	r3, [r4, #0]
 80103a2:	2378      	movs	r3, #120	; 0x78
 80103a4:	4828      	ldr	r0, [pc, #160]	; (8010448 <_printf_i+0x248>)
 80103a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80103aa:	e7e3      	b.n	8010374 <_printf_i+0x174>
 80103ac:	0659      	lsls	r1, r3, #25
 80103ae:	bf48      	it	mi
 80103b0:	b2b6      	uxthmi	r6, r6
 80103b2:	e7e6      	b.n	8010382 <_printf_i+0x182>
 80103b4:	4615      	mov	r5, r2
 80103b6:	e7bb      	b.n	8010330 <_printf_i+0x130>
 80103b8:	682b      	ldr	r3, [r5, #0]
 80103ba:	6826      	ldr	r6, [r4, #0]
 80103bc:	6961      	ldr	r1, [r4, #20]
 80103be:	1d18      	adds	r0, r3, #4
 80103c0:	6028      	str	r0, [r5, #0]
 80103c2:	0635      	lsls	r5, r6, #24
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	d501      	bpl.n	80103cc <_printf_i+0x1cc>
 80103c8:	6019      	str	r1, [r3, #0]
 80103ca:	e002      	b.n	80103d2 <_printf_i+0x1d2>
 80103cc:	0670      	lsls	r0, r6, #25
 80103ce:	d5fb      	bpl.n	80103c8 <_printf_i+0x1c8>
 80103d0:	8019      	strh	r1, [r3, #0]
 80103d2:	2300      	movs	r3, #0
 80103d4:	6123      	str	r3, [r4, #16]
 80103d6:	4615      	mov	r5, r2
 80103d8:	e7ba      	b.n	8010350 <_printf_i+0x150>
 80103da:	682b      	ldr	r3, [r5, #0]
 80103dc:	1d1a      	adds	r2, r3, #4
 80103de:	602a      	str	r2, [r5, #0]
 80103e0:	681d      	ldr	r5, [r3, #0]
 80103e2:	6862      	ldr	r2, [r4, #4]
 80103e4:	2100      	movs	r1, #0
 80103e6:	4628      	mov	r0, r5
 80103e8:	f7ef ff62 	bl	80002b0 <memchr>
 80103ec:	b108      	cbz	r0, 80103f2 <_printf_i+0x1f2>
 80103ee:	1b40      	subs	r0, r0, r5
 80103f0:	6060      	str	r0, [r4, #4]
 80103f2:	6863      	ldr	r3, [r4, #4]
 80103f4:	6123      	str	r3, [r4, #16]
 80103f6:	2300      	movs	r3, #0
 80103f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80103fc:	e7a8      	b.n	8010350 <_printf_i+0x150>
 80103fe:	6923      	ldr	r3, [r4, #16]
 8010400:	462a      	mov	r2, r5
 8010402:	4649      	mov	r1, r9
 8010404:	4640      	mov	r0, r8
 8010406:	47d0      	blx	sl
 8010408:	3001      	adds	r0, #1
 801040a:	d0ab      	beq.n	8010364 <_printf_i+0x164>
 801040c:	6823      	ldr	r3, [r4, #0]
 801040e:	079b      	lsls	r3, r3, #30
 8010410:	d413      	bmi.n	801043a <_printf_i+0x23a>
 8010412:	68e0      	ldr	r0, [r4, #12]
 8010414:	9b03      	ldr	r3, [sp, #12]
 8010416:	4298      	cmp	r0, r3
 8010418:	bfb8      	it	lt
 801041a:	4618      	movlt	r0, r3
 801041c:	e7a4      	b.n	8010368 <_printf_i+0x168>
 801041e:	2301      	movs	r3, #1
 8010420:	4632      	mov	r2, r6
 8010422:	4649      	mov	r1, r9
 8010424:	4640      	mov	r0, r8
 8010426:	47d0      	blx	sl
 8010428:	3001      	adds	r0, #1
 801042a:	d09b      	beq.n	8010364 <_printf_i+0x164>
 801042c:	3501      	adds	r5, #1
 801042e:	68e3      	ldr	r3, [r4, #12]
 8010430:	9903      	ldr	r1, [sp, #12]
 8010432:	1a5b      	subs	r3, r3, r1
 8010434:	42ab      	cmp	r3, r5
 8010436:	dcf2      	bgt.n	801041e <_printf_i+0x21e>
 8010438:	e7eb      	b.n	8010412 <_printf_i+0x212>
 801043a:	2500      	movs	r5, #0
 801043c:	f104 0619 	add.w	r6, r4, #25
 8010440:	e7f5      	b.n	801042e <_printf_i+0x22e>
 8010442:	bf00      	nop
 8010444:	08026042 	.word	0x08026042
 8010448:	08026053 	.word	0x08026053

0801044c <siprintf>:
 801044c:	b40e      	push	{r1, r2, r3}
 801044e:	b500      	push	{lr}
 8010450:	b09c      	sub	sp, #112	; 0x70
 8010452:	ab1d      	add	r3, sp, #116	; 0x74
 8010454:	9002      	str	r0, [sp, #8]
 8010456:	9006      	str	r0, [sp, #24]
 8010458:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801045c:	4809      	ldr	r0, [pc, #36]	; (8010484 <siprintf+0x38>)
 801045e:	9107      	str	r1, [sp, #28]
 8010460:	9104      	str	r1, [sp, #16]
 8010462:	4909      	ldr	r1, [pc, #36]	; (8010488 <siprintf+0x3c>)
 8010464:	f853 2b04 	ldr.w	r2, [r3], #4
 8010468:	9105      	str	r1, [sp, #20]
 801046a:	6800      	ldr	r0, [r0, #0]
 801046c:	9301      	str	r3, [sp, #4]
 801046e:	a902      	add	r1, sp, #8
 8010470:	f001 fb78 	bl	8011b64 <_svfiprintf_r>
 8010474:	9b02      	ldr	r3, [sp, #8]
 8010476:	2200      	movs	r2, #0
 8010478:	701a      	strb	r2, [r3, #0]
 801047a:	b01c      	add	sp, #112	; 0x70
 801047c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010480:	b003      	add	sp, #12
 8010482:	4770      	bx	lr
 8010484:	20000104 	.word	0x20000104
 8010488:	ffff0208 	.word	0xffff0208

0801048c <quorem>:
 801048c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010490:	6903      	ldr	r3, [r0, #16]
 8010492:	690c      	ldr	r4, [r1, #16]
 8010494:	42a3      	cmp	r3, r4
 8010496:	4607      	mov	r7, r0
 8010498:	f2c0 8081 	blt.w	801059e <quorem+0x112>
 801049c:	3c01      	subs	r4, #1
 801049e:	f101 0814 	add.w	r8, r1, #20
 80104a2:	f100 0514 	add.w	r5, r0, #20
 80104a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80104aa:	9301      	str	r3, [sp, #4]
 80104ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80104b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80104b4:	3301      	adds	r3, #1
 80104b6:	429a      	cmp	r2, r3
 80104b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80104bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80104c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80104c4:	d331      	bcc.n	801052a <quorem+0x9e>
 80104c6:	f04f 0e00 	mov.w	lr, #0
 80104ca:	4640      	mov	r0, r8
 80104cc:	46ac      	mov	ip, r5
 80104ce:	46f2      	mov	sl, lr
 80104d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80104d4:	b293      	uxth	r3, r2
 80104d6:	fb06 e303 	mla	r3, r6, r3, lr
 80104da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80104de:	b29b      	uxth	r3, r3
 80104e0:	ebaa 0303 	sub.w	r3, sl, r3
 80104e4:	f8dc a000 	ldr.w	sl, [ip]
 80104e8:	0c12      	lsrs	r2, r2, #16
 80104ea:	fa13 f38a 	uxtah	r3, r3, sl
 80104ee:	fb06 e202 	mla	r2, r6, r2, lr
 80104f2:	9300      	str	r3, [sp, #0]
 80104f4:	9b00      	ldr	r3, [sp, #0]
 80104f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80104fa:	b292      	uxth	r2, r2
 80104fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010504:	f8bd 3000 	ldrh.w	r3, [sp]
 8010508:	4581      	cmp	r9, r0
 801050a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801050e:	f84c 3b04 	str.w	r3, [ip], #4
 8010512:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010516:	d2db      	bcs.n	80104d0 <quorem+0x44>
 8010518:	f855 300b 	ldr.w	r3, [r5, fp]
 801051c:	b92b      	cbnz	r3, 801052a <quorem+0x9e>
 801051e:	9b01      	ldr	r3, [sp, #4]
 8010520:	3b04      	subs	r3, #4
 8010522:	429d      	cmp	r5, r3
 8010524:	461a      	mov	r2, r3
 8010526:	d32e      	bcc.n	8010586 <quorem+0xfa>
 8010528:	613c      	str	r4, [r7, #16]
 801052a:	4638      	mov	r0, r7
 801052c:	f001 f8c6 	bl	80116bc <__mcmp>
 8010530:	2800      	cmp	r0, #0
 8010532:	db24      	blt.n	801057e <quorem+0xf2>
 8010534:	3601      	adds	r6, #1
 8010536:	4628      	mov	r0, r5
 8010538:	f04f 0c00 	mov.w	ip, #0
 801053c:	f858 2b04 	ldr.w	r2, [r8], #4
 8010540:	f8d0 e000 	ldr.w	lr, [r0]
 8010544:	b293      	uxth	r3, r2
 8010546:	ebac 0303 	sub.w	r3, ip, r3
 801054a:	0c12      	lsrs	r2, r2, #16
 801054c:	fa13 f38e 	uxtah	r3, r3, lr
 8010550:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010554:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010558:	b29b      	uxth	r3, r3
 801055a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801055e:	45c1      	cmp	r9, r8
 8010560:	f840 3b04 	str.w	r3, [r0], #4
 8010564:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010568:	d2e8      	bcs.n	801053c <quorem+0xb0>
 801056a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801056e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010572:	b922      	cbnz	r2, 801057e <quorem+0xf2>
 8010574:	3b04      	subs	r3, #4
 8010576:	429d      	cmp	r5, r3
 8010578:	461a      	mov	r2, r3
 801057a:	d30a      	bcc.n	8010592 <quorem+0x106>
 801057c:	613c      	str	r4, [r7, #16]
 801057e:	4630      	mov	r0, r6
 8010580:	b003      	add	sp, #12
 8010582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010586:	6812      	ldr	r2, [r2, #0]
 8010588:	3b04      	subs	r3, #4
 801058a:	2a00      	cmp	r2, #0
 801058c:	d1cc      	bne.n	8010528 <quorem+0x9c>
 801058e:	3c01      	subs	r4, #1
 8010590:	e7c7      	b.n	8010522 <quorem+0x96>
 8010592:	6812      	ldr	r2, [r2, #0]
 8010594:	3b04      	subs	r3, #4
 8010596:	2a00      	cmp	r2, #0
 8010598:	d1f0      	bne.n	801057c <quorem+0xf0>
 801059a:	3c01      	subs	r4, #1
 801059c:	e7eb      	b.n	8010576 <quorem+0xea>
 801059e:	2000      	movs	r0, #0
 80105a0:	e7ee      	b.n	8010580 <quorem+0xf4>
 80105a2:	0000      	movs	r0, r0
 80105a4:	0000      	movs	r0, r0
	...

080105a8 <_dtoa_r>:
 80105a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105ac:	ed2d 8b04 	vpush	{d8-d9}
 80105b0:	ec57 6b10 	vmov	r6, r7, d0
 80105b4:	b093      	sub	sp, #76	; 0x4c
 80105b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80105b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80105bc:	9106      	str	r1, [sp, #24]
 80105be:	ee10 aa10 	vmov	sl, s0
 80105c2:	4604      	mov	r4, r0
 80105c4:	9209      	str	r2, [sp, #36]	; 0x24
 80105c6:	930c      	str	r3, [sp, #48]	; 0x30
 80105c8:	46bb      	mov	fp, r7
 80105ca:	b975      	cbnz	r5, 80105ea <_dtoa_r+0x42>
 80105cc:	2010      	movs	r0, #16
 80105ce:	f000 fddd 	bl	801118c <malloc>
 80105d2:	4602      	mov	r2, r0
 80105d4:	6260      	str	r0, [r4, #36]	; 0x24
 80105d6:	b920      	cbnz	r0, 80105e2 <_dtoa_r+0x3a>
 80105d8:	4ba7      	ldr	r3, [pc, #668]	; (8010878 <_dtoa_r+0x2d0>)
 80105da:	21ea      	movs	r1, #234	; 0xea
 80105dc:	48a7      	ldr	r0, [pc, #668]	; (801087c <_dtoa_r+0x2d4>)
 80105de:	f001 fbd1 	bl	8011d84 <__assert_func>
 80105e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80105e6:	6005      	str	r5, [r0, #0]
 80105e8:	60c5      	str	r5, [r0, #12]
 80105ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105ec:	6819      	ldr	r1, [r3, #0]
 80105ee:	b151      	cbz	r1, 8010606 <_dtoa_r+0x5e>
 80105f0:	685a      	ldr	r2, [r3, #4]
 80105f2:	604a      	str	r2, [r1, #4]
 80105f4:	2301      	movs	r3, #1
 80105f6:	4093      	lsls	r3, r2
 80105f8:	608b      	str	r3, [r1, #8]
 80105fa:	4620      	mov	r0, r4
 80105fc:	f000 fe1c 	bl	8011238 <_Bfree>
 8010600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010602:	2200      	movs	r2, #0
 8010604:	601a      	str	r2, [r3, #0]
 8010606:	1e3b      	subs	r3, r7, #0
 8010608:	bfaa      	itet	ge
 801060a:	2300      	movge	r3, #0
 801060c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010610:	f8c8 3000 	strge.w	r3, [r8]
 8010614:	4b9a      	ldr	r3, [pc, #616]	; (8010880 <_dtoa_r+0x2d8>)
 8010616:	bfbc      	itt	lt
 8010618:	2201      	movlt	r2, #1
 801061a:	f8c8 2000 	strlt.w	r2, [r8]
 801061e:	ea33 030b 	bics.w	r3, r3, fp
 8010622:	d11b      	bne.n	801065c <_dtoa_r+0xb4>
 8010624:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010626:	f242 730f 	movw	r3, #9999	; 0x270f
 801062a:	6013      	str	r3, [r2, #0]
 801062c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010630:	4333      	orrs	r3, r6
 8010632:	f000 8592 	beq.w	801115a <_dtoa_r+0xbb2>
 8010636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010638:	b963      	cbnz	r3, 8010654 <_dtoa_r+0xac>
 801063a:	4b92      	ldr	r3, [pc, #584]	; (8010884 <_dtoa_r+0x2dc>)
 801063c:	e022      	b.n	8010684 <_dtoa_r+0xdc>
 801063e:	4b92      	ldr	r3, [pc, #584]	; (8010888 <_dtoa_r+0x2e0>)
 8010640:	9301      	str	r3, [sp, #4]
 8010642:	3308      	adds	r3, #8
 8010644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010646:	6013      	str	r3, [r2, #0]
 8010648:	9801      	ldr	r0, [sp, #4]
 801064a:	b013      	add	sp, #76	; 0x4c
 801064c:	ecbd 8b04 	vpop	{d8-d9}
 8010650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010654:	4b8b      	ldr	r3, [pc, #556]	; (8010884 <_dtoa_r+0x2dc>)
 8010656:	9301      	str	r3, [sp, #4]
 8010658:	3303      	adds	r3, #3
 801065a:	e7f3      	b.n	8010644 <_dtoa_r+0x9c>
 801065c:	2200      	movs	r2, #0
 801065e:	2300      	movs	r3, #0
 8010660:	4650      	mov	r0, sl
 8010662:	4659      	mov	r1, fp
 8010664:	f7f0 fa98 	bl	8000b98 <__aeabi_dcmpeq>
 8010668:	ec4b ab19 	vmov	d9, sl, fp
 801066c:	4680      	mov	r8, r0
 801066e:	b158      	cbz	r0, 8010688 <_dtoa_r+0xe0>
 8010670:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010672:	2301      	movs	r3, #1
 8010674:	6013      	str	r3, [r2, #0]
 8010676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010678:	2b00      	cmp	r3, #0
 801067a:	f000 856b 	beq.w	8011154 <_dtoa_r+0xbac>
 801067e:	4883      	ldr	r0, [pc, #524]	; (801088c <_dtoa_r+0x2e4>)
 8010680:	6018      	str	r0, [r3, #0]
 8010682:	1e43      	subs	r3, r0, #1
 8010684:	9301      	str	r3, [sp, #4]
 8010686:	e7df      	b.n	8010648 <_dtoa_r+0xa0>
 8010688:	ec4b ab10 	vmov	d0, sl, fp
 801068c:	aa10      	add	r2, sp, #64	; 0x40
 801068e:	a911      	add	r1, sp, #68	; 0x44
 8010690:	4620      	mov	r0, r4
 8010692:	f001 f8b9 	bl	8011808 <__d2b>
 8010696:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801069a:	ee08 0a10 	vmov	s16, r0
 801069e:	2d00      	cmp	r5, #0
 80106a0:	f000 8084 	beq.w	80107ac <_dtoa_r+0x204>
 80106a4:	ee19 3a90 	vmov	r3, s19
 80106a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80106ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80106b0:	4656      	mov	r6, sl
 80106b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80106b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80106ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80106be:	4b74      	ldr	r3, [pc, #464]	; (8010890 <_dtoa_r+0x2e8>)
 80106c0:	2200      	movs	r2, #0
 80106c2:	4630      	mov	r0, r6
 80106c4:	4639      	mov	r1, r7
 80106c6:	f7ef fe47 	bl	8000358 <__aeabi_dsub>
 80106ca:	a365      	add	r3, pc, #404	; (adr r3, 8010860 <_dtoa_r+0x2b8>)
 80106cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d0:	f7ef fffa 	bl	80006c8 <__aeabi_dmul>
 80106d4:	a364      	add	r3, pc, #400	; (adr r3, 8010868 <_dtoa_r+0x2c0>)
 80106d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106da:	f7ef fe3f 	bl	800035c <__adddf3>
 80106de:	4606      	mov	r6, r0
 80106e0:	4628      	mov	r0, r5
 80106e2:	460f      	mov	r7, r1
 80106e4:	f7ef ff86 	bl	80005f4 <__aeabi_i2d>
 80106e8:	a361      	add	r3, pc, #388	; (adr r3, 8010870 <_dtoa_r+0x2c8>)
 80106ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ee:	f7ef ffeb 	bl	80006c8 <__aeabi_dmul>
 80106f2:	4602      	mov	r2, r0
 80106f4:	460b      	mov	r3, r1
 80106f6:	4630      	mov	r0, r6
 80106f8:	4639      	mov	r1, r7
 80106fa:	f7ef fe2f 	bl	800035c <__adddf3>
 80106fe:	4606      	mov	r6, r0
 8010700:	460f      	mov	r7, r1
 8010702:	f7f0 fa91 	bl	8000c28 <__aeabi_d2iz>
 8010706:	2200      	movs	r2, #0
 8010708:	9000      	str	r0, [sp, #0]
 801070a:	2300      	movs	r3, #0
 801070c:	4630      	mov	r0, r6
 801070e:	4639      	mov	r1, r7
 8010710:	f7f0 fa4c 	bl	8000bac <__aeabi_dcmplt>
 8010714:	b150      	cbz	r0, 801072c <_dtoa_r+0x184>
 8010716:	9800      	ldr	r0, [sp, #0]
 8010718:	f7ef ff6c 	bl	80005f4 <__aeabi_i2d>
 801071c:	4632      	mov	r2, r6
 801071e:	463b      	mov	r3, r7
 8010720:	f7f0 fa3a 	bl	8000b98 <__aeabi_dcmpeq>
 8010724:	b910      	cbnz	r0, 801072c <_dtoa_r+0x184>
 8010726:	9b00      	ldr	r3, [sp, #0]
 8010728:	3b01      	subs	r3, #1
 801072a:	9300      	str	r3, [sp, #0]
 801072c:	9b00      	ldr	r3, [sp, #0]
 801072e:	2b16      	cmp	r3, #22
 8010730:	d85a      	bhi.n	80107e8 <_dtoa_r+0x240>
 8010732:	9a00      	ldr	r2, [sp, #0]
 8010734:	4b57      	ldr	r3, [pc, #348]	; (8010894 <_dtoa_r+0x2ec>)
 8010736:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801073a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801073e:	ec51 0b19 	vmov	r0, r1, d9
 8010742:	f7f0 fa33 	bl	8000bac <__aeabi_dcmplt>
 8010746:	2800      	cmp	r0, #0
 8010748:	d050      	beq.n	80107ec <_dtoa_r+0x244>
 801074a:	9b00      	ldr	r3, [sp, #0]
 801074c:	3b01      	subs	r3, #1
 801074e:	9300      	str	r3, [sp, #0]
 8010750:	2300      	movs	r3, #0
 8010752:	930b      	str	r3, [sp, #44]	; 0x2c
 8010754:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010756:	1b5d      	subs	r5, r3, r5
 8010758:	1e6b      	subs	r3, r5, #1
 801075a:	9305      	str	r3, [sp, #20]
 801075c:	bf45      	ittet	mi
 801075e:	f1c5 0301 	rsbmi	r3, r5, #1
 8010762:	9304      	strmi	r3, [sp, #16]
 8010764:	2300      	movpl	r3, #0
 8010766:	2300      	movmi	r3, #0
 8010768:	bf4c      	ite	mi
 801076a:	9305      	strmi	r3, [sp, #20]
 801076c:	9304      	strpl	r3, [sp, #16]
 801076e:	9b00      	ldr	r3, [sp, #0]
 8010770:	2b00      	cmp	r3, #0
 8010772:	db3d      	blt.n	80107f0 <_dtoa_r+0x248>
 8010774:	9b05      	ldr	r3, [sp, #20]
 8010776:	9a00      	ldr	r2, [sp, #0]
 8010778:	920a      	str	r2, [sp, #40]	; 0x28
 801077a:	4413      	add	r3, r2
 801077c:	9305      	str	r3, [sp, #20]
 801077e:	2300      	movs	r3, #0
 8010780:	9307      	str	r3, [sp, #28]
 8010782:	9b06      	ldr	r3, [sp, #24]
 8010784:	2b09      	cmp	r3, #9
 8010786:	f200 8089 	bhi.w	801089c <_dtoa_r+0x2f4>
 801078a:	2b05      	cmp	r3, #5
 801078c:	bfc4      	itt	gt
 801078e:	3b04      	subgt	r3, #4
 8010790:	9306      	strgt	r3, [sp, #24]
 8010792:	9b06      	ldr	r3, [sp, #24]
 8010794:	f1a3 0302 	sub.w	r3, r3, #2
 8010798:	bfcc      	ite	gt
 801079a:	2500      	movgt	r5, #0
 801079c:	2501      	movle	r5, #1
 801079e:	2b03      	cmp	r3, #3
 80107a0:	f200 8087 	bhi.w	80108b2 <_dtoa_r+0x30a>
 80107a4:	e8df f003 	tbb	[pc, r3]
 80107a8:	59383a2d 	.word	0x59383a2d
 80107ac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80107b0:	441d      	add	r5, r3
 80107b2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80107b6:	2b20      	cmp	r3, #32
 80107b8:	bfc1      	itttt	gt
 80107ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80107be:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80107c2:	fa0b f303 	lslgt.w	r3, fp, r3
 80107c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80107ca:	bfda      	itte	le
 80107cc:	f1c3 0320 	rsble	r3, r3, #32
 80107d0:	fa06 f003 	lslle.w	r0, r6, r3
 80107d4:	4318      	orrgt	r0, r3
 80107d6:	f7ef fefd 	bl	80005d4 <__aeabi_ui2d>
 80107da:	2301      	movs	r3, #1
 80107dc:	4606      	mov	r6, r0
 80107de:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80107e2:	3d01      	subs	r5, #1
 80107e4:	930e      	str	r3, [sp, #56]	; 0x38
 80107e6:	e76a      	b.n	80106be <_dtoa_r+0x116>
 80107e8:	2301      	movs	r3, #1
 80107ea:	e7b2      	b.n	8010752 <_dtoa_r+0x1aa>
 80107ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80107ee:	e7b1      	b.n	8010754 <_dtoa_r+0x1ac>
 80107f0:	9b04      	ldr	r3, [sp, #16]
 80107f2:	9a00      	ldr	r2, [sp, #0]
 80107f4:	1a9b      	subs	r3, r3, r2
 80107f6:	9304      	str	r3, [sp, #16]
 80107f8:	4253      	negs	r3, r2
 80107fa:	9307      	str	r3, [sp, #28]
 80107fc:	2300      	movs	r3, #0
 80107fe:	930a      	str	r3, [sp, #40]	; 0x28
 8010800:	e7bf      	b.n	8010782 <_dtoa_r+0x1da>
 8010802:	2300      	movs	r3, #0
 8010804:	9308      	str	r3, [sp, #32]
 8010806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010808:	2b00      	cmp	r3, #0
 801080a:	dc55      	bgt.n	80108b8 <_dtoa_r+0x310>
 801080c:	2301      	movs	r3, #1
 801080e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010812:	461a      	mov	r2, r3
 8010814:	9209      	str	r2, [sp, #36]	; 0x24
 8010816:	e00c      	b.n	8010832 <_dtoa_r+0x28a>
 8010818:	2301      	movs	r3, #1
 801081a:	e7f3      	b.n	8010804 <_dtoa_r+0x25c>
 801081c:	2300      	movs	r3, #0
 801081e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010820:	9308      	str	r3, [sp, #32]
 8010822:	9b00      	ldr	r3, [sp, #0]
 8010824:	4413      	add	r3, r2
 8010826:	9302      	str	r3, [sp, #8]
 8010828:	3301      	adds	r3, #1
 801082a:	2b01      	cmp	r3, #1
 801082c:	9303      	str	r3, [sp, #12]
 801082e:	bfb8      	it	lt
 8010830:	2301      	movlt	r3, #1
 8010832:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010834:	2200      	movs	r2, #0
 8010836:	6042      	str	r2, [r0, #4]
 8010838:	2204      	movs	r2, #4
 801083a:	f102 0614 	add.w	r6, r2, #20
 801083e:	429e      	cmp	r6, r3
 8010840:	6841      	ldr	r1, [r0, #4]
 8010842:	d93d      	bls.n	80108c0 <_dtoa_r+0x318>
 8010844:	4620      	mov	r0, r4
 8010846:	f000 fcb7 	bl	80111b8 <_Balloc>
 801084a:	9001      	str	r0, [sp, #4]
 801084c:	2800      	cmp	r0, #0
 801084e:	d13b      	bne.n	80108c8 <_dtoa_r+0x320>
 8010850:	4b11      	ldr	r3, [pc, #68]	; (8010898 <_dtoa_r+0x2f0>)
 8010852:	4602      	mov	r2, r0
 8010854:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010858:	e6c0      	b.n	80105dc <_dtoa_r+0x34>
 801085a:	2301      	movs	r3, #1
 801085c:	e7df      	b.n	801081e <_dtoa_r+0x276>
 801085e:	bf00      	nop
 8010860:	636f4361 	.word	0x636f4361
 8010864:	3fd287a7 	.word	0x3fd287a7
 8010868:	8b60c8b3 	.word	0x8b60c8b3
 801086c:	3fc68a28 	.word	0x3fc68a28
 8010870:	509f79fb 	.word	0x509f79fb
 8010874:	3fd34413 	.word	0x3fd34413
 8010878:	08026071 	.word	0x08026071
 801087c:	08026088 	.word	0x08026088
 8010880:	7ff00000 	.word	0x7ff00000
 8010884:	0802606d 	.word	0x0802606d
 8010888:	08026064 	.word	0x08026064
 801088c:	08026041 	.word	0x08026041
 8010890:	3ff80000 	.word	0x3ff80000
 8010894:	08026178 	.word	0x08026178
 8010898:	080260e3 	.word	0x080260e3
 801089c:	2501      	movs	r5, #1
 801089e:	2300      	movs	r3, #0
 80108a0:	9306      	str	r3, [sp, #24]
 80108a2:	9508      	str	r5, [sp, #32]
 80108a4:	f04f 33ff 	mov.w	r3, #4294967295
 80108a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80108ac:	2200      	movs	r2, #0
 80108ae:	2312      	movs	r3, #18
 80108b0:	e7b0      	b.n	8010814 <_dtoa_r+0x26c>
 80108b2:	2301      	movs	r3, #1
 80108b4:	9308      	str	r3, [sp, #32]
 80108b6:	e7f5      	b.n	80108a4 <_dtoa_r+0x2fc>
 80108b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80108be:	e7b8      	b.n	8010832 <_dtoa_r+0x28a>
 80108c0:	3101      	adds	r1, #1
 80108c2:	6041      	str	r1, [r0, #4]
 80108c4:	0052      	lsls	r2, r2, #1
 80108c6:	e7b8      	b.n	801083a <_dtoa_r+0x292>
 80108c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108ca:	9a01      	ldr	r2, [sp, #4]
 80108cc:	601a      	str	r2, [r3, #0]
 80108ce:	9b03      	ldr	r3, [sp, #12]
 80108d0:	2b0e      	cmp	r3, #14
 80108d2:	f200 809d 	bhi.w	8010a10 <_dtoa_r+0x468>
 80108d6:	2d00      	cmp	r5, #0
 80108d8:	f000 809a 	beq.w	8010a10 <_dtoa_r+0x468>
 80108dc:	9b00      	ldr	r3, [sp, #0]
 80108de:	2b00      	cmp	r3, #0
 80108e0:	dd32      	ble.n	8010948 <_dtoa_r+0x3a0>
 80108e2:	4ab7      	ldr	r2, [pc, #732]	; (8010bc0 <_dtoa_r+0x618>)
 80108e4:	f003 030f 	and.w	r3, r3, #15
 80108e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80108ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80108f0:	9b00      	ldr	r3, [sp, #0]
 80108f2:	05d8      	lsls	r0, r3, #23
 80108f4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80108f8:	d516      	bpl.n	8010928 <_dtoa_r+0x380>
 80108fa:	4bb2      	ldr	r3, [pc, #712]	; (8010bc4 <_dtoa_r+0x61c>)
 80108fc:	ec51 0b19 	vmov	r0, r1, d9
 8010900:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010904:	f7f0 f80a 	bl	800091c <__aeabi_ddiv>
 8010908:	f007 070f 	and.w	r7, r7, #15
 801090c:	4682      	mov	sl, r0
 801090e:	468b      	mov	fp, r1
 8010910:	2503      	movs	r5, #3
 8010912:	4eac      	ldr	r6, [pc, #688]	; (8010bc4 <_dtoa_r+0x61c>)
 8010914:	b957      	cbnz	r7, 801092c <_dtoa_r+0x384>
 8010916:	4642      	mov	r2, r8
 8010918:	464b      	mov	r3, r9
 801091a:	4650      	mov	r0, sl
 801091c:	4659      	mov	r1, fp
 801091e:	f7ef fffd 	bl	800091c <__aeabi_ddiv>
 8010922:	4682      	mov	sl, r0
 8010924:	468b      	mov	fp, r1
 8010926:	e028      	b.n	801097a <_dtoa_r+0x3d2>
 8010928:	2502      	movs	r5, #2
 801092a:	e7f2      	b.n	8010912 <_dtoa_r+0x36a>
 801092c:	07f9      	lsls	r1, r7, #31
 801092e:	d508      	bpl.n	8010942 <_dtoa_r+0x39a>
 8010930:	4640      	mov	r0, r8
 8010932:	4649      	mov	r1, r9
 8010934:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010938:	f7ef fec6 	bl	80006c8 <__aeabi_dmul>
 801093c:	3501      	adds	r5, #1
 801093e:	4680      	mov	r8, r0
 8010940:	4689      	mov	r9, r1
 8010942:	107f      	asrs	r7, r7, #1
 8010944:	3608      	adds	r6, #8
 8010946:	e7e5      	b.n	8010914 <_dtoa_r+0x36c>
 8010948:	f000 809b 	beq.w	8010a82 <_dtoa_r+0x4da>
 801094c:	9b00      	ldr	r3, [sp, #0]
 801094e:	4f9d      	ldr	r7, [pc, #628]	; (8010bc4 <_dtoa_r+0x61c>)
 8010950:	425e      	negs	r6, r3
 8010952:	4b9b      	ldr	r3, [pc, #620]	; (8010bc0 <_dtoa_r+0x618>)
 8010954:	f006 020f 	and.w	r2, r6, #15
 8010958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801095c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010960:	ec51 0b19 	vmov	r0, r1, d9
 8010964:	f7ef feb0 	bl	80006c8 <__aeabi_dmul>
 8010968:	1136      	asrs	r6, r6, #4
 801096a:	4682      	mov	sl, r0
 801096c:	468b      	mov	fp, r1
 801096e:	2300      	movs	r3, #0
 8010970:	2502      	movs	r5, #2
 8010972:	2e00      	cmp	r6, #0
 8010974:	d17a      	bne.n	8010a6c <_dtoa_r+0x4c4>
 8010976:	2b00      	cmp	r3, #0
 8010978:	d1d3      	bne.n	8010922 <_dtoa_r+0x37a>
 801097a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801097c:	2b00      	cmp	r3, #0
 801097e:	f000 8082 	beq.w	8010a86 <_dtoa_r+0x4de>
 8010982:	4b91      	ldr	r3, [pc, #580]	; (8010bc8 <_dtoa_r+0x620>)
 8010984:	2200      	movs	r2, #0
 8010986:	4650      	mov	r0, sl
 8010988:	4659      	mov	r1, fp
 801098a:	f7f0 f90f 	bl	8000bac <__aeabi_dcmplt>
 801098e:	2800      	cmp	r0, #0
 8010990:	d079      	beq.n	8010a86 <_dtoa_r+0x4de>
 8010992:	9b03      	ldr	r3, [sp, #12]
 8010994:	2b00      	cmp	r3, #0
 8010996:	d076      	beq.n	8010a86 <_dtoa_r+0x4de>
 8010998:	9b02      	ldr	r3, [sp, #8]
 801099a:	2b00      	cmp	r3, #0
 801099c:	dd36      	ble.n	8010a0c <_dtoa_r+0x464>
 801099e:	9b00      	ldr	r3, [sp, #0]
 80109a0:	4650      	mov	r0, sl
 80109a2:	4659      	mov	r1, fp
 80109a4:	1e5f      	subs	r7, r3, #1
 80109a6:	2200      	movs	r2, #0
 80109a8:	4b88      	ldr	r3, [pc, #544]	; (8010bcc <_dtoa_r+0x624>)
 80109aa:	f7ef fe8d 	bl	80006c8 <__aeabi_dmul>
 80109ae:	9e02      	ldr	r6, [sp, #8]
 80109b0:	4682      	mov	sl, r0
 80109b2:	468b      	mov	fp, r1
 80109b4:	3501      	adds	r5, #1
 80109b6:	4628      	mov	r0, r5
 80109b8:	f7ef fe1c 	bl	80005f4 <__aeabi_i2d>
 80109bc:	4652      	mov	r2, sl
 80109be:	465b      	mov	r3, fp
 80109c0:	f7ef fe82 	bl	80006c8 <__aeabi_dmul>
 80109c4:	4b82      	ldr	r3, [pc, #520]	; (8010bd0 <_dtoa_r+0x628>)
 80109c6:	2200      	movs	r2, #0
 80109c8:	f7ef fcc8 	bl	800035c <__adddf3>
 80109cc:	46d0      	mov	r8, sl
 80109ce:	46d9      	mov	r9, fp
 80109d0:	4682      	mov	sl, r0
 80109d2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80109d6:	2e00      	cmp	r6, #0
 80109d8:	d158      	bne.n	8010a8c <_dtoa_r+0x4e4>
 80109da:	4b7e      	ldr	r3, [pc, #504]	; (8010bd4 <_dtoa_r+0x62c>)
 80109dc:	2200      	movs	r2, #0
 80109de:	4640      	mov	r0, r8
 80109e0:	4649      	mov	r1, r9
 80109e2:	f7ef fcb9 	bl	8000358 <__aeabi_dsub>
 80109e6:	4652      	mov	r2, sl
 80109e8:	465b      	mov	r3, fp
 80109ea:	4680      	mov	r8, r0
 80109ec:	4689      	mov	r9, r1
 80109ee:	f7f0 f8fb 	bl	8000be8 <__aeabi_dcmpgt>
 80109f2:	2800      	cmp	r0, #0
 80109f4:	f040 8295 	bne.w	8010f22 <_dtoa_r+0x97a>
 80109f8:	4652      	mov	r2, sl
 80109fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80109fe:	4640      	mov	r0, r8
 8010a00:	4649      	mov	r1, r9
 8010a02:	f7f0 f8d3 	bl	8000bac <__aeabi_dcmplt>
 8010a06:	2800      	cmp	r0, #0
 8010a08:	f040 8289 	bne.w	8010f1e <_dtoa_r+0x976>
 8010a0c:	ec5b ab19 	vmov	sl, fp, d9
 8010a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	f2c0 8148 	blt.w	8010ca8 <_dtoa_r+0x700>
 8010a18:	9a00      	ldr	r2, [sp, #0]
 8010a1a:	2a0e      	cmp	r2, #14
 8010a1c:	f300 8144 	bgt.w	8010ca8 <_dtoa_r+0x700>
 8010a20:	4b67      	ldr	r3, [pc, #412]	; (8010bc0 <_dtoa_r+0x618>)
 8010a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	f280 80d5 	bge.w	8010bdc <_dtoa_r+0x634>
 8010a32:	9b03      	ldr	r3, [sp, #12]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f300 80d1 	bgt.w	8010bdc <_dtoa_r+0x634>
 8010a3a:	f040 826f 	bne.w	8010f1c <_dtoa_r+0x974>
 8010a3e:	4b65      	ldr	r3, [pc, #404]	; (8010bd4 <_dtoa_r+0x62c>)
 8010a40:	2200      	movs	r2, #0
 8010a42:	4640      	mov	r0, r8
 8010a44:	4649      	mov	r1, r9
 8010a46:	f7ef fe3f 	bl	80006c8 <__aeabi_dmul>
 8010a4a:	4652      	mov	r2, sl
 8010a4c:	465b      	mov	r3, fp
 8010a4e:	f7f0 f8c1 	bl	8000bd4 <__aeabi_dcmpge>
 8010a52:	9e03      	ldr	r6, [sp, #12]
 8010a54:	4637      	mov	r7, r6
 8010a56:	2800      	cmp	r0, #0
 8010a58:	f040 8245 	bne.w	8010ee6 <_dtoa_r+0x93e>
 8010a5c:	9d01      	ldr	r5, [sp, #4]
 8010a5e:	2331      	movs	r3, #49	; 0x31
 8010a60:	f805 3b01 	strb.w	r3, [r5], #1
 8010a64:	9b00      	ldr	r3, [sp, #0]
 8010a66:	3301      	adds	r3, #1
 8010a68:	9300      	str	r3, [sp, #0]
 8010a6a:	e240      	b.n	8010eee <_dtoa_r+0x946>
 8010a6c:	07f2      	lsls	r2, r6, #31
 8010a6e:	d505      	bpl.n	8010a7c <_dtoa_r+0x4d4>
 8010a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a74:	f7ef fe28 	bl	80006c8 <__aeabi_dmul>
 8010a78:	3501      	adds	r5, #1
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	1076      	asrs	r6, r6, #1
 8010a7e:	3708      	adds	r7, #8
 8010a80:	e777      	b.n	8010972 <_dtoa_r+0x3ca>
 8010a82:	2502      	movs	r5, #2
 8010a84:	e779      	b.n	801097a <_dtoa_r+0x3d2>
 8010a86:	9f00      	ldr	r7, [sp, #0]
 8010a88:	9e03      	ldr	r6, [sp, #12]
 8010a8a:	e794      	b.n	80109b6 <_dtoa_r+0x40e>
 8010a8c:	9901      	ldr	r1, [sp, #4]
 8010a8e:	4b4c      	ldr	r3, [pc, #304]	; (8010bc0 <_dtoa_r+0x618>)
 8010a90:	4431      	add	r1, r6
 8010a92:	910d      	str	r1, [sp, #52]	; 0x34
 8010a94:	9908      	ldr	r1, [sp, #32]
 8010a96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010a9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a9e:	2900      	cmp	r1, #0
 8010aa0:	d043      	beq.n	8010b2a <_dtoa_r+0x582>
 8010aa2:	494d      	ldr	r1, [pc, #308]	; (8010bd8 <_dtoa_r+0x630>)
 8010aa4:	2000      	movs	r0, #0
 8010aa6:	f7ef ff39 	bl	800091c <__aeabi_ddiv>
 8010aaa:	4652      	mov	r2, sl
 8010aac:	465b      	mov	r3, fp
 8010aae:	f7ef fc53 	bl	8000358 <__aeabi_dsub>
 8010ab2:	9d01      	ldr	r5, [sp, #4]
 8010ab4:	4682      	mov	sl, r0
 8010ab6:	468b      	mov	fp, r1
 8010ab8:	4649      	mov	r1, r9
 8010aba:	4640      	mov	r0, r8
 8010abc:	f7f0 f8b4 	bl	8000c28 <__aeabi_d2iz>
 8010ac0:	4606      	mov	r6, r0
 8010ac2:	f7ef fd97 	bl	80005f4 <__aeabi_i2d>
 8010ac6:	4602      	mov	r2, r0
 8010ac8:	460b      	mov	r3, r1
 8010aca:	4640      	mov	r0, r8
 8010acc:	4649      	mov	r1, r9
 8010ace:	f7ef fc43 	bl	8000358 <__aeabi_dsub>
 8010ad2:	3630      	adds	r6, #48	; 0x30
 8010ad4:	f805 6b01 	strb.w	r6, [r5], #1
 8010ad8:	4652      	mov	r2, sl
 8010ada:	465b      	mov	r3, fp
 8010adc:	4680      	mov	r8, r0
 8010ade:	4689      	mov	r9, r1
 8010ae0:	f7f0 f864 	bl	8000bac <__aeabi_dcmplt>
 8010ae4:	2800      	cmp	r0, #0
 8010ae6:	d163      	bne.n	8010bb0 <_dtoa_r+0x608>
 8010ae8:	4642      	mov	r2, r8
 8010aea:	464b      	mov	r3, r9
 8010aec:	4936      	ldr	r1, [pc, #216]	; (8010bc8 <_dtoa_r+0x620>)
 8010aee:	2000      	movs	r0, #0
 8010af0:	f7ef fc32 	bl	8000358 <__aeabi_dsub>
 8010af4:	4652      	mov	r2, sl
 8010af6:	465b      	mov	r3, fp
 8010af8:	f7f0 f858 	bl	8000bac <__aeabi_dcmplt>
 8010afc:	2800      	cmp	r0, #0
 8010afe:	f040 80b5 	bne.w	8010c6c <_dtoa_r+0x6c4>
 8010b02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b04:	429d      	cmp	r5, r3
 8010b06:	d081      	beq.n	8010a0c <_dtoa_r+0x464>
 8010b08:	4b30      	ldr	r3, [pc, #192]	; (8010bcc <_dtoa_r+0x624>)
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	4650      	mov	r0, sl
 8010b0e:	4659      	mov	r1, fp
 8010b10:	f7ef fdda 	bl	80006c8 <__aeabi_dmul>
 8010b14:	4b2d      	ldr	r3, [pc, #180]	; (8010bcc <_dtoa_r+0x624>)
 8010b16:	4682      	mov	sl, r0
 8010b18:	468b      	mov	fp, r1
 8010b1a:	4640      	mov	r0, r8
 8010b1c:	4649      	mov	r1, r9
 8010b1e:	2200      	movs	r2, #0
 8010b20:	f7ef fdd2 	bl	80006c8 <__aeabi_dmul>
 8010b24:	4680      	mov	r8, r0
 8010b26:	4689      	mov	r9, r1
 8010b28:	e7c6      	b.n	8010ab8 <_dtoa_r+0x510>
 8010b2a:	4650      	mov	r0, sl
 8010b2c:	4659      	mov	r1, fp
 8010b2e:	f7ef fdcb 	bl	80006c8 <__aeabi_dmul>
 8010b32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b34:	9d01      	ldr	r5, [sp, #4]
 8010b36:	930f      	str	r3, [sp, #60]	; 0x3c
 8010b38:	4682      	mov	sl, r0
 8010b3a:	468b      	mov	fp, r1
 8010b3c:	4649      	mov	r1, r9
 8010b3e:	4640      	mov	r0, r8
 8010b40:	f7f0 f872 	bl	8000c28 <__aeabi_d2iz>
 8010b44:	4606      	mov	r6, r0
 8010b46:	f7ef fd55 	bl	80005f4 <__aeabi_i2d>
 8010b4a:	3630      	adds	r6, #48	; 0x30
 8010b4c:	4602      	mov	r2, r0
 8010b4e:	460b      	mov	r3, r1
 8010b50:	4640      	mov	r0, r8
 8010b52:	4649      	mov	r1, r9
 8010b54:	f7ef fc00 	bl	8000358 <__aeabi_dsub>
 8010b58:	f805 6b01 	strb.w	r6, [r5], #1
 8010b5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b5e:	429d      	cmp	r5, r3
 8010b60:	4680      	mov	r8, r0
 8010b62:	4689      	mov	r9, r1
 8010b64:	f04f 0200 	mov.w	r2, #0
 8010b68:	d124      	bne.n	8010bb4 <_dtoa_r+0x60c>
 8010b6a:	4b1b      	ldr	r3, [pc, #108]	; (8010bd8 <_dtoa_r+0x630>)
 8010b6c:	4650      	mov	r0, sl
 8010b6e:	4659      	mov	r1, fp
 8010b70:	f7ef fbf4 	bl	800035c <__adddf3>
 8010b74:	4602      	mov	r2, r0
 8010b76:	460b      	mov	r3, r1
 8010b78:	4640      	mov	r0, r8
 8010b7a:	4649      	mov	r1, r9
 8010b7c:	f7f0 f834 	bl	8000be8 <__aeabi_dcmpgt>
 8010b80:	2800      	cmp	r0, #0
 8010b82:	d173      	bne.n	8010c6c <_dtoa_r+0x6c4>
 8010b84:	4652      	mov	r2, sl
 8010b86:	465b      	mov	r3, fp
 8010b88:	4913      	ldr	r1, [pc, #76]	; (8010bd8 <_dtoa_r+0x630>)
 8010b8a:	2000      	movs	r0, #0
 8010b8c:	f7ef fbe4 	bl	8000358 <__aeabi_dsub>
 8010b90:	4602      	mov	r2, r0
 8010b92:	460b      	mov	r3, r1
 8010b94:	4640      	mov	r0, r8
 8010b96:	4649      	mov	r1, r9
 8010b98:	f7f0 f808 	bl	8000bac <__aeabi_dcmplt>
 8010b9c:	2800      	cmp	r0, #0
 8010b9e:	f43f af35 	beq.w	8010a0c <_dtoa_r+0x464>
 8010ba2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010ba4:	1e6b      	subs	r3, r5, #1
 8010ba6:	930f      	str	r3, [sp, #60]	; 0x3c
 8010ba8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010bac:	2b30      	cmp	r3, #48	; 0x30
 8010bae:	d0f8      	beq.n	8010ba2 <_dtoa_r+0x5fa>
 8010bb0:	9700      	str	r7, [sp, #0]
 8010bb2:	e049      	b.n	8010c48 <_dtoa_r+0x6a0>
 8010bb4:	4b05      	ldr	r3, [pc, #20]	; (8010bcc <_dtoa_r+0x624>)
 8010bb6:	f7ef fd87 	bl	80006c8 <__aeabi_dmul>
 8010bba:	4680      	mov	r8, r0
 8010bbc:	4689      	mov	r9, r1
 8010bbe:	e7bd      	b.n	8010b3c <_dtoa_r+0x594>
 8010bc0:	08026178 	.word	0x08026178
 8010bc4:	08026150 	.word	0x08026150
 8010bc8:	3ff00000 	.word	0x3ff00000
 8010bcc:	40240000 	.word	0x40240000
 8010bd0:	401c0000 	.word	0x401c0000
 8010bd4:	40140000 	.word	0x40140000
 8010bd8:	3fe00000 	.word	0x3fe00000
 8010bdc:	9d01      	ldr	r5, [sp, #4]
 8010bde:	4656      	mov	r6, sl
 8010be0:	465f      	mov	r7, fp
 8010be2:	4642      	mov	r2, r8
 8010be4:	464b      	mov	r3, r9
 8010be6:	4630      	mov	r0, r6
 8010be8:	4639      	mov	r1, r7
 8010bea:	f7ef fe97 	bl	800091c <__aeabi_ddiv>
 8010bee:	f7f0 f81b 	bl	8000c28 <__aeabi_d2iz>
 8010bf2:	4682      	mov	sl, r0
 8010bf4:	f7ef fcfe 	bl	80005f4 <__aeabi_i2d>
 8010bf8:	4642      	mov	r2, r8
 8010bfa:	464b      	mov	r3, r9
 8010bfc:	f7ef fd64 	bl	80006c8 <__aeabi_dmul>
 8010c00:	4602      	mov	r2, r0
 8010c02:	460b      	mov	r3, r1
 8010c04:	4630      	mov	r0, r6
 8010c06:	4639      	mov	r1, r7
 8010c08:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010c0c:	f7ef fba4 	bl	8000358 <__aeabi_dsub>
 8010c10:	f805 6b01 	strb.w	r6, [r5], #1
 8010c14:	9e01      	ldr	r6, [sp, #4]
 8010c16:	9f03      	ldr	r7, [sp, #12]
 8010c18:	1bae      	subs	r6, r5, r6
 8010c1a:	42b7      	cmp	r7, r6
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	460b      	mov	r3, r1
 8010c20:	d135      	bne.n	8010c8e <_dtoa_r+0x6e6>
 8010c22:	f7ef fb9b 	bl	800035c <__adddf3>
 8010c26:	4642      	mov	r2, r8
 8010c28:	464b      	mov	r3, r9
 8010c2a:	4606      	mov	r6, r0
 8010c2c:	460f      	mov	r7, r1
 8010c2e:	f7ef ffdb 	bl	8000be8 <__aeabi_dcmpgt>
 8010c32:	b9d0      	cbnz	r0, 8010c6a <_dtoa_r+0x6c2>
 8010c34:	4642      	mov	r2, r8
 8010c36:	464b      	mov	r3, r9
 8010c38:	4630      	mov	r0, r6
 8010c3a:	4639      	mov	r1, r7
 8010c3c:	f7ef ffac 	bl	8000b98 <__aeabi_dcmpeq>
 8010c40:	b110      	cbz	r0, 8010c48 <_dtoa_r+0x6a0>
 8010c42:	f01a 0f01 	tst.w	sl, #1
 8010c46:	d110      	bne.n	8010c6a <_dtoa_r+0x6c2>
 8010c48:	4620      	mov	r0, r4
 8010c4a:	ee18 1a10 	vmov	r1, s16
 8010c4e:	f000 faf3 	bl	8011238 <_Bfree>
 8010c52:	2300      	movs	r3, #0
 8010c54:	9800      	ldr	r0, [sp, #0]
 8010c56:	702b      	strb	r3, [r5, #0]
 8010c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c5a:	3001      	adds	r0, #1
 8010c5c:	6018      	str	r0, [r3, #0]
 8010c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	f43f acf1 	beq.w	8010648 <_dtoa_r+0xa0>
 8010c66:	601d      	str	r5, [r3, #0]
 8010c68:	e4ee      	b.n	8010648 <_dtoa_r+0xa0>
 8010c6a:	9f00      	ldr	r7, [sp, #0]
 8010c6c:	462b      	mov	r3, r5
 8010c6e:	461d      	mov	r5, r3
 8010c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c74:	2a39      	cmp	r2, #57	; 0x39
 8010c76:	d106      	bne.n	8010c86 <_dtoa_r+0x6de>
 8010c78:	9a01      	ldr	r2, [sp, #4]
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	d1f7      	bne.n	8010c6e <_dtoa_r+0x6c6>
 8010c7e:	9901      	ldr	r1, [sp, #4]
 8010c80:	2230      	movs	r2, #48	; 0x30
 8010c82:	3701      	adds	r7, #1
 8010c84:	700a      	strb	r2, [r1, #0]
 8010c86:	781a      	ldrb	r2, [r3, #0]
 8010c88:	3201      	adds	r2, #1
 8010c8a:	701a      	strb	r2, [r3, #0]
 8010c8c:	e790      	b.n	8010bb0 <_dtoa_r+0x608>
 8010c8e:	4ba6      	ldr	r3, [pc, #664]	; (8010f28 <_dtoa_r+0x980>)
 8010c90:	2200      	movs	r2, #0
 8010c92:	f7ef fd19 	bl	80006c8 <__aeabi_dmul>
 8010c96:	2200      	movs	r2, #0
 8010c98:	2300      	movs	r3, #0
 8010c9a:	4606      	mov	r6, r0
 8010c9c:	460f      	mov	r7, r1
 8010c9e:	f7ef ff7b 	bl	8000b98 <__aeabi_dcmpeq>
 8010ca2:	2800      	cmp	r0, #0
 8010ca4:	d09d      	beq.n	8010be2 <_dtoa_r+0x63a>
 8010ca6:	e7cf      	b.n	8010c48 <_dtoa_r+0x6a0>
 8010ca8:	9a08      	ldr	r2, [sp, #32]
 8010caa:	2a00      	cmp	r2, #0
 8010cac:	f000 80d7 	beq.w	8010e5e <_dtoa_r+0x8b6>
 8010cb0:	9a06      	ldr	r2, [sp, #24]
 8010cb2:	2a01      	cmp	r2, #1
 8010cb4:	f300 80ba 	bgt.w	8010e2c <_dtoa_r+0x884>
 8010cb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010cba:	2a00      	cmp	r2, #0
 8010cbc:	f000 80b2 	beq.w	8010e24 <_dtoa_r+0x87c>
 8010cc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010cc4:	9e07      	ldr	r6, [sp, #28]
 8010cc6:	9d04      	ldr	r5, [sp, #16]
 8010cc8:	9a04      	ldr	r2, [sp, #16]
 8010cca:	441a      	add	r2, r3
 8010ccc:	9204      	str	r2, [sp, #16]
 8010cce:	9a05      	ldr	r2, [sp, #20]
 8010cd0:	2101      	movs	r1, #1
 8010cd2:	441a      	add	r2, r3
 8010cd4:	4620      	mov	r0, r4
 8010cd6:	9205      	str	r2, [sp, #20]
 8010cd8:	f000 fb66 	bl	80113a8 <__i2b>
 8010cdc:	4607      	mov	r7, r0
 8010cde:	2d00      	cmp	r5, #0
 8010ce0:	dd0c      	ble.n	8010cfc <_dtoa_r+0x754>
 8010ce2:	9b05      	ldr	r3, [sp, #20]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	dd09      	ble.n	8010cfc <_dtoa_r+0x754>
 8010ce8:	42ab      	cmp	r3, r5
 8010cea:	9a04      	ldr	r2, [sp, #16]
 8010cec:	bfa8      	it	ge
 8010cee:	462b      	movge	r3, r5
 8010cf0:	1ad2      	subs	r2, r2, r3
 8010cf2:	9204      	str	r2, [sp, #16]
 8010cf4:	9a05      	ldr	r2, [sp, #20]
 8010cf6:	1aed      	subs	r5, r5, r3
 8010cf8:	1ad3      	subs	r3, r2, r3
 8010cfa:	9305      	str	r3, [sp, #20]
 8010cfc:	9b07      	ldr	r3, [sp, #28]
 8010cfe:	b31b      	cbz	r3, 8010d48 <_dtoa_r+0x7a0>
 8010d00:	9b08      	ldr	r3, [sp, #32]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	f000 80af 	beq.w	8010e66 <_dtoa_r+0x8be>
 8010d08:	2e00      	cmp	r6, #0
 8010d0a:	dd13      	ble.n	8010d34 <_dtoa_r+0x78c>
 8010d0c:	4639      	mov	r1, r7
 8010d0e:	4632      	mov	r2, r6
 8010d10:	4620      	mov	r0, r4
 8010d12:	f000 fc09 	bl	8011528 <__pow5mult>
 8010d16:	ee18 2a10 	vmov	r2, s16
 8010d1a:	4601      	mov	r1, r0
 8010d1c:	4607      	mov	r7, r0
 8010d1e:	4620      	mov	r0, r4
 8010d20:	f000 fb58 	bl	80113d4 <__multiply>
 8010d24:	ee18 1a10 	vmov	r1, s16
 8010d28:	4680      	mov	r8, r0
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	f000 fa84 	bl	8011238 <_Bfree>
 8010d30:	ee08 8a10 	vmov	s16, r8
 8010d34:	9b07      	ldr	r3, [sp, #28]
 8010d36:	1b9a      	subs	r2, r3, r6
 8010d38:	d006      	beq.n	8010d48 <_dtoa_r+0x7a0>
 8010d3a:	ee18 1a10 	vmov	r1, s16
 8010d3e:	4620      	mov	r0, r4
 8010d40:	f000 fbf2 	bl	8011528 <__pow5mult>
 8010d44:	ee08 0a10 	vmov	s16, r0
 8010d48:	2101      	movs	r1, #1
 8010d4a:	4620      	mov	r0, r4
 8010d4c:	f000 fb2c 	bl	80113a8 <__i2b>
 8010d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	4606      	mov	r6, r0
 8010d56:	f340 8088 	ble.w	8010e6a <_dtoa_r+0x8c2>
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	4601      	mov	r1, r0
 8010d5e:	4620      	mov	r0, r4
 8010d60:	f000 fbe2 	bl	8011528 <__pow5mult>
 8010d64:	9b06      	ldr	r3, [sp, #24]
 8010d66:	2b01      	cmp	r3, #1
 8010d68:	4606      	mov	r6, r0
 8010d6a:	f340 8081 	ble.w	8010e70 <_dtoa_r+0x8c8>
 8010d6e:	f04f 0800 	mov.w	r8, #0
 8010d72:	6933      	ldr	r3, [r6, #16]
 8010d74:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010d78:	6918      	ldr	r0, [r3, #16]
 8010d7a:	f000 fac5 	bl	8011308 <__hi0bits>
 8010d7e:	f1c0 0020 	rsb	r0, r0, #32
 8010d82:	9b05      	ldr	r3, [sp, #20]
 8010d84:	4418      	add	r0, r3
 8010d86:	f010 001f 	ands.w	r0, r0, #31
 8010d8a:	f000 8092 	beq.w	8010eb2 <_dtoa_r+0x90a>
 8010d8e:	f1c0 0320 	rsb	r3, r0, #32
 8010d92:	2b04      	cmp	r3, #4
 8010d94:	f340 808a 	ble.w	8010eac <_dtoa_r+0x904>
 8010d98:	f1c0 001c 	rsb	r0, r0, #28
 8010d9c:	9b04      	ldr	r3, [sp, #16]
 8010d9e:	4403      	add	r3, r0
 8010da0:	9304      	str	r3, [sp, #16]
 8010da2:	9b05      	ldr	r3, [sp, #20]
 8010da4:	4403      	add	r3, r0
 8010da6:	4405      	add	r5, r0
 8010da8:	9305      	str	r3, [sp, #20]
 8010daa:	9b04      	ldr	r3, [sp, #16]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	dd07      	ble.n	8010dc0 <_dtoa_r+0x818>
 8010db0:	ee18 1a10 	vmov	r1, s16
 8010db4:	461a      	mov	r2, r3
 8010db6:	4620      	mov	r0, r4
 8010db8:	f000 fc10 	bl	80115dc <__lshift>
 8010dbc:	ee08 0a10 	vmov	s16, r0
 8010dc0:	9b05      	ldr	r3, [sp, #20]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	dd05      	ble.n	8010dd2 <_dtoa_r+0x82a>
 8010dc6:	4631      	mov	r1, r6
 8010dc8:	461a      	mov	r2, r3
 8010dca:	4620      	mov	r0, r4
 8010dcc:	f000 fc06 	bl	80115dc <__lshift>
 8010dd0:	4606      	mov	r6, r0
 8010dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d06e      	beq.n	8010eb6 <_dtoa_r+0x90e>
 8010dd8:	ee18 0a10 	vmov	r0, s16
 8010ddc:	4631      	mov	r1, r6
 8010dde:	f000 fc6d 	bl	80116bc <__mcmp>
 8010de2:	2800      	cmp	r0, #0
 8010de4:	da67      	bge.n	8010eb6 <_dtoa_r+0x90e>
 8010de6:	9b00      	ldr	r3, [sp, #0]
 8010de8:	3b01      	subs	r3, #1
 8010dea:	ee18 1a10 	vmov	r1, s16
 8010dee:	9300      	str	r3, [sp, #0]
 8010df0:	220a      	movs	r2, #10
 8010df2:	2300      	movs	r3, #0
 8010df4:	4620      	mov	r0, r4
 8010df6:	f000 fa41 	bl	801127c <__multadd>
 8010dfa:	9b08      	ldr	r3, [sp, #32]
 8010dfc:	ee08 0a10 	vmov	s16, r0
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	f000 81b1 	beq.w	8011168 <_dtoa_r+0xbc0>
 8010e06:	2300      	movs	r3, #0
 8010e08:	4639      	mov	r1, r7
 8010e0a:	220a      	movs	r2, #10
 8010e0c:	4620      	mov	r0, r4
 8010e0e:	f000 fa35 	bl	801127c <__multadd>
 8010e12:	9b02      	ldr	r3, [sp, #8]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	4607      	mov	r7, r0
 8010e18:	f300 808e 	bgt.w	8010f38 <_dtoa_r+0x990>
 8010e1c:	9b06      	ldr	r3, [sp, #24]
 8010e1e:	2b02      	cmp	r3, #2
 8010e20:	dc51      	bgt.n	8010ec6 <_dtoa_r+0x91e>
 8010e22:	e089      	b.n	8010f38 <_dtoa_r+0x990>
 8010e24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010e26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010e2a:	e74b      	b.n	8010cc4 <_dtoa_r+0x71c>
 8010e2c:	9b03      	ldr	r3, [sp, #12]
 8010e2e:	1e5e      	subs	r6, r3, #1
 8010e30:	9b07      	ldr	r3, [sp, #28]
 8010e32:	42b3      	cmp	r3, r6
 8010e34:	bfbf      	itttt	lt
 8010e36:	9b07      	ldrlt	r3, [sp, #28]
 8010e38:	9607      	strlt	r6, [sp, #28]
 8010e3a:	1af2      	sublt	r2, r6, r3
 8010e3c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010e3e:	bfb6      	itet	lt
 8010e40:	189b      	addlt	r3, r3, r2
 8010e42:	1b9e      	subge	r6, r3, r6
 8010e44:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010e46:	9b03      	ldr	r3, [sp, #12]
 8010e48:	bfb8      	it	lt
 8010e4a:	2600      	movlt	r6, #0
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	bfb7      	itett	lt
 8010e50:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010e54:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010e58:	1a9d      	sublt	r5, r3, r2
 8010e5a:	2300      	movlt	r3, #0
 8010e5c:	e734      	b.n	8010cc8 <_dtoa_r+0x720>
 8010e5e:	9e07      	ldr	r6, [sp, #28]
 8010e60:	9d04      	ldr	r5, [sp, #16]
 8010e62:	9f08      	ldr	r7, [sp, #32]
 8010e64:	e73b      	b.n	8010cde <_dtoa_r+0x736>
 8010e66:	9a07      	ldr	r2, [sp, #28]
 8010e68:	e767      	b.n	8010d3a <_dtoa_r+0x792>
 8010e6a:	9b06      	ldr	r3, [sp, #24]
 8010e6c:	2b01      	cmp	r3, #1
 8010e6e:	dc18      	bgt.n	8010ea2 <_dtoa_r+0x8fa>
 8010e70:	f1ba 0f00 	cmp.w	sl, #0
 8010e74:	d115      	bne.n	8010ea2 <_dtoa_r+0x8fa>
 8010e76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010e7a:	b993      	cbnz	r3, 8010ea2 <_dtoa_r+0x8fa>
 8010e7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010e80:	0d1b      	lsrs	r3, r3, #20
 8010e82:	051b      	lsls	r3, r3, #20
 8010e84:	b183      	cbz	r3, 8010ea8 <_dtoa_r+0x900>
 8010e86:	9b04      	ldr	r3, [sp, #16]
 8010e88:	3301      	adds	r3, #1
 8010e8a:	9304      	str	r3, [sp, #16]
 8010e8c:	9b05      	ldr	r3, [sp, #20]
 8010e8e:	3301      	adds	r3, #1
 8010e90:	9305      	str	r3, [sp, #20]
 8010e92:	f04f 0801 	mov.w	r8, #1
 8010e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	f47f af6a 	bne.w	8010d72 <_dtoa_r+0x7ca>
 8010e9e:	2001      	movs	r0, #1
 8010ea0:	e76f      	b.n	8010d82 <_dtoa_r+0x7da>
 8010ea2:	f04f 0800 	mov.w	r8, #0
 8010ea6:	e7f6      	b.n	8010e96 <_dtoa_r+0x8ee>
 8010ea8:	4698      	mov	r8, r3
 8010eaa:	e7f4      	b.n	8010e96 <_dtoa_r+0x8ee>
 8010eac:	f43f af7d 	beq.w	8010daa <_dtoa_r+0x802>
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	301c      	adds	r0, #28
 8010eb4:	e772      	b.n	8010d9c <_dtoa_r+0x7f4>
 8010eb6:	9b03      	ldr	r3, [sp, #12]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	dc37      	bgt.n	8010f2c <_dtoa_r+0x984>
 8010ebc:	9b06      	ldr	r3, [sp, #24]
 8010ebe:	2b02      	cmp	r3, #2
 8010ec0:	dd34      	ble.n	8010f2c <_dtoa_r+0x984>
 8010ec2:	9b03      	ldr	r3, [sp, #12]
 8010ec4:	9302      	str	r3, [sp, #8]
 8010ec6:	9b02      	ldr	r3, [sp, #8]
 8010ec8:	b96b      	cbnz	r3, 8010ee6 <_dtoa_r+0x93e>
 8010eca:	4631      	mov	r1, r6
 8010ecc:	2205      	movs	r2, #5
 8010ece:	4620      	mov	r0, r4
 8010ed0:	f000 f9d4 	bl	801127c <__multadd>
 8010ed4:	4601      	mov	r1, r0
 8010ed6:	4606      	mov	r6, r0
 8010ed8:	ee18 0a10 	vmov	r0, s16
 8010edc:	f000 fbee 	bl	80116bc <__mcmp>
 8010ee0:	2800      	cmp	r0, #0
 8010ee2:	f73f adbb 	bgt.w	8010a5c <_dtoa_r+0x4b4>
 8010ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ee8:	9d01      	ldr	r5, [sp, #4]
 8010eea:	43db      	mvns	r3, r3
 8010eec:	9300      	str	r3, [sp, #0]
 8010eee:	f04f 0800 	mov.w	r8, #0
 8010ef2:	4631      	mov	r1, r6
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	f000 f99f 	bl	8011238 <_Bfree>
 8010efa:	2f00      	cmp	r7, #0
 8010efc:	f43f aea4 	beq.w	8010c48 <_dtoa_r+0x6a0>
 8010f00:	f1b8 0f00 	cmp.w	r8, #0
 8010f04:	d005      	beq.n	8010f12 <_dtoa_r+0x96a>
 8010f06:	45b8      	cmp	r8, r7
 8010f08:	d003      	beq.n	8010f12 <_dtoa_r+0x96a>
 8010f0a:	4641      	mov	r1, r8
 8010f0c:	4620      	mov	r0, r4
 8010f0e:	f000 f993 	bl	8011238 <_Bfree>
 8010f12:	4639      	mov	r1, r7
 8010f14:	4620      	mov	r0, r4
 8010f16:	f000 f98f 	bl	8011238 <_Bfree>
 8010f1a:	e695      	b.n	8010c48 <_dtoa_r+0x6a0>
 8010f1c:	2600      	movs	r6, #0
 8010f1e:	4637      	mov	r7, r6
 8010f20:	e7e1      	b.n	8010ee6 <_dtoa_r+0x93e>
 8010f22:	9700      	str	r7, [sp, #0]
 8010f24:	4637      	mov	r7, r6
 8010f26:	e599      	b.n	8010a5c <_dtoa_r+0x4b4>
 8010f28:	40240000 	.word	0x40240000
 8010f2c:	9b08      	ldr	r3, [sp, #32]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	f000 80ca 	beq.w	80110c8 <_dtoa_r+0xb20>
 8010f34:	9b03      	ldr	r3, [sp, #12]
 8010f36:	9302      	str	r3, [sp, #8]
 8010f38:	2d00      	cmp	r5, #0
 8010f3a:	dd05      	ble.n	8010f48 <_dtoa_r+0x9a0>
 8010f3c:	4639      	mov	r1, r7
 8010f3e:	462a      	mov	r2, r5
 8010f40:	4620      	mov	r0, r4
 8010f42:	f000 fb4b 	bl	80115dc <__lshift>
 8010f46:	4607      	mov	r7, r0
 8010f48:	f1b8 0f00 	cmp.w	r8, #0
 8010f4c:	d05b      	beq.n	8011006 <_dtoa_r+0xa5e>
 8010f4e:	6879      	ldr	r1, [r7, #4]
 8010f50:	4620      	mov	r0, r4
 8010f52:	f000 f931 	bl	80111b8 <_Balloc>
 8010f56:	4605      	mov	r5, r0
 8010f58:	b928      	cbnz	r0, 8010f66 <_dtoa_r+0x9be>
 8010f5a:	4b87      	ldr	r3, [pc, #540]	; (8011178 <_dtoa_r+0xbd0>)
 8010f5c:	4602      	mov	r2, r0
 8010f5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010f62:	f7ff bb3b 	b.w	80105dc <_dtoa_r+0x34>
 8010f66:	693a      	ldr	r2, [r7, #16]
 8010f68:	3202      	adds	r2, #2
 8010f6a:	0092      	lsls	r2, r2, #2
 8010f6c:	f107 010c 	add.w	r1, r7, #12
 8010f70:	300c      	adds	r0, #12
 8010f72:	f000 f913 	bl	801119c <memcpy>
 8010f76:	2201      	movs	r2, #1
 8010f78:	4629      	mov	r1, r5
 8010f7a:	4620      	mov	r0, r4
 8010f7c:	f000 fb2e 	bl	80115dc <__lshift>
 8010f80:	9b01      	ldr	r3, [sp, #4]
 8010f82:	f103 0901 	add.w	r9, r3, #1
 8010f86:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010f8a:	4413      	add	r3, r2
 8010f8c:	9305      	str	r3, [sp, #20]
 8010f8e:	f00a 0301 	and.w	r3, sl, #1
 8010f92:	46b8      	mov	r8, r7
 8010f94:	9304      	str	r3, [sp, #16]
 8010f96:	4607      	mov	r7, r0
 8010f98:	4631      	mov	r1, r6
 8010f9a:	ee18 0a10 	vmov	r0, s16
 8010f9e:	f7ff fa75 	bl	801048c <quorem>
 8010fa2:	4641      	mov	r1, r8
 8010fa4:	9002      	str	r0, [sp, #8]
 8010fa6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010faa:	ee18 0a10 	vmov	r0, s16
 8010fae:	f000 fb85 	bl	80116bc <__mcmp>
 8010fb2:	463a      	mov	r2, r7
 8010fb4:	9003      	str	r0, [sp, #12]
 8010fb6:	4631      	mov	r1, r6
 8010fb8:	4620      	mov	r0, r4
 8010fba:	f000 fb9b 	bl	80116f4 <__mdiff>
 8010fbe:	68c2      	ldr	r2, [r0, #12]
 8010fc0:	f109 3bff 	add.w	fp, r9, #4294967295
 8010fc4:	4605      	mov	r5, r0
 8010fc6:	bb02      	cbnz	r2, 801100a <_dtoa_r+0xa62>
 8010fc8:	4601      	mov	r1, r0
 8010fca:	ee18 0a10 	vmov	r0, s16
 8010fce:	f000 fb75 	bl	80116bc <__mcmp>
 8010fd2:	4602      	mov	r2, r0
 8010fd4:	4629      	mov	r1, r5
 8010fd6:	4620      	mov	r0, r4
 8010fd8:	9207      	str	r2, [sp, #28]
 8010fda:	f000 f92d 	bl	8011238 <_Bfree>
 8010fde:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010fe2:	ea43 0102 	orr.w	r1, r3, r2
 8010fe6:	9b04      	ldr	r3, [sp, #16]
 8010fe8:	430b      	orrs	r3, r1
 8010fea:	464d      	mov	r5, r9
 8010fec:	d10f      	bne.n	801100e <_dtoa_r+0xa66>
 8010fee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010ff2:	d02a      	beq.n	801104a <_dtoa_r+0xaa2>
 8010ff4:	9b03      	ldr	r3, [sp, #12]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	dd02      	ble.n	8011000 <_dtoa_r+0xa58>
 8010ffa:	9b02      	ldr	r3, [sp, #8]
 8010ffc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011000:	f88b a000 	strb.w	sl, [fp]
 8011004:	e775      	b.n	8010ef2 <_dtoa_r+0x94a>
 8011006:	4638      	mov	r0, r7
 8011008:	e7ba      	b.n	8010f80 <_dtoa_r+0x9d8>
 801100a:	2201      	movs	r2, #1
 801100c:	e7e2      	b.n	8010fd4 <_dtoa_r+0xa2c>
 801100e:	9b03      	ldr	r3, [sp, #12]
 8011010:	2b00      	cmp	r3, #0
 8011012:	db04      	blt.n	801101e <_dtoa_r+0xa76>
 8011014:	9906      	ldr	r1, [sp, #24]
 8011016:	430b      	orrs	r3, r1
 8011018:	9904      	ldr	r1, [sp, #16]
 801101a:	430b      	orrs	r3, r1
 801101c:	d122      	bne.n	8011064 <_dtoa_r+0xabc>
 801101e:	2a00      	cmp	r2, #0
 8011020:	ddee      	ble.n	8011000 <_dtoa_r+0xa58>
 8011022:	ee18 1a10 	vmov	r1, s16
 8011026:	2201      	movs	r2, #1
 8011028:	4620      	mov	r0, r4
 801102a:	f000 fad7 	bl	80115dc <__lshift>
 801102e:	4631      	mov	r1, r6
 8011030:	ee08 0a10 	vmov	s16, r0
 8011034:	f000 fb42 	bl	80116bc <__mcmp>
 8011038:	2800      	cmp	r0, #0
 801103a:	dc03      	bgt.n	8011044 <_dtoa_r+0xa9c>
 801103c:	d1e0      	bne.n	8011000 <_dtoa_r+0xa58>
 801103e:	f01a 0f01 	tst.w	sl, #1
 8011042:	d0dd      	beq.n	8011000 <_dtoa_r+0xa58>
 8011044:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011048:	d1d7      	bne.n	8010ffa <_dtoa_r+0xa52>
 801104a:	2339      	movs	r3, #57	; 0x39
 801104c:	f88b 3000 	strb.w	r3, [fp]
 8011050:	462b      	mov	r3, r5
 8011052:	461d      	mov	r5, r3
 8011054:	3b01      	subs	r3, #1
 8011056:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801105a:	2a39      	cmp	r2, #57	; 0x39
 801105c:	d071      	beq.n	8011142 <_dtoa_r+0xb9a>
 801105e:	3201      	adds	r2, #1
 8011060:	701a      	strb	r2, [r3, #0]
 8011062:	e746      	b.n	8010ef2 <_dtoa_r+0x94a>
 8011064:	2a00      	cmp	r2, #0
 8011066:	dd07      	ble.n	8011078 <_dtoa_r+0xad0>
 8011068:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801106c:	d0ed      	beq.n	801104a <_dtoa_r+0xaa2>
 801106e:	f10a 0301 	add.w	r3, sl, #1
 8011072:	f88b 3000 	strb.w	r3, [fp]
 8011076:	e73c      	b.n	8010ef2 <_dtoa_r+0x94a>
 8011078:	9b05      	ldr	r3, [sp, #20]
 801107a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801107e:	4599      	cmp	r9, r3
 8011080:	d047      	beq.n	8011112 <_dtoa_r+0xb6a>
 8011082:	ee18 1a10 	vmov	r1, s16
 8011086:	2300      	movs	r3, #0
 8011088:	220a      	movs	r2, #10
 801108a:	4620      	mov	r0, r4
 801108c:	f000 f8f6 	bl	801127c <__multadd>
 8011090:	45b8      	cmp	r8, r7
 8011092:	ee08 0a10 	vmov	s16, r0
 8011096:	f04f 0300 	mov.w	r3, #0
 801109a:	f04f 020a 	mov.w	r2, #10
 801109e:	4641      	mov	r1, r8
 80110a0:	4620      	mov	r0, r4
 80110a2:	d106      	bne.n	80110b2 <_dtoa_r+0xb0a>
 80110a4:	f000 f8ea 	bl	801127c <__multadd>
 80110a8:	4680      	mov	r8, r0
 80110aa:	4607      	mov	r7, r0
 80110ac:	f109 0901 	add.w	r9, r9, #1
 80110b0:	e772      	b.n	8010f98 <_dtoa_r+0x9f0>
 80110b2:	f000 f8e3 	bl	801127c <__multadd>
 80110b6:	4639      	mov	r1, r7
 80110b8:	4680      	mov	r8, r0
 80110ba:	2300      	movs	r3, #0
 80110bc:	220a      	movs	r2, #10
 80110be:	4620      	mov	r0, r4
 80110c0:	f000 f8dc 	bl	801127c <__multadd>
 80110c4:	4607      	mov	r7, r0
 80110c6:	e7f1      	b.n	80110ac <_dtoa_r+0xb04>
 80110c8:	9b03      	ldr	r3, [sp, #12]
 80110ca:	9302      	str	r3, [sp, #8]
 80110cc:	9d01      	ldr	r5, [sp, #4]
 80110ce:	ee18 0a10 	vmov	r0, s16
 80110d2:	4631      	mov	r1, r6
 80110d4:	f7ff f9da 	bl	801048c <quorem>
 80110d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80110dc:	9b01      	ldr	r3, [sp, #4]
 80110de:	f805 ab01 	strb.w	sl, [r5], #1
 80110e2:	1aea      	subs	r2, r5, r3
 80110e4:	9b02      	ldr	r3, [sp, #8]
 80110e6:	4293      	cmp	r3, r2
 80110e8:	dd09      	ble.n	80110fe <_dtoa_r+0xb56>
 80110ea:	ee18 1a10 	vmov	r1, s16
 80110ee:	2300      	movs	r3, #0
 80110f0:	220a      	movs	r2, #10
 80110f2:	4620      	mov	r0, r4
 80110f4:	f000 f8c2 	bl	801127c <__multadd>
 80110f8:	ee08 0a10 	vmov	s16, r0
 80110fc:	e7e7      	b.n	80110ce <_dtoa_r+0xb26>
 80110fe:	9b02      	ldr	r3, [sp, #8]
 8011100:	2b00      	cmp	r3, #0
 8011102:	bfc8      	it	gt
 8011104:	461d      	movgt	r5, r3
 8011106:	9b01      	ldr	r3, [sp, #4]
 8011108:	bfd8      	it	le
 801110a:	2501      	movle	r5, #1
 801110c:	441d      	add	r5, r3
 801110e:	f04f 0800 	mov.w	r8, #0
 8011112:	ee18 1a10 	vmov	r1, s16
 8011116:	2201      	movs	r2, #1
 8011118:	4620      	mov	r0, r4
 801111a:	f000 fa5f 	bl	80115dc <__lshift>
 801111e:	4631      	mov	r1, r6
 8011120:	ee08 0a10 	vmov	s16, r0
 8011124:	f000 faca 	bl	80116bc <__mcmp>
 8011128:	2800      	cmp	r0, #0
 801112a:	dc91      	bgt.n	8011050 <_dtoa_r+0xaa8>
 801112c:	d102      	bne.n	8011134 <_dtoa_r+0xb8c>
 801112e:	f01a 0f01 	tst.w	sl, #1
 8011132:	d18d      	bne.n	8011050 <_dtoa_r+0xaa8>
 8011134:	462b      	mov	r3, r5
 8011136:	461d      	mov	r5, r3
 8011138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801113c:	2a30      	cmp	r2, #48	; 0x30
 801113e:	d0fa      	beq.n	8011136 <_dtoa_r+0xb8e>
 8011140:	e6d7      	b.n	8010ef2 <_dtoa_r+0x94a>
 8011142:	9a01      	ldr	r2, [sp, #4]
 8011144:	429a      	cmp	r2, r3
 8011146:	d184      	bne.n	8011052 <_dtoa_r+0xaaa>
 8011148:	9b00      	ldr	r3, [sp, #0]
 801114a:	3301      	adds	r3, #1
 801114c:	9300      	str	r3, [sp, #0]
 801114e:	2331      	movs	r3, #49	; 0x31
 8011150:	7013      	strb	r3, [r2, #0]
 8011152:	e6ce      	b.n	8010ef2 <_dtoa_r+0x94a>
 8011154:	4b09      	ldr	r3, [pc, #36]	; (801117c <_dtoa_r+0xbd4>)
 8011156:	f7ff ba95 	b.w	8010684 <_dtoa_r+0xdc>
 801115a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801115c:	2b00      	cmp	r3, #0
 801115e:	f47f aa6e 	bne.w	801063e <_dtoa_r+0x96>
 8011162:	4b07      	ldr	r3, [pc, #28]	; (8011180 <_dtoa_r+0xbd8>)
 8011164:	f7ff ba8e 	b.w	8010684 <_dtoa_r+0xdc>
 8011168:	9b02      	ldr	r3, [sp, #8]
 801116a:	2b00      	cmp	r3, #0
 801116c:	dcae      	bgt.n	80110cc <_dtoa_r+0xb24>
 801116e:	9b06      	ldr	r3, [sp, #24]
 8011170:	2b02      	cmp	r3, #2
 8011172:	f73f aea8 	bgt.w	8010ec6 <_dtoa_r+0x91e>
 8011176:	e7a9      	b.n	80110cc <_dtoa_r+0xb24>
 8011178:	080260e3 	.word	0x080260e3
 801117c:	08026040 	.word	0x08026040
 8011180:	08026064 	.word	0x08026064

08011184 <_localeconv_r>:
 8011184:	4800      	ldr	r0, [pc, #0]	; (8011188 <_localeconv_r+0x4>)
 8011186:	4770      	bx	lr
 8011188:	20000258 	.word	0x20000258

0801118c <malloc>:
 801118c:	4b02      	ldr	r3, [pc, #8]	; (8011198 <malloc+0xc>)
 801118e:	4601      	mov	r1, r0
 8011190:	6818      	ldr	r0, [r3, #0]
 8011192:	f000 bc17 	b.w	80119c4 <_malloc_r>
 8011196:	bf00      	nop
 8011198:	20000104 	.word	0x20000104

0801119c <memcpy>:
 801119c:	440a      	add	r2, r1
 801119e:	4291      	cmp	r1, r2
 80111a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80111a4:	d100      	bne.n	80111a8 <memcpy+0xc>
 80111a6:	4770      	bx	lr
 80111a8:	b510      	push	{r4, lr}
 80111aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80111ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80111b2:	4291      	cmp	r1, r2
 80111b4:	d1f9      	bne.n	80111aa <memcpy+0xe>
 80111b6:	bd10      	pop	{r4, pc}

080111b8 <_Balloc>:
 80111b8:	b570      	push	{r4, r5, r6, lr}
 80111ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80111bc:	4604      	mov	r4, r0
 80111be:	460d      	mov	r5, r1
 80111c0:	b976      	cbnz	r6, 80111e0 <_Balloc+0x28>
 80111c2:	2010      	movs	r0, #16
 80111c4:	f7ff ffe2 	bl	801118c <malloc>
 80111c8:	4602      	mov	r2, r0
 80111ca:	6260      	str	r0, [r4, #36]	; 0x24
 80111cc:	b920      	cbnz	r0, 80111d8 <_Balloc+0x20>
 80111ce:	4b18      	ldr	r3, [pc, #96]	; (8011230 <_Balloc+0x78>)
 80111d0:	4818      	ldr	r0, [pc, #96]	; (8011234 <_Balloc+0x7c>)
 80111d2:	2166      	movs	r1, #102	; 0x66
 80111d4:	f000 fdd6 	bl	8011d84 <__assert_func>
 80111d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111dc:	6006      	str	r6, [r0, #0]
 80111de:	60c6      	str	r6, [r0, #12]
 80111e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80111e2:	68f3      	ldr	r3, [r6, #12]
 80111e4:	b183      	cbz	r3, 8011208 <_Balloc+0x50>
 80111e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111e8:	68db      	ldr	r3, [r3, #12]
 80111ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80111ee:	b9b8      	cbnz	r0, 8011220 <_Balloc+0x68>
 80111f0:	2101      	movs	r1, #1
 80111f2:	fa01 f605 	lsl.w	r6, r1, r5
 80111f6:	1d72      	adds	r2, r6, #5
 80111f8:	0092      	lsls	r2, r2, #2
 80111fa:	4620      	mov	r0, r4
 80111fc:	f000 fb60 	bl	80118c0 <_calloc_r>
 8011200:	b160      	cbz	r0, 801121c <_Balloc+0x64>
 8011202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011206:	e00e      	b.n	8011226 <_Balloc+0x6e>
 8011208:	2221      	movs	r2, #33	; 0x21
 801120a:	2104      	movs	r1, #4
 801120c:	4620      	mov	r0, r4
 801120e:	f000 fb57 	bl	80118c0 <_calloc_r>
 8011212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011214:	60f0      	str	r0, [r6, #12]
 8011216:	68db      	ldr	r3, [r3, #12]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d1e4      	bne.n	80111e6 <_Balloc+0x2e>
 801121c:	2000      	movs	r0, #0
 801121e:	bd70      	pop	{r4, r5, r6, pc}
 8011220:	6802      	ldr	r2, [r0, #0]
 8011222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011226:	2300      	movs	r3, #0
 8011228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801122c:	e7f7      	b.n	801121e <_Balloc+0x66>
 801122e:	bf00      	nop
 8011230:	08026071 	.word	0x08026071
 8011234:	080260f4 	.word	0x080260f4

08011238 <_Bfree>:
 8011238:	b570      	push	{r4, r5, r6, lr}
 801123a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801123c:	4605      	mov	r5, r0
 801123e:	460c      	mov	r4, r1
 8011240:	b976      	cbnz	r6, 8011260 <_Bfree+0x28>
 8011242:	2010      	movs	r0, #16
 8011244:	f7ff ffa2 	bl	801118c <malloc>
 8011248:	4602      	mov	r2, r0
 801124a:	6268      	str	r0, [r5, #36]	; 0x24
 801124c:	b920      	cbnz	r0, 8011258 <_Bfree+0x20>
 801124e:	4b09      	ldr	r3, [pc, #36]	; (8011274 <_Bfree+0x3c>)
 8011250:	4809      	ldr	r0, [pc, #36]	; (8011278 <_Bfree+0x40>)
 8011252:	218a      	movs	r1, #138	; 0x8a
 8011254:	f000 fd96 	bl	8011d84 <__assert_func>
 8011258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801125c:	6006      	str	r6, [r0, #0]
 801125e:	60c6      	str	r6, [r0, #12]
 8011260:	b13c      	cbz	r4, 8011272 <_Bfree+0x3a>
 8011262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011264:	6862      	ldr	r2, [r4, #4]
 8011266:	68db      	ldr	r3, [r3, #12]
 8011268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801126c:	6021      	str	r1, [r4, #0]
 801126e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011272:	bd70      	pop	{r4, r5, r6, pc}
 8011274:	08026071 	.word	0x08026071
 8011278:	080260f4 	.word	0x080260f4

0801127c <__multadd>:
 801127c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011280:	690d      	ldr	r5, [r1, #16]
 8011282:	4607      	mov	r7, r0
 8011284:	460c      	mov	r4, r1
 8011286:	461e      	mov	r6, r3
 8011288:	f101 0c14 	add.w	ip, r1, #20
 801128c:	2000      	movs	r0, #0
 801128e:	f8dc 3000 	ldr.w	r3, [ip]
 8011292:	b299      	uxth	r1, r3
 8011294:	fb02 6101 	mla	r1, r2, r1, r6
 8011298:	0c1e      	lsrs	r6, r3, #16
 801129a:	0c0b      	lsrs	r3, r1, #16
 801129c:	fb02 3306 	mla	r3, r2, r6, r3
 80112a0:	b289      	uxth	r1, r1
 80112a2:	3001      	adds	r0, #1
 80112a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80112a8:	4285      	cmp	r5, r0
 80112aa:	f84c 1b04 	str.w	r1, [ip], #4
 80112ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80112b2:	dcec      	bgt.n	801128e <__multadd+0x12>
 80112b4:	b30e      	cbz	r6, 80112fa <__multadd+0x7e>
 80112b6:	68a3      	ldr	r3, [r4, #8]
 80112b8:	42ab      	cmp	r3, r5
 80112ba:	dc19      	bgt.n	80112f0 <__multadd+0x74>
 80112bc:	6861      	ldr	r1, [r4, #4]
 80112be:	4638      	mov	r0, r7
 80112c0:	3101      	adds	r1, #1
 80112c2:	f7ff ff79 	bl	80111b8 <_Balloc>
 80112c6:	4680      	mov	r8, r0
 80112c8:	b928      	cbnz	r0, 80112d6 <__multadd+0x5a>
 80112ca:	4602      	mov	r2, r0
 80112cc:	4b0c      	ldr	r3, [pc, #48]	; (8011300 <__multadd+0x84>)
 80112ce:	480d      	ldr	r0, [pc, #52]	; (8011304 <__multadd+0x88>)
 80112d0:	21b5      	movs	r1, #181	; 0xb5
 80112d2:	f000 fd57 	bl	8011d84 <__assert_func>
 80112d6:	6922      	ldr	r2, [r4, #16]
 80112d8:	3202      	adds	r2, #2
 80112da:	f104 010c 	add.w	r1, r4, #12
 80112de:	0092      	lsls	r2, r2, #2
 80112e0:	300c      	adds	r0, #12
 80112e2:	f7ff ff5b 	bl	801119c <memcpy>
 80112e6:	4621      	mov	r1, r4
 80112e8:	4638      	mov	r0, r7
 80112ea:	f7ff ffa5 	bl	8011238 <_Bfree>
 80112ee:	4644      	mov	r4, r8
 80112f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80112f4:	3501      	adds	r5, #1
 80112f6:	615e      	str	r6, [r3, #20]
 80112f8:	6125      	str	r5, [r4, #16]
 80112fa:	4620      	mov	r0, r4
 80112fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011300:	080260e3 	.word	0x080260e3
 8011304:	080260f4 	.word	0x080260f4

08011308 <__hi0bits>:
 8011308:	0c03      	lsrs	r3, r0, #16
 801130a:	041b      	lsls	r3, r3, #16
 801130c:	b9d3      	cbnz	r3, 8011344 <__hi0bits+0x3c>
 801130e:	0400      	lsls	r0, r0, #16
 8011310:	2310      	movs	r3, #16
 8011312:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011316:	bf04      	itt	eq
 8011318:	0200      	lsleq	r0, r0, #8
 801131a:	3308      	addeq	r3, #8
 801131c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011320:	bf04      	itt	eq
 8011322:	0100      	lsleq	r0, r0, #4
 8011324:	3304      	addeq	r3, #4
 8011326:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801132a:	bf04      	itt	eq
 801132c:	0080      	lsleq	r0, r0, #2
 801132e:	3302      	addeq	r3, #2
 8011330:	2800      	cmp	r0, #0
 8011332:	db05      	blt.n	8011340 <__hi0bits+0x38>
 8011334:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011338:	f103 0301 	add.w	r3, r3, #1
 801133c:	bf08      	it	eq
 801133e:	2320      	moveq	r3, #32
 8011340:	4618      	mov	r0, r3
 8011342:	4770      	bx	lr
 8011344:	2300      	movs	r3, #0
 8011346:	e7e4      	b.n	8011312 <__hi0bits+0xa>

08011348 <__lo0bits>:
 8011348:	6803      	ldr	r3, [r0, #0]
 801134a:	f013 0207 	ands.w	r2, r3, #7
 801134e:	4601      	mov	r1, r0
 8011350:	d00b      	beq.n	801136a <__lo0bits+0x22>
 8011352:	07da      	lsls	r2, r3, #31
 8011354:	d423      	bmi.n	801139e <__lo0bits+0x56>
 8011356:	0798      	lsls	r0, r3, #30
 8011358:	bf49      	itett	mi
 801135a:	085b      	lsrmi	r3, r3, #1
 801135c:	089b      	lsrpl	r3, r3, #2
 801135e:	2001      	movmi	r0, #1
 8011360:	600b      	strmi	r3, [r1, #0]
 8011362:	bf5c      	itt	pl
 8011364:	600b      	strpl	r3, [r1, #0]
 8011366:	2002      	movpl	r0, #2
 8011368:	4770      	bx	lr
 801136a:	b298      	uxth	r0, r3
 801136c:	b9a8      	cbnz	r0, 801139a <__lo0bits+0x52>
 801136e:	0c1b      	lsrs	r3, r3, #16
 8011370:	2010      	movs	r0, #16
 8011372:	b2da      	uxtb	r2, r3
 8011374:	b90a      	cbnz	r2, 801137a <__lo0bits+0x32>
 8011376:	3008      	adds	r0, #8
 8011378:	0a1b      	lsrs	r3, r3, #8
 801137a:	071a      	lsls	r2, r3, #28
 801137c:	bf04      	itt	eq
 801137e:	091b      	lsreq	r3, r3, #4
 8011380:	3004      	addeq	r0, #4
 8011382:	079a      	lsls	r2, r3, #30
 8011384:	bf04      	itt	eq
 8011386:	089b      	lsreq	r3, r3, #2
 8011388:	3002      	addeq	r0, #2
 801138a:	07da      	lsls	r2, r3, #31
 801138c:	d403      	bmi.n	8011396 <__lo0bits+0x4e>
 801138e:	085b      	lsrs	r3, r3, #1
 8011390:	f100 0001 	add.w	r0, r0, #1
 8011394:	d005      	beq.n	80113a2 <__lo0bits+0x5a>
 8011396:	600b      	str	r3, [r1, #0]
 8011398:	4770      	bx	lr
 801139a:	4610      	mov	r0, r2
 801139c:	e7e9      	b.n	8011372 <__lo0bits+0x2a>
 801139e:	2000      	movs	r0, #0
 80113a0:	4770      	bx	lr
 80113a2:	2020      	movs	r0, #32
 80113a4:	4770      	bx	lr
	...

080113a8 <__i2b>:
 80113a8:	b510      	push	{r4, lr}
 80113aa:	460c      	mov	r4, r1
 80113ac:	2101      	movs	r1, #1
 80113ae:	f7ff ff03 	bl	80111b8 <_Balloc>
 80113b2:	4602      	mov	r2, r0
 80113b4:	b928      	cbnz	r0, 80113c2 <__i2b+0x1a>
 80113b6:	4b05      	ldr	r3, [pc, #20]	; (80113cc <__i2b+0x24>)
 80113b8:	4805      	ldr	r0, [pc, #20]	; (80113d0 <__i2b+0x28>)
 80113ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80113be:	f000 fce1 	bl	8011d84 <__assert_func>
 80113c2:	2301      	movs	r3, #1
 80113c4:	6144      	str	r4, [r0, #20]
 80113c6:	6103      	str	r3, [r0, #16]
 80113c8:	bd10      	pop	{r4, pc}
 80113ca:	bf00      	nop
 80113cc:	080260e3 	.word	0x080260e3
 80113d0:	080260f4 	.word	0x080260f4

080113d4 <__multiply>:
 80113d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113d8:	4691      	mov	r9, r2
 80113da:	690a      	ldr	r2, [r1, #16]
 80113dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80113e0:	429a      	cmp	r2, r3
 80113e2:	bfb8      	it	lt
 80113e4:	460b      	movlt	r3, r1
 80113e6:	460c      	mov	r4, r1
 80113e8:	bfbc      	itt	lt
 80113ea:	464c      	movlt	r4, r9
 80113ec:	4699      	movlt	r9, r3
 80113ee:	6927      	ldr	r7, [r4, #16]
 80113f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80113f4:	68a3      	ldr	r3, [r4, #8]
 80113f6:	6861      	ldr	r1, [r4, #4]
 80113f8:	eb07 060a 	add.w	r6, r7, sl
 80113fc:	42b3      	cmp	r3, r6
 80113fe:	b085      	sub	sp, #20
 8011400:	bfb8      	it	lt
 8011402:	3101      	addlt	r1, #1
 8011404:	f7ff fed8 	bl	80111b8 <_Balloc>
 8011408:	b930      	cbnz	r0, 8011418 <__multiply+0x44>
 801140a:	4602      	mov	r2, r0
 801140c:	4b44      	ldr	r3, [pc, #272]	; (8011520 <__multiply+0x14c>)
 801140e:	4845      	ldr	r0, [pc, #276]	; (8011524 <__multiply+0x150>)
 8011410:	f240 115d 	movw	r1, #349	; 0x15d
 8011414:	f000 fcb6 	bl	8011d84 <__assert_func>
 8011418:	f100 0514 	add.w	r5, r0, #20
 801141c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011420:	462b      	mov	r3, r5
 8011422:	2200      	movs	r2, #0
 8011424:	4543      	cmp	r3, r8
 8011426:	d321      	bcc.n	801146c <__multiply+0x98>
 8011428:	f104 0314 	add.w	r3, r4, #20
 801142c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011430:	f109 0314 	add.w	r3, r9, #20
 8011434:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011438:	9202      	str	r2, [sp, #8]
 801143a:	1b3a      	subs	r2, r7, r4
 801143c:	3a15      	subs	r2, #21
 801143e:	f022 0203 	bic.w	r2, r2, #3
 8011442:	3204      	adds	r2, #4
 8011444:	f104 0115 	add.w	r1, r4, #21
 8011448:	428f      	cmp	r7, r1
 801144a:	bf38      	it	cc
 801144c:	2204      	movcc	r2, #4
 801144e:	9201      	str	r2, [sp, #4]
 8011450:	9a02      	ldr	r2, [sp, #8]
 8011452:	9303      	str	r3, [sp, #12]
 8011454:	429a      	cmp	r2, r3
 8011456:	d80c      	bhi.n	8011472 <__multiply+0x9e>
 8011458:	2e00      	cmp	r6, #0
 801145a:	dd03      	ble.n	8011464 <__multiply+0x90>
 801145c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011460:	2b00      	cmp	r3, #0
 8011462:	d05a      	beq.n	801151a <__multiply+0x146>
 8011464:	6106      	str	r6, [r0, #16]
 8011466:	b005      	add	sp, #20
 8011468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801146c:	f843 2b04 	str.w	r2, [r3], #4
 8011470:	e7d8      	b.n	8011424 <__multiply+0x50>
 8011472:	f8b3 a000 	ldrh.w	sl, [r3]
 8011476:	f1ba 0f00 	cmp.w	sl, #0
 801147a:	d024      	beq.n	80114c6 <__multiply+0xf2>
 801147c:	f104 0e14 	add.w	lr, r4, #20
 8011480:	46a9      	mov	r9, r5
 8011482:	f04f 0c00 	mov.w	ip, #0
 8011486:	f85e 2b04 	ldr.w	r2, [lr], #4
 801148a:	f8d9 1000 	ldr.w	r1, [r9]
 801148e:	fa1f fb82 	uxth.w	fp, r2
 8011492:	b289      	uxth	r1, r1
 8011494:	fb0a 110b 	mla	r1, sl, fp, r1
 8011498:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801149c:	f8d9 2000 	ldr.w	r2, [r9]
 80114a0:	4461      	add	r1, ip
 80114a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80114a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80114aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80114ae:	b289      	uxth	r1, r1
 80114b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80114b4:	4577      	cmp	r7, lr
 80114b6:	f849 1b04 	str.w	r1, [r9], #4
 80114ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80114be:	d8e2      	bhi.n	8011486 <__multiply+0xb2>
 80114c0:	9a01      	ldr	r2, [sp, #4]
 80114c2:	f845 c002 	str.w	ip, [r5, r2]
 80114c6:	9a03      	ldr	r2, [sp, #12]
 80114c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80114cc:	3304      	adds	r3, #4
 80114ce:	f1b9 0f00 	cmp.w	r9, #0
 80114d2:	d020      	beq.n	8011516 <__multiply+0x142>
 80114d4:	6829      	ldr	r1, [r5, #0]
 80114d6:	f104 0c14 	add.w	ip, r4, #20
 80114da:	46ae      	mov	lr, r5
 80114dc:	f04f 0a00 	mov.w	sl, #0
 80114e0:	f8bc b000 	ldrh.w	fp, [ip]
 80114e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80114e8:	fb09 220b 	mla	r2, r9, fp, r2
 80114ec:	4492      	add	sl, r2
 80114ee:	b289      	uxth	r1, r1
 80114f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80114f4:	f84e 1b04 	str.w	r1, [lr], #4
 80114f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80114fc:	f8be 1000 	ldrh.w	r1, [lr]
 8011500:	0c12      	lsrs	r2, r2, #16
 8011502:	fb09 1102 	mla	r1, r9, r2, r1
 8011506:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801150a:	4567      	cmp	r7, ip
 801150c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011510:	d8e6      	bhi.n	80114e0 <__multiply+0x10c>
 8011512:	9a01      	ldr	r2, [sp, #4]
 8011514:	50a9      	str	r1, [r5, r2]
 8011516:	3504      	adds	r5, #4
 8011518:	e79a      	b.n	8011450 <__multiply+0x7c>
 801151a:	3e01      	subs	r6, #1
 801151c:	e79c      	b.n	8011458 <__multiply+0x84>
 801151e:	bf00      	nop
 8011520:	080260e3 	.word	0x080260e3
 8011524:	080260f4 	.word	0x080260f4

08011528 <__pow5mult>:
 8011528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801152c:	4615      	mov	r5, r2
 801152e:	f012 0203 	ands.w	r2, r2, #3
 8011532:	4606      	mov	r6, r0
 8011534:	460f      	mov	r7, r1
 8011536:	d007      	beq.n	8011548 <__pow5mult+0x20>
 8011538:	4c25      	ldr	r4, [pc, #148]	; (80115d0 <__pow5mult+0xa8>)
 801153a:	3a01      	subs	r2, #1
 801153c:	2300      	movs	r3, #0
 801153e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011542:	f7ff fe9b 	bl	801127c <__multadd>
 8011546:	4607      	mov	r7, r0
 8011548:	10ad      	asrs	r5, r5, #2
 801154a:	d03d      	beq.n	80115c8 <__pow5mult+0xa0>
 801154c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801154e:	b97c      	cbnz	r4, 8011570 <__pow5mult+0x48>
 8011550:	2010      	movs	r0, #16
 8011552:	f7ff fe1b 	bl	801118c <malloc>
 8011556:	4602      	mov	r2, r0
 8011558:	6270      	str	r0, [r6, #36]	; 0x24
 801155a:	b928      	cbnz	r0, 8011568 <__pow5mult+0x40>
 801155c:	4b1d      	ldr	r3, [pc, #116]	; (80115d4 <__pow5mult+0xac>)
 801155e:	481e      	ldr	r0, [pc, #120]	; (80115d8 <__pow5mult+0xb0>)
 8011560:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011564:	f000 fc0e 	bl	8011d84 <__assert_func>
 8011568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801156c:	6004      	str	r4, [r0, #0]
 801156e:	60c4      	str	r4, [r0, #12]
 8011570:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011578:	b94c      	cbnz	r4, 801158e <__pow5mult+0x66>
 801157a:	f240 2171 	movw	r1, #625	; 0x271
 801157e:	4630      	mov	r0, r6
 8011580:	f7ff ff12 	bl	80113a8 <__i2b>
 8011584:	2300      	movs	r3, #0
 8011586:	f8c8 0008 	str.w	r0, [r8, #8]
 801158a:	4604      	mov	r4, r0
 801158c:	6003      	str	r3, [r0, #0]
 801158e:	f04f 0900 	mov.w	r9, #0
 8011592:	07eb      	lsls	r3, r5, #31
 8011594:	d50a      	bpl.n	80115ac <__pow5mult+0x84>
 8011596:	4639      	mov	r1, r7
 8011598:	4622      	mov	r2, r4
 801159a:	4630      	mov	r0, r6
 801159c:	f7ff ff1a 	bl	80113d4 <__multiply>
 80115a0:	4639      	mov	r1, r7
 80115a2:	4680      	mov	r8, r0
 80115a4:	4630      	mov	r0, r6
 80115a6:	f7ff fe47 	bl	8011238 <_Bfree>
 80115aa:	4647      	mov	r7, r8
 80115ac:	106d      	asrs	r5, r5, #1
 80115ae:	d00b      	beq.n	80115c8 <__pow5mult+0xa0>
 80115b0:	6820      	ldr	r0, [r4, #0]
 80115b2:	b938      	cbnz	r0, 80115c4 <__pow5mult+0x9c>
 80115b4:	4622      	mov	r2, r4
 80115b6:	4621      	mov	r1, r4
 80115b8:	4630      	mov	r0, r6
 80115ba:	f7ff ff0b 	bl	80113d4 <__multiply>
 80115be:	6020      	str	r0, [r4, #0]
 80115c0:	f8c0 9000 	str.w	r9, [r0]
 80115c4:	4604      	mov	r4, r0
 80115c6:	e7e4      	b.n	8011592 <__pow5mult+0x6a>
 80115c8:	4638      	mov	r0, r7
 80115ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115ce:	bf00      	nop
 80115d0:	08026240 	.word	0x08026240
 80115d4:	08026071 	.word	0x08026071
 80115d8:	080260f4 	.word	0x080260f4

080115dc <__lshift>:
 80115dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115e0:	460c      	mov	r4, r1
 80115e2:	6849      	ldr	r1, [r1, #4]
 80115e4:	6923      	ldr	r3, [r4, #16]
 80115e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80115ea:	68a3      	ldr	r3, [r4, #8]
 80115ec:	4607      	mov	r7, r0
 80115ee:	4691      	mov	r9, r2
 80115f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115f4:	f108 0601 	add.w	r6, r8, #1
 80115f8:	42b3      	cmp	r3, r6
 80115fa:	db0b      	blt.n	8011614 <__lshift+0x38>
 80115fc:	4638      	mov	r0, r7
 80115fe:	f7ff fddb 	bl	80111b8 <_Balloc>
 8011602:	4605      	mov	r5, r0
 8011604:	b948      	cbnz	r0, 801161a <__lshift+0x3e>
 8011606:	4602      	mov	r2, r0
 8011608:	4b2a      	ldr	r3, [pc, #168]	; (80116b4 <__lshift+0xd8>)
 801160a:	482b      	ldr	r0, [pc, #172]	; (80116b8 <__lshift+0xdc>)
 801160c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011610:	f000 fbb8 	bl	8011d84 <__assert_func>
 8011614:	3101      	adds	r1, #1
 8011616:	005b      	lsls	r3, r3, #1
 8011618:	e7ee      	b.n	80115f8 <__lshift+0x1c>
 801161a:	2300      	movs	r3, #0
 801161c:	f100 0114 	add.w	r1, r0, #20
 8011620:	f100 0210 	add.w	r2, r0, #16
 8011624:	4618      	mov	r0, r3
 8011626:	4553      	cmp	r3, sl
 8011628:	db37      	blt.n	801169a <__lshift+0xbe>
 801162a:	6920      	ldr	r0, [r4, #16]
 801162c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011630:	f104 0314 	add.w	r3, r4, #20
 8011634:	f019 091f 	ands.w	r9, r9, #31
 8011638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801163c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011640:	d02f      	beq.n	80116a2 <__lshift+0xc6>
 8011642:	f1c9 0e20 	rsb	lr, r9, #32
 8011646:	468a      	mov	sl, r1
 8011648:	f04f 0c00 	mov.w	ip, #0
 801164c:	681a      	ldr	r2, [r3, #0]
 801164e:	fa02 f209 	lsl.w	r2, r2, r9
 8011652:	ea42 020c 	orr.w	r2, r2, ip
 8011656:	f84a 2b04 	str.w	r2, [sl], #4
 801165a:	f853 2b04 	ldr.w	r2, [r3], #4
 801165e:	4298      	cmp	r0, r3
 8011660:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011664:	d8f2      	bhi.n	801164c <__lshift+0x70>
 8011666:	1b03      	subs	r3, r0, r4
 8011668:	3b15      	subs	r3, #21
 801166a:	f023 0303 	bic.w	r3, r3, #3
 801166e:	3304      	adds	r3, #4
 8011670:	f104 0215 	add.w	r2, r4, #21
 8011674:	4290      	cmp	r0, r2
 8011676:	bf38      	it	cc
 8011678:	2304      	movcc	r3, #4
 801167a:	f841 c003 	str.w	ip, [r1, r3]
 801167e:	f1bc 0f00 	cmp.w	ip, #0
 8011682:	d001      	beq.n	8011688 <__lshift+0xac>
 8011684:	f108 0602 	add.w	r6, r8, #2
 8011688:	3e01      	subs	r6, #1
 801168a:	4638      	mov	r0, r7
 801168c:	612e      	str	r6, [r5, #16]
 801168e:	4621      	mov	r1, r4
 8011690:	f7ff fdd2 	bl	8011238 <_Bfree>
 8011694:	4628      	mov	r0, r5
 8011696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801169a:	f842 0f04 	str.w	r0, [r2, #4]!
 801169e:	3301      	adds	r3, #1
 80116a0:	e7c1      	b.n	8011626 <__lshift+0x4a>
 80116a2:	3904      	subs	r1, #4
 80116a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80116a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80116ac:	4298      	cmp	r0, r3
 80116ae:	d8f9      	bhi.n	80116a4 <__lshift+0xc8>
 80116b0:	e7ea      	b.n	8011688 <__lshift+0xac>
 80116b2:	bf00      	nop
 80116b4:	080260e3 	.word	0x080260e3
 80116b8:	080260f4 	.word	0x080260f4

080116bc <__mcmp>:
 80116bc:	b530      	push	{r4, r5, lr}
 80116be:	6902      	ldr	r2, [r0, #16]
 80116c0:	690c      	ldr	r4, [r1, #16]
 80116c2:	1b12      	subs	r2, r2, r4
 80116c4:	d10e      	bne.n	80116e4 <__mcmp+0x28>
 80116c6:	f100 0314 	add.w	r3, r0, #20
 80116ca:	3114      	adds	r1, #20
 80116cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80116d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80116d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80116d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80116dc:	42a5      	cmp	r5, r4
 80116de:	d003      	beq.n	80116e8 <__mcmp+0x2c>
 80116e0:	d305      	bcc.n	80116ee <__mcmp+0x32>
 80116e2:	2201      	movs	r2, #1
 80116e4:	4610      	mov	r0, r2
 80116e6:	bd30      	pop	{r4, r5, pc}
 80116e8:	4283      	cmp	r3, r0
 80116ea:	d3f3      	bcc.n	80116d4 <__mcmp+0x18>
 80116ec:	e7fa      	b.n	80116e4 <__mcmp+0x28>
 80116ee:	f04f 32ff 	mov.w	r2, #4294967295
 80116f2:	e7f7      	b.n	80116e4 <__mcmp+0x28>

080116f4 <__mdiff>:
 80116f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116f8:	460c      	mov	r4, r1
 80116fa:	4606      	mov	r6, r0
 80116fc:	4611      	mov	r1, r2
 80116fe:	4620      	mov	r0, r4
 8011700:	4690      	mov	r8, r2
 8011702:	f7ff ffdb 	bl	80116bc <__mcmp>
 8011706:	1e05      	subs	r5, r0, #0
 8011708:	d110      	bne.n	801172c <__mdiff+0x38>
 801170a:	4629      	mov	r1, r5
 801170c:	4630      	mov	r0, r6
 801170e:	f7ff fd53 	bl	80111b8 <_Balloc>
 8011712:	b930      	cbnz	r0, 8011722 <__mdiff+0x2e>
 8011714:	4b3a      	ldr	r3, [pc, #232]	; (8011800 <__mdiff+0x10c>)
 8011716:	4602      	mov	r2, r0
 8011718:	f240 2132 	movw	r1, #562	; 0x232
 801171c:	4839      	ldr	r0, [pc, #228]	; (8011804 <__mdiff+0x110>)
 801171e:	f000 fb31 	bl	8011d84 <__assert_func>
 8011722:	2301      	movs	r3, #1
 8011724:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801172c:	bfa4      	itt	ge
 801172e:	4643      	movge	r3, r8
 8011730:	46a0      	movge	r8, r4
 8011732:	4630      	mov	r0, r6
 8011734:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011738:	bfa6      	itte	ge
 801173a:	461c      	movge	r4, r3
 801173c:	2500      	movge	r5, #0
 801173e:	2501      	movlt	r5, #1
 8011740:	f7ff fd3a 	bl	80111b8 <_Balloc>
 8011744:	b920      	cbnz	r0, 8011750 <__mdiff+0x5c>
 8011746:	4b2e      	ldr	r3, [pc, #184]	; (8011800 <__mdiff+0x10c>)
 8011748:	4602      	mov	r2, r0
 801174a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801174e:	e7e5      	b.n	801171c <__mdiff+0x28>
 8011750:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011754:	6926      	ldr	r6, [r4, #16]
 8011756:	60c5      	str	r5, [r0, #12]
 8011758:	f104 0914 	add.w	r9, r4, #20
 801175c:	f108 0514 	add.w	r5, r8, #20
 8011760:	f100 0e14 	add.w	lr, r0, #20
 8011764:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011768:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801176c:	f108 0210 	add.w	r2, r8, #16
 8011770:	46f2      	mov	sl, lr
 8011772:	2100      	movs	r1, #0
 8011774:	f859 3b04 	ldr.w	r3, [r9], #4
 8011778:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801177c:	fa1f f883 	uxth.w	r8, r3
 8011780:	fa11 f18b 	uxtah	r1, r1, fp
 8011784:	0c1b      	lsrs	r3, r3, #16
 8011786:	eba1 0808 	sub.w	r8, r1, r8
 801178a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801178e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011792:	fa1f f888 	uxth.w	r8, r8
 8011796:	1419      	asrs	r1, r3, #16
 8011798:	454e      	cmp	r6, r9
 801179a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801179e:	f84a 3b04 	str.w	r3, [sl], #4
 80117a2:	d8e7      	bhi.n	8011774 <__mdiff+0x80>
 80117a4:	1b33      	subs	r3, r6, r4
 80117a6:	3b15      	subs	r3, #21
 80117a8:	f023 0303 	bic.w	r3, r3, #3
 80117ac:	3304      	adds	r3, #4
 80117ae:	3415      	adds	r4, #21
 80117b0:	42a6      	cmp	r6, r4
 80117b2:	bf38      	it	cc
 80117b4:	2304      	movcc	r3, #4
 80117b6:	441d      	add	r5, r3
 80117b8:	4473      	add	r3, lr
 80117ba:	469e      	mov	lr, r3
 80117bc:	462e      	mov	r6, r5
 80117be:	4566      	cmp	r6, ip
 80117c0:	d30e      	bcc.n	80117e0 <__mdiff+0xec>
 80117c2:	f10c 0203 	add.w	r2, ip, #3
 80117c6:	1b52      	subs	r2, r2, r5
 80117c8:	f022 0203 	bic.w	r2, r2, #3
 80117cc:	3d03      	subs	r5, #3
 80117ce:	45ac      	cmp	ip, r5
 80117d0:	bf38      	it	cc
 80117d2:	2200      	movcc	r2, #0
 80117d4:	441a      	add	r2, r3
 80117d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80117da:	b17b      	cbz	r3, 80117fc <__mdiff+0x108>
 80117dc:	6107      	str	r7, [r0, #16]
 80117de:	e7a3      	b.n	8011728 <__mdiff+0x34>
 80117e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80117e4:	fa11 f288 	uxtah	r2, r1, r8
 80117e8:	1414      	asrs	r4, r2, #16
 80117ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80117ee:	b292      	uxth	r2, r2
 80117f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80117f4:	f84e 2b04 	str.w	r2, [lr], #4
 80117f8:	1421      	asrs	r1, r4, #16
 80117fa:	e7e0      	b.n	80117be <__mdiff+0xca>
 80117fc:	3f01      	subs	r7, #1
 80117fe:	e7ea      	b.n	80117d6 <__mdiff+0xe2>
 8011800:	080260e3 	.word	0x080260e3
 8011804:	080260f4 	.word	0x080260f4

08011808 <__d2b>:
 8011808:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801180c:	4689      	mov	r9, r1
 801180e:	2101      	movs	r1, #1
 8011810:	ec57 6b10 	vmov	r6, r7, d0
 8011814:	4690      	mov	r8, r2
 8011816:	f7ff fccf 	bl	80111b8 <_Balloc>
 801181a:	4604      	mov	r4, r0
 801181c:	b930      	cbnz	r0, 801182c <__d2b+0x24>
 801181e:	4602      	mov	r2, r0
 8011820:	4b25      	ldr	r3, [pc, #148]	; (80118b8 <__d2b+0xb0>)
 8011822:	4826      	ldr	r0, [pc, #152]	; (80118bc <__d2b+0xb4>)
 8011824:	f240 310a 	movw	r1, #778	; 0x30a
 8011828:	f000 faac 	bl	8011d84 <__assert_func>
 801182c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011834:	bb35      	cbnz	r5, 8011884 <__d2b+0x7c>
 8011836:	2e00      	cmp	r6, #0
 8011838:	9301      	str	r3, [sp, #4]
 801183a:	d028      	beq.n	801188e <__d2b+0x86>
 801183c:	4668      	mov	r0, sp
 801183e:	9600      	str	r6, [sp, #0]
 8011840:	f7ff fd82 	bl	8011348 <__lo0bits>
 8011844:	9900      	ldr	r1, [sp, #0]
 8011846:	b300      	cbz	r0, 801188a <__d2b+0x82>
 8011848:	9a01      	ldr	r2, [sp, #4]
 801184a:	f1c0 0320 	rsb	r3, r0, #32
 801184e:	fa02 f303 	lsl.w	r3, r2, r3
 8011852:	430b      	orrs	r3, r1
 8011854:	40c2      	lsrs	r2, r0
 8011856:	6163      	str	r3, [r4, #20]
 8011858:	9201      	str	r2, [sp, #4]
 801185a:	9b01      	ldr	r3, [sp, #4]
 801185c:	61a3      	str	r3, [r4, #24]
 801185e:	2b00      	cmp	r3, #0
 8011860:	bf14      	ite	ne
 8011862:	2202      	movne	r2, #2
 8011864:	2201      	moveq	r2, #1
 8011866:	6122      	str	r2, [r4, #16]
 8011868:	b1d5      	cbz	r5, 80118a0 <__d2b+0x98>
 801186a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801186e:	4405      	add	r5, r0
 8011870:	f8c9 5000 	str.w	r5, [r9]
 8011874:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011878:	f8c8 0000 	str.w	r0, [r8]
 801187c:	4620      	mov	r0, r4
 801187e:	b003      	add	sp, #12
 8011880:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011884:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011888:	e7d5      	b.n	8011836 <__d2b+0x2e>
 801188a:	6161      	str	r1, [r4, #20]
 801188c:	e7e5      	b.n	801185a <__d2b+0x52>
 801188e:	a801      	add	r0, sp, #4
 8011890:	f7ff fd5a 	bl	8011348 <__lo0bits>
 8011894:	9b01      	ldr	r3, [sp, #4]
 8011896:	6163      	str	r3, [r4, #20]
 8011898:	2201      	movs	r2, #1
 801189a:	6122      	str	r2, [r4, #16]
 801189c:	3020      	adds	r0, #32
 801189e:	e7e3      	b.n	8011868 <__d2b+0x60>
 80118a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80118a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80118a8:	f8c9 0000 	str.w	r0, [r9]
 80118ac:	6918      	ldr	r0, [r3, #16]
 80118ae:	f7ff fd2b 	bl	8011308 <__hi0bits>
 80118b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118b6:	e7df      	b.n	8011878 <__d2b+0x70>
 80118b8:	080260e3 	.word	0x080260e3
 80118bc:	080260f4 	.word	0x080260f4

080118c0 <_calloc_r>:
 80118c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80118c2:	fba1 2402 	umull	r2, r4, r1, r2
 80118c6:	b94c      	cbnz	r4, 80118dc <_calloc_r+0x1c>
 80118c8:	4611      	mov	r1, r2
 80118ca:	9201      	str	r2, [sp, #4]
 80118cc:	f000 f87a 	bl	80119c4 <_malloc_r>
 80118d0:	9a01      	ldr	r2, [sp, #4]
 80118d2:	4605      	mov	r5, r0
 80118d4:	b930      	cbnz	r0, 80118e4 <_calloc_r+0x24>
 80118d6:	4628      	mov	r0, r5
 80118d8:	b003      	add	sp, #12
 80118da:	bd30      	pop	{r4, r5, pc}
 80118dc:	220c      	movs	r2, #12
 80118de:	6002      	str	r2, [r0, #0]
 80118e0:	2500      	movs	r5, #0
 80118e2:	e7f8      	b.n	80118d6 <_calloc_r+0x16>
 80118e4:	4621      	mov	r1, r4
 80118e6:	f7fe f93f 	bl	800fb68 <memset>
 80118ea:	e7f4      	b.n	80118d6 <_calloc_r+0x16>

080118ec <_free_r>:
 80118ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80118ee:	2900      	cmp	r1, #0
 80118f0:	d044      	beq.n	801197c <_free_r+0x90>
 80118f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80118f6:	9001      	str	r0, [sp, #4]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	f1a1 0404 	sub.w	r4, r1, #4
 80118fe:	bfb8      	it	lt
 8011900:	18e4      	addlt	r4, r4, r3
 8011902:	f000 fa9b 	bl	8011e3c <__malloc_lock>
 8011906:	4a1e      	ldr	r2, [pc, #120]	; (8011980 <_free_r+0x94>)
 8011908:	9801      	ldr	r0, [sp, #4]
 801190a:	6813      	ldr	r3, [r2, #0]
 801190c:	b933      	cbnz	r3, 801191c <_free_r+0x30>
 801190e:	6063      	str	r3, [r4, #4]
 8011910:	6014      	str	r4, [r2, #0]
 8011912:	b003      	add	sp, #12
 8011914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011918:	f000 ba96 	b.w	8011e48 <__malloc_unlock>
 801191c:	42a3      	cmp	r3, r4
 801191e:	d908      	bls.n	8011932 <_free_r+0x46>
 8011920:	6825      	ldr	r5, [r4, #0]
 8011922:	1961      	adds	r1, r4, r5
 8011924:	428b      	cmp	r3, r1
 8011926:	bf01      	itttt	eq
 8011928:	6819      	ldreq	r1, [r3, #0]
 801192a:	685b      	ldreq	r3, [r3, #4]
 801192c:	1949      	addeq	r1, r1, r5
 801192e:	6021      	streq	r1, [r4, #0]
 8011930:	e7ed      	b.n	801190e <_free_r+0x22>
 8011932:	461a      	mov	r2, r3
 8011934:	685b      	ldr	r3, [r3, #4]
 8011936:	b10b      	cbz	r3, 801193c <_free_r+0x50>
 8011938:	42a3      	cmp	r3, r4
 801193a:	d9fa      	bls.n	8011932 <_free_r+0x46>
 801193c:	6811      	ldr	r1, [r2, #0]
 801193e:	1855      	adds	r5, r2, r1
 8011940:	42a5      	cmp	r5, r4
 8011942:	d10b      	bne.n	801195c <_free_r+0x70>
 8011944:	6824      	ldr	r4, [r4, #0]
 8011946:	4421      	add	r1, r4
 8011948:	1854      	adds	r4, r2, r1
 801194a:	42a3      	cmp	r3, r4
 801194c:	6011      	str	r1, [r2, #0]
 801194e:	d1e0      	bne.n	8011912 <_free_r+0x26>
 8011950:	681c      	ldr	r4, [r3, #0]
 8011952:	685b      	ldr	r3, [r3, #4]
 8011954:	6053      	str	r3, [r2, #4]
 8011956:	4421      	add	r1, r4
 8011958:	6011      	str	r1, [r2, #0]
 801195a:	e7da      	b.n	8011912 <_free_r+0x26>
 801195c:	d902      	bls.n	8011964 <_free_r+0x78>
 801195e:	230c      	movs	r3, #12
 8011960:	6003      	str	r3, [r0, #0]
 8011962:	e7d6      	b.n	8011912 <_free_r+0x26>
 8011964:	6825      	ldr	r5, [r4, #0]
 8011966:	1961      	adds	r1, r4, r5
 8011968:	428b      	cmp	r3, r1
 801196a:	bf04      	itt	eq
 801196c:	6819      	ldreq	r1, [r3, #0]
 801196e:	685b      	ldreq	r3, [r3, #4]
 8011970:	6063      	str	r3, [r4, #4]
 8011972:	bf04      	itt	eq
 8011974:	1949      	addeq	r1, r1, r5
 8011976:	6021      	streq	r1, [r4, #0]
 8011978:	6054      	str	r4, [r2, #4]
 801197a:	e7ca      	b.n	8011912 <_free_r+0x26>
 801197c:	b003      	add	sp, #12
 801197e:	bd30      	pop	{r4, r5, pc}
 8011980:	200123f8 	.word	0x200123f8

08011984 <sbrk_aligned>:
 8011984:	b570      	push	{r4, r5, r6, lr}
 8011986:	4e0e      	ldr	r6, [pc, #56]	; (80119c0 <sbrk_aligned+0x3c>)
 8011988:	460c      	mov	r4, r1
 801198a:	6831      	ldr	r1, [r6, #0]
 801198c:	4605      	mov	r5, r0
 801198e:	b911      	cbnz	r1, 8011996 <sbrk_aligned+0x12>
 8011990:	f000 f9e8 	bl	8011d64 <_sbrk_r>
 8011994:	6030      	str	r0, [r6, #0]
 8011996:	4621      	mov	r1, r4
 8011998:	4628      	mov	r0, r5
 801199a:	f000 f9e3 	bl	8011d64 <_sbrk_r>
 801199e:	1c43      	adds	r3, r0, #1
 80119a0:	d00a      	beq.n	80119b8 <sbrk_aligned+0x34>
 80119a2:	1cc4      	adds	r4, r0, #3
 80119a4:	f024 0403 	bic.w	r4, r4, #3
 80119a8:	42a0      	cmp	r0, r4
 80119aa:	d007      	beq.n	80119bc <sbrk_aligned+0x38>
 80119ac:	1a21      	subs	r1, r4, r0
 80119ae:	4628      	mov	r0, r5
 80119b0:	f000 f9d8 	bl	8011d64 <_sbrk_r>
 80119b4:	3001      	adds	r0, #1
 80119b6:	d101      	bne.n	80119bc <sbrk_aligned+0x38>
 80119b8:	f04f 34ff 	mov.w	r4, #4294967295
 80119bc:	4620      	mov	r0, r4
 80119be:	bd70      	pop	{r4, r5, r6, pc}
 80119c0:	200123fc 	.word	0x200123fc

080119c4 <_malloc_r>:
 80119c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119c8:	1ccd      	adds	r5, r1, #3
 80119ca:	f025 0503 	bic.w	r5, r5, #3
 80119ce:	3508      	adds	r5, #8
 80119d0:	2d0c      	cmp	r5, #12
 80119d2:	bf38      	it	cc
 80119d4:	250c      	movcc	r5, #12
 80119d6:	2d00      	cmp	r5, #0
 80119d8:	4607      	mov	r7, r0
 80119da:	db01      	blt.n	80119e0 <_malloc_r+0x1c>
 80119dc:	42a9      	cmp	r1, r5
 80119de:	d905      	bls.n	80119ec <_malloc_r+0x28>
 80119e0:	230c      	movs	r3, #12
 80119e2:	603b      	str	r3, [r7, #0]
 80119e4:	2600      	movs	r6, #0
 80119e6:	4630      	mov	r0, r6
 80119e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119ec:	4e2e      	ldr	r6, [pc, #184]	; (8011aa8 <_malloc_r+0xe4>)
 80119ee:	f000 fa25 	bl	8011e3c <__malloc_lock>
 80119f2:	6833      	ldr	r3, [r6, #0]
 80119f4:	461c      	mov	r4, r3
 80119f6:	bb34      	cbnz	r4, 8011a46 <_malloc_r+0x82>
 80119f8:	4629      	mov	r1, r5
 80119fa:	4638      	mov	r0, r7
 80119fc:	f7ff ffc2 	bl	8011984 <sbrk_aligned>
 8011a00:	1c43      	adds	r3, r0, #1
 8011a02:	4604      	mov	r4, r0
 8011a04:	d14d      	bne.n	8011aa2 <_malloc_r+0xde>
 8011a06:	6834      	ldr	r4, [r6, #0]
 8011a08:	4626      	mov	r6, r4
 8011a0a:	2e00      	cmp	r6, #0
 8011a0c:	d140      	bne.n	8011a90 <_malloc_r+0xcc>
 8011a0e:	6823      	ldr	r3, [r4, #0]
 8011a10:	4631      	mov	r1, r6
 8011a12:	4638      	mov	r0, r7
 8011a14:	eb04 0803 	add.w	r8, r4, r3
 8011a18:	f000 f9a4 	bl	8011d64 <_sbrk_r>
 8011a1c:	4580      	cmp	r8, r0
 8011a1e:	d13a      	bne.n	8011a96 <_malloc_r+0xd2>
 8011a20:	6821      	ldr	r1, [r4, #0]
 8011a22:	3503      	adds	r5, #3
 8011a24:	1a6d      	subs	r5, r5, r1
 8011a26:	f025 0503 	bic.w	r5, r5, #3
 8011a2a:	3508      	adds	r5, #8
 8011a2c:	2d0c      	cmp	r5, #12
 8011a2e:	bf38      	it	cc
 8011a30:	250c      	movcc	r5, #12
 8011a32:	4629      	mov	r1, r5
 8011a34:	4638      	mov	r0, r7
 8011a36:	f7ff ffa5 	bl	8011984 <sbrk_aligned>
 8011a3a:	3001      	adds	r0, #1
 8011a3c:	d02b      	beq.n	8011a96 <_malloc_r+0xd2>
 8011a3e:	6823      	ldr	r3, [r4, #0]
 8011a40:	442b      	add	r3, r5
 8011a42:	6023      	str	r3, [r4, #0]
 8011a44:	e00e      	b.n	8011a64 <_malloc_r+0xa0>
 8011a46:	6822      	ldr	r2, [r4, #0]
 8011a48:	1b52      	subs	r2, r2, r5
 8011a4a:	d41e      	bmi.n	8011a8a <_malloc_r+0xc6>
 8011a4c:	2a0b      	cmp	r2, #11
 8011a4e:	d916      	bls.n	8011a7e <_malloc_r+0xba>
 8011a50:	1961      	adds	r1, r4, r5
 8011a52:	42a3      	cmp	r3, r4
 8011a54:	6025      	str	r5, [r4, #0]
 8011a56:	bf18      	it	ne
 8011a58:	6059      	strne	r1, [r3, #4]
 8011a5a:	6863      	ldr	r3, [r4, #4]
 8011a5c:	bf08      	it	eq
 8011a5e:	6031      	streq	r1, [r6, #0]
 8011a60:	5162      	str	r2, [r4, r5]
 8011a62:	604b      	str	r3, [r1, #4]
 8011a64:	4638      	mov	r0, r7
 8011a66:	f104 060b 	add.w	r6, r4, #11
 8011a6a:	f000 f9ed 	bl	8011e48 <__malloc_unlock>
 8011a6e:	f026 0607 	bic.w	r6, r6, #7
 8011a72:	1d23      	adds	r3, r4, #4
 8011a74:	1af2      	subs	r2, r6, r3
 8011a76:	d0b6      	beq.n	80119e6 <_malloc_r+0x22>
 8011a78:	1b9b      	subs	r3, r3, r6
 8011a7a:	50a3      	str	r3, [r4, r2]
 8011a7c:	e7b3      	b.n	80119e6 <_malloc_r+0x22>
 8011a7e:	6862      	ldr	r2, [r4, #4]
 8011a80:	42a3      	cmp	r3, r4
 8011a82:	bf0c      	ite	eq
 8011a84:	6032      	streq	r2, [r6, #0]
 8011a86:	605a      	strne	r2, [r3, #4]
 8011a88:	e7ec      	b.n	8011a64 <_malloc_r+0xa0>
 8011a8a:	4623      	mov	r3, r4
 8011a8c:	6864      	ldr	r4, [r4, #4]
 8011a8e:	e7b2      	b.n	80119f6 <_malloc_r+0x32>
 8011a90:	4634      	mov	r4, r6
 8011a92:	6876      	ldr	r6, [r6, #4]
 8011a94:	e7b9      	b.n	8011a0a <_malloc_r+0x46>
 8011a96:	230c      	movs	r3, #12
 8011a98:	603b      	str	r3, [r7, #0]
 8011a9a:	4638      	mov	r0, r7
 8011a9c:	f000 f9d4 	bl	8011e48 <__malloc_unlock>
 8011aa0:	e7a1      	b.n	80119e6 <_malloc_r+0x22>
 8011aa2:	6025      	str	r5, [r4, #0]
 8011aa4:	e7de      	b.n	8011a64 <_malloc_r+0xa0>
 8011aa6:	bf00      	nop
 8011aa8:	200123f8 	.word	0x200123f8

08011aac <__ssputs_r>:
 8011aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ab0:	688e      	ldr	r6, [r1, #8]
 8011ab2:	429e      	cmp	r6, r3
 8011ab4:	4682      	mov	sl, r0
 8011ab6:	460c      	mov	r4, r1
 8011ab8:	4690      	mov	r8, r2
 8011aba:	461f      	mov	r7, r3
 8011abc:	d838      	bhi.n	8011b30 <__ssputs_r+0x84>
 8011abe:	898a      	ldrh	r2, [r1, #12]
 8011ac0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011ac4:	d032      	beq.n	8011b2c <__ssputs_r+0x80>
 8011ac6:	6825      	ldr	r5, [r4, #0]
 8011ac8:	6909      	ldr	r1, [r1, #16]
 8011aca:	eba5 0901 	sub.w	r9, r5, r1
 8011ace:	6965      	ldr	r5, [r4, #20]
 8011ad0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ad4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011ad8:	3301      	adds	r3, #1
 8011ada:	444b      	add	r3, r9
 8011adc:	106d      	asrs	r5, r5, #1
 8011ade:	429d      	cmp	r5, r3
 8011ae0:	bf38      	it	cc
 8011ae2:	461d      	movcc	r5, r3
 8011ae4:	0553      	lsls	r3, r2, #21
 8011ae6:	d531      	bpl.n	8011b4c <__ssputs_r+0xa0>
 8011ae8:	4629      	mov	r1, r5
 8011aea:	f7ff ff6b 	bl	80119c4 <_malloc_r>
 8011aee:	4606      	mov	r6, r0
 8011af0:	b950      	cbnz	r0, 8011b08 <__ssputs_r+0x5c>
 8011af2:	230c      	movs	r3, #12
 8011af4:	f8ca 3000 	str.w	r3, [sl]
 8011af8:	89a3      	ldrh	r3, [r4, #12]
 8011afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011afe:	81a3      	strh	r3, [r4, #12]
 8011b00:	f04f 30ff 	mov.w	r0, #4294967295
 8011b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b08:	6921      	ldr	r1, [r4, #16]
 8011b0a:	464a      	mov	r2, r9
 8011b0c:	f7ff fb46 	bl	801119c <memcpy>
 8011b10:	89a3      	ldrh	r3, [r4, #12]
 8011b12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b1a:	81a3      	strh	r3, [r4, #12]
 8011b1c:	6126      	str	r6, [r4, #16]
 8011b1e:	6165      	str	r5, [r4, #20]
 8011b20:	444e      	add	r6, r9
 8011b22:	eba5 0509 	sub.w	r5, r5, r9
 8011b26:	6026      	str	r6, [r4, #0]
 8011b28:	60a5      	str	r5, [r4, #8]
 8011b2a:	463e      	mov	r6, r7
 8011b2c:	42be      	cmp	r6, r7
 8011b2e:	d900      	bls.n	8011b32 <__ssputs_r+0x86>
 8011b30:	463e      	mov	r6, r7
 8011b32:	6820      	ldr	r0, [r4, #0]
 8011b34:	4632      	mov	r2, r6
 8011b36:	4641      	mov	r1, r8
 8011b38:	f000 f966 	bl	8011e08 <memmove>
 8011b3c:	68a3      	ldr	r3, [r4, #8]
 8011b3e:	1b9b      	subs	r3, r3, r6
 8011b40:	60a3      	str	r3, [r4, #8]
 8011b42:	6823      	ldr	r3, [r4, #0]
 8011b44:	4433      	add	r3, r6
 8011b46:	6023      	str	r3, [r4, #0]
 8011b48:	2000      	movs	r0, #0
 8011b4a:	e7db      	b.n	8011b04 <__ssputs_r+0x58>
 8011b4c:	462a      	mov	r2, r5
 8011b4e:	f000 f981 	bl	8011e54 <_realloc_r>
 8011b52:	4606      	mov	r6, r0
 8011b54:	2800      	cmp	r0, #0
 8011b56:	d1e1      	bne.n	8011b1c <__ssputs_r+0x70>
 8011b58:	6921      	ldr	r1, [r4, #16]
 8011b5a:	4650      	mov	r0, sl
 8011b5c:	f7ff fec6 	bl	80118ec <_free_r>
 8011b60:	e7c7      	b.n	8011af2 <__ssputs_r+0x46>
	...

08011b64 <_svfiprintf_r>:
 8011b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b68:	4698      	mov	r8, r3
 8011b6a:	898b      	ldrh	r3, [r1, #12]
 8011b6c:	061b      	lsls	r3, r3, #24
 8011b6e:	b09d      	sub	sp, #116	; 0x74
 8011b70:	4607      	mov	r7, r0
 8011b72:	460d      	mov	r5, r1
 8011b74:	4614      	mov	r4, r2
 8011b76:	d50e      	bpl.n	8011b96 <_svfiprintf_r+0x32>
 8011b78:	690b      	ldr	r3, [r1, #16]
 8011b7a:	b963      	cbnz	r3, 8011b96 <_svfiprintf_r+0x32>
 8011b7c:	2140      	movs	r1, #64	; 0x40
 8011b7e:	f7ff ff21 	bl	80119c4 <_malloc_r>
 8011b82:	6028      	str	r0, [r5, #0]
 8011b84:	6128      	str	r0, [r5, #16]
 8011b86:	b920      	cbnz	r0, 8011b92 <_svfiprintf_r+0x2e>
 8011b88:	230c      	movs	r3, #12
 8011b8a:	603b      	str	r3, [r7, #0]
 8011b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b90:	e0d1      	b.n	8011d36 <_svfiprintf_r+0x1d2>
 8011b92:	2340      	movs	r3, #64	; 0x40
 8011b94:	616b      	str	r3, [r5, #20]
 8011b96:	2300      	movs	r3, #0
 8011b98:	9309      	str	r3, [sp, #36]	; 0x24
 8011b9a:	2320      	movs	r3, #32
 8011b9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011ba0:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ba4:	2330      	movs	r3, #48	; 0x30
 8011ba6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011d50 <_svfiprintf_r+0x1ec>
 8011baa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011bae:	f04f 0901 	mov.w	r9, #1
 8011bb2:	4623      	mov	r3, r4
 8011bb4:	469a      	mov	sl, r3
 8011bb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bba:	b10a      	cbz	r2, 8011bc0 <_svfiprintf_r+0x5c>
 8011bbc:	2a25      	cmp	r2, #37	; 0x25
 8011bbe:	d1f9      	bne.n	8011bb4 <_svfiprintf_r+0x50>
 8011bc0:	ebba 0b04 	subs.w	fp, sl, r4
 8011bc4:	d00b      	beq.n	8011bde <_svfiprintf_r+0x7a>
 8011bc6:	465b      	mov	r3, fp
 8011bc8:	4622      	mov	r2, r4
 8011bca:	4629      	mov	r1, r5
 8011bcc:	4638      	mov	r0, r7
 8011bce:	f7ff ff6d 	bl	8011aac <__ssputs_r>
 8011bd2:	3001      	adds	r0, #1
 8011bd4:	f000 80aa 	beq.w	8011d2c <_svfiprintf_r+0x1c8>
 8011bd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bda:	445a      	add	r2, fp
 8011bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8011bde:	f89a 3000 	ldrb.w	r3, [sl]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	f000 80a2 	beq.w	8011d2c <_svfiprintf_r+0x1c8>
 8011be8:	2300      	movs	r3, #0
 8011bea:	f04f 32ff 	mov.w	r2, #4294967295
 8011bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bf2:	f10a 0a01 	add.w	sl, sl, #1
 8011bf6:	9304      	str	r3, [sp, #16]
 8011bf8:	9307      	str	r3, [sp, #28]
 8011bfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bfe:	931a      	str	r3, [sp, #104]	; 0x68
 8011c00:	4654      	mov	r4, sl
 8011c02:	2205      	movs	r2, #5
 8011c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c08:	4851      	ldr	r0, [pc, #324]	; (8011d50 <_svfiprintf_r+0x1ec>)
 8011c0a:	f7ee fb51 	bl	80002b0 <memchr>
 8011c0e:	9a04      	ldr	r2, [sp, #16]
 8011c10:	b9d8      	cbnz	r0, 8011c4a <_svfiprintf_r+0xe6>
 8011c12:	06d0      	lsls	r0, r2, #27
 8011c14:	bf44      	itt	mi
 8011c16:	2320      	movmi	r3, #32
 8011c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c1c:	0711      	lsls	r1, r2, #28
 8011c1e:	bf44      	itt	mi
 8011c20:	232b      	movmi	r3, #43	; 0x2b
 8011c22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c26:	f89a 3000 	ldrb.w	r3, [sl]
 8011c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8011c2c:	d015      	beq.n	8011c5a <_svfiprintf_r+0xf6>
 8011c2e:	9a07      	ldr	r2, [sp, #28]
 8011c30:	4654      	mov	r4, sl
 8011c32:	2000      	movs	r0, #0
 8011c34:	f04f 0c0a 	mov.w	ip, #10
 8011c38:	4621      	mov	r1, r4
 8011c3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c3e:	3b30      	subs	r3, #48	; 0x30
 8011c40:	2b09      	cmp	r3, #9
 8011c42:	d94e      	bls.n	8011ce2 <_svfiprintf_r+0x17e>
 8011c44:	b1b0      	cbz	r0, 8011c74 <_svfiprintf_r+0x110>
 8011c46:	9207      	str	r2, [sp, #28]
 8011c48:	e014      	b.n	8011c74 <_svfiprintf_r+0x110>
 8011c4a:	eba0 0308 	sub.w	r3, r0, r8
 8011c4e:	fa09 f303 	lsl.w	r3, r9, r3
 8011c52:	4313      	orrs	r3, r2
 8011c54:	9304      	str	r3, [sp, #16]
 8011c56:	46a2      	mov	sl, r4
 8011c58:	e7d2      	b.n	8011c00 <_svfiprintf_r+0x9c>
 8011c5a:	9b03      	ldr	r3, [sp, #12]
 8011c5c:	1d19      	adds	r1, r3, #4
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	9103      	str	r1, [sp, #12]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	bfbb      	ittet	lt
 8011c66:	425b      	neglt	r3, r3
 8011c68:	f042 0202 	orrlt.w	r2, r2, #2
 8011c6c:	9307      	strge	r3, [sp, #28]
 8011c6e:	9307      	strlt	r3, [sp, #28]
 8011c70:	bfb8      	it	lt
 8011c72:	9204      	strlt	r2, [sp, #16]
 8011c74:	7823      	ldrb	r3, [r4, #0]
 8011c76:	2b2e      	cmp	r3, #46	; 0x2e
 8011c78:	d10c      	bne.n	8011c94 <_svfiprintf_r+0x130>
 8011c7a:	7863      	ldrb	r3, [r4, #1]
 8011c7c:	2b2a      	cmp	r3, #42	; 0x2a
 8011c7e:	d135      	bne.n	8011cec <_svfiprintf_r+0x188>
 8011c80:	9b03      	ldr	r3, [sp, #12]
 8011c82:	1d1a      	adds	r2, r3, #4
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	9203      	str	r2, [sp, #12]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	bfb8      	it	lt
 8011c8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c90:	3402      	adds	r4, #2
 8011c92:	9305      	str	r3, [sp, #20]
 8011c94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011d60 <_svfiprintf_r+0x1fc>
 8011c98:	7821      	ldrb	r1, [r4, #0]
 8011c9a:	2203      	movs	r2, #3
 8011c9c:	4650      	mov	r0, sl
 8011c9e:	f7ee fb07 	bl	80002b0 <memchr>
 8011ca2:	b140      	cbz	r0, 8011cb6 <_svfiprintf_r+0x152>
 8011ca4:	2340      	movs	r3, #64	; 0x40
 8011ca6:	eba0 000a 	sub.w	r0, r0, sl
 8011caa:	fa03 f000 	lsl.w	r0, r3, r0
 8011cae:	9b04      	ldr	r3, [sp, #16]
 8011cb0:	4303      	orrs	r3, r0
 8011cb2:	3401      	adds	r4, #1
 8011cb4:	9304      	str	r3, [sp, #16]
 8011cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cba:	4826      	ldr	r0, [pc, #152]	; (8011d54 <_svfiprintf_r+0x1f0>)
 8011cbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011cc0:	2206      	movs	r2, #6
 8011cc2:	f7ee faf5 	bl	80002b0 <memchr>
 8011cc6:	2800      	cmp	r0, #0
 8011cc8:	d038      	beq.n	8011d3c <_svfiprintf_r+0x1d8>
 8011cca:	4b23      	ldr	r3, [pc, #140]	; (8011d58 <_svfiprintf_r+0x1f4>)
 8011ccc:	bb1b      	cbnz	r3, 8011d16 <_svfiprintf_r+0x1b2>
 8011cce:	9b03      	ldr	r3, [sp, #12]
 8011cd0:	3307      	adds	r3, #7
 8011cd2:	f023 0307 	bic.w	r3, r3, #7
 8011cd6:	3308      	adds	r3, #8
 8011cd8:	9303      	str	r3, [sp, #12]
 8011cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cdc:	4433      	add	r3, r6
 8011cde:	9309      	str	r3, [sp, #36]	; 0x24
 8011ce0:	e767      	b.n	8011bb2 <_svfiprintf_r+0x4e>
 8011ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ce6:	460c      	mov	r4, r1
 8011ce8:	2001      	movs	r0, #1
 8011cea:	e7a5      	b.n	8011c38 <_svfiprintf_r+0xd4>
 8011cec:	2300      	movs	r3, #0
 8011cee:	3401      	adds	r4, #1
 8011cf0:	9305      	str	r3, [sp, #20]
 8011cf2:	4619      	mov	r1, r3
 8011cf4:	f04f 0c0a 	mov.w	ip, #10
 8011cf8:	4620      	mov	r0, r4
 8011cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cfe:	3a30      	subs	r2, #48	; 0x30
 8011d00:	2a09      	cmp	r2, #9
 8011d02:	d903      	bls.n	8011d0c <_svfiprintf_r+0x1a8>
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d0c5      	beq.n	8011c94 <_svfiprintf_r+0x130>
 8011d08:	9105      	str	r1, [sp, #20]
 8011d0a:	e7c3      	b.n	8011c94 <_svfiprintf_r+0x130>
 8011d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d10:	4604      	mov	r4, r0
 8011d12:	2301      	movs	r3, #1
 8011d14:	e7f0      	b.n	8011cf8 <_svfiprintf_r+0x194>
 8011d16:	ab03      	add	r3, sp, #12
 8011d18:	9300      	str	r3, [sp, #0]
 8011d1a:	462a      	mov	r2, r5
 8011d1c:	4b0f      	ldr	r3, [pc, #60]	; (8011d5c <_svfiprintf_r+0x1f8>)
 8011d1e:	a904      	add	r1, sp, #16
 8011d20:	4638      	mov	r0, r7
 8011d22:	f7fd ffc9 	bl	800fcb8 <_printf_float>
 8011d26:	1c42      	adds	r2, r0, #1
 8011d28:	4606      	mov	r6, r0
 8011d2a:	d1d6      	bne.n	8011cda <_svfiprintf_r+0x176>
 8011d2c:	89ab      	ldrh	r3, [r5, #12]
 8011d2e:	065b      	lsls	r3, r3, #25
 8011d30:	f53f af2c 	bmi.w	8011b8c <_svfiprintf_r+0x28>
 8011d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d36:	b01d      	add	sp, #116	; 0x74
 8011d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d3c:	ab03      	add	r3, sp, #12
 8011d3e:	9300      	str	r3, [sp, #0]
 8011d40:	462a      	mov	r2, r5
 8011d42:	4b06      	ldr	r3, [pc, #24]	; (8011d5c <_svfiprintf_r+0x1f8>)
 8011d44:	a904      	add	r1, sp, #16
 8011d46:	4638      	mov	r0, r7
 8011d48:	f7fe fa5a 	bl	8010200 <_printf_i>
 8011d4c:	e7eb      	b.n	8011d26 <_svfiprintf_r+0x1c2>
 8011d4e:	bf00      	nop
 8011d50:	0802624c 	.word	0x0802624c
 8011d54:	08026256 	.word	0x08026256
 8011d58:	0800fcb9 	.word	0x0800fcb9
 8011d5c:	08011aad 	.word	0x08011aad
 8011d60:	08026252 	.word	0x08026252

08011d64 <_sbrk_r>:
 8011d64:	b538      	push	{r3, r4, r5, lr}
 8011d66:	4d06      	ldr	r5, [pc, #24]	; (8011d80 <_sbrk_r+0x1c>)
 8011d68:	2300      	movs	r3, #0
 8011d6a:	4604      	mov	r4, r0
 8011d6c:	4608      	mov	r0, r1
 8011d6e:	602b      	str	r3, [r5, #0]
 8011d70:	f7f0 fc88 	bl	8002684 <_sbrk>
 8011d74:	1c43      	adds	r3, r0, #1
 8011d76:	d102      	bne.n	8011d7e <_sbrk_r+0x1a>
 8011d78:	682b      	ldr	r3, [r5, #0]
 8011d7a:	b103      	cbz	r3, 8011d7e <_sbrk_r+0x1a>
 8011d7c:	6023      	str	r3, [r4, #0]
 8011d7e:	bd38      	pop	{r3, r4, r5, pc}
 8011d80:	20012400 	.word	0x20012400

08011d84 <__assert_func>:
 8011d84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d86:	4614      	mov	r4, r2
 8011d88:	461a      	mov	r2, r3
 8011d8a:	4b09      	ldr	r3, [pc, #36]	; (8011db0 <__assert_func+0x2c>)
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	4605      	mov	r5, r0
 8011d90:	68d8      	ldr	r0, [r3, #12]
 8011d92:	b14c      	cbz	r4, 8011da8 <__assert_func+0x24>
 8011d94:	4b07      	ldr	r3, [pc, #28]	; (8011db4 <__assert_func+0x30>)
 8011d96:	9100      	str	r1, [sp, #0]
 8011d98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d9c:	4906      	ldr	r1, [pc, #24]	; (8011db8 <__assert_func+0x34>)
 8011d9e:	462b      	mov	r3, r5
 8011da0:	f000 f80e 	bl	8011dc0 <fiprintf>
 8011da4:	f000 faac 	bl	8012300 <abort>
 8011da8:	4b04      	ldr	r3, [pc, #16]	; (8011dbc <__assert_func+0x38>)
 8011daa:	461c      	mov	r4, r3
 8011dac:	e7f3      	b.n	8011d96 <__assert_func+0x12>
 8011dae:	bf00      	nop
 8011db0:	20000104 	.word	0x20000104
 8011db4:	0802625d 	.word	0x0802625d
 8011db8:	0802626a 	.word	0x0802626a
 8011dbc:	08026298 	.word	0x08026298

08011dc0 <fiprintf>:
 8011dc0:	b40e      	push	{r1, r2, r3}
 8011dc2:	b503      	push	{r0, r1, lr}
 8011dc4:	4601      	mov	r1, r0
 8011dc6:	ab03      	add	r3, sp, #12
 8011dc8:	4805      	ldr	r0, [pc, #20]	; (8011de0 <fiprintf+0x20>)
 8011dca:	f853 2b04 	ldr.w	r2, [r3], #4
 8011dce:	6800      	ldr	r0, [r0, #0]
 8011dd0:	9301      	str	r3, [sp, #4]
 8011dd2:	f000 f897 	bl	8011f04 <_vfiprintf_r>
 8011dd6:	b002      	add	sp, #8
 8011dd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ddc:	b003      	add	sp, #12
 8011dde:	4770      	bx	lr
 8011de0:	20000104 	.word	0x20000104

08011de4 <__ascii_mbtowc>:
 8011de4:	b082      	sub	sp, #8
 8011de6:	b901      	cbnz	r1, 8011dea <__ascii_mbtowc+0x6>
 8011de8:	a901      	add	r1, sp, #4
 8011dea:	b142      	cbz	r2, 8011dfe <__ascii_mbtowc+0x1a>
 8011dec:	b14b      	cbz	r3, 8011e02 <__ascii_mbtowc+0x1e>
 8011dee:	7813      	ldrb	r3, [r2, #0]
 8011df0:	600b      	str	r3, [r1, #0]
 8011df2:	7812      	ldrb	r2, [r2, #0]
 8011df4:	1e10      	subs	r0, r2, #0
 8011df6:	bf18      	it	ne
 8011df8:	2001      	movne	r0, #1
 8011dfa:	b002      	add	sp, #8
 8011dfc:	4770      	bx	lr
 8011dfe:	4610      	mov	r0, r2
 8011e00:	e7fb      	b.n	8011dfa <__ascii_mbtowc+0x16>
 8011e02:	f06f 0001 	mvn.w	r0, #1
 8011e06:	e7f8      	b.n	8011dfa <__ascii_mbtowc+0x16>

08011e08 <memmove>:
 8011e08:	4288      	cmp	r0, r1
 8011e0a:	b510      	push	{r4, lr}
 8011e0c:	eb01 0402 	add.w	r4, r1, r2
 8011e10:	d902      	bls.n	8011e18 <memmove+0x10>
 8011e12:	4284      	cmp	r4, r0
 8011e14:	4623      	mov	r3, r4
 8011e16:	d807      	bhi.n	8011e28 <memmove+0x20>
 8011e18:	1e43      	subs	r3, r0, #1
 8011e1a:	42a1      	cmp	r1, r4
 8011e1c:	d008      	beq.n	8011e30 <memmove+0x28>
 8011e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011e26:	e7f8      	b.n	8011e1a <memmove+0x12>
 8011e28:	4402      	add	r2, r0
 8011e2a:	4601      	mov	r1, r0
 8011e2c:	428a      	cmp	r2, r1
 8011e2e:	d100      	bne.n	8011e32 <memmove+0x2a>
 8011e30:	bd10      	pop	{r4, pc}
 8011e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011e3a:	e7f7      	b.n	8011e2c <memmove+0x24>

08011e3c <__malloc_lock>:
 8011e3c:	4801      	ldr	r0, [pc, #4]	; (8011e44 <__malloc_lock+0x8>)
 8011e3e:	f000 bc1f 	b.w	8012680 <__retarget_lock_acquire_recursive>
 8011e42:	bf00      	nop
 8011e44:	20012404 	.word	0x20012404

08011e48 <__malloc_unlock>:
 8011e48:	4801      	ldr	r0, [pc, #4]	; (8011e50 <__malloc_unlock+0x8>)
 8011e4a:	f000 bc1a 	b.w	8012682 <__retarget_lock_release_recursive>
 8011e4e:	bf00      	nop
 8011e50:	20012404 	.word	0x20012404

08011e54 <_realloc_r>:
 8011e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e58:	4680      	mov	r8, r0
 8011e5a:	4614      	mov	r4, r2
 8011e5c:	460e      	mov	r6, r1
 8011e5e:	b921      	cbnz	r1, 8011e6a <_realloc_r+0x16>
 8011e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e64:	4611      	mov	r1, r2
 8011e66:	f7ff bdad 	b.w	80119c4 <_malloc_r>
 8011e6a:	b92a      	cbnz	r2, 8011e78 <_realloc_r+0x24>
 8011e6c:	f7ff fd3e 	bl	80118ec <_free_r>
 8011e70:	4625      	mov	r5, r4
 8011e72:	4628      	mov	r0, r5
 8011e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e78:	f000 fc6a 	bl	8012750 <_malloc_usable_size_r>
 8011e7c:	4284      	cmp	r4, r0
 8011e7e:	4607      	mov	r7, r0
 8011e80:	d802      	bhi.n	8011e88 <_realloc_r+0x34>
 8011e82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011e86:	d812      	bhi.n	8011eae <_realloc_r+0x5a>
 8011e88:	4621      	mov	r1, r4
 8011e8a:	4640      	mov	r0, r8
 8011e8c:	f7ff fd9a 	bl	80119c4 <_malloc_r>
 8011e90:	4605      	mov	r5, r0
 8011e92:	2800      	cmp	r0, #0
 8011e94:	d0ed      	beq.n	8011e72 <_realloc_r+0x1e>
 8011e96:	42bc      	cmp	r4, r7
 8011e98:	4622      	mov	r2, r4
 8011e9a:	4631      	mov	r1, r6
 8011e9c:	bf28      	it	cs
 8011e9e:	463a      	movcs	r2, r7
 8011ea0:	f7ff f97c 	bl	801119c <memcpy>
 8011ea4:	4631      	mov	r1, r6
 8011ea6:	4640      	mov	r0, r8
 8011ea8:	f7ff fd20 	bl	80118ec <_free_r>
 8011eac:	e7e1      	b.n	8011e72 <_realloc_r+0x1e>
 8011eae:	4635      	mov	r5, r6
 8011eb0:	e7df      	b.n	8011e72 <_realloc_r+0x1e>

08011eb2 <__sfputc_r>:
 8011eb2:	6893      	ldr	r3, [r2, #8]
 8011eb4:	3b01      	subs	r3, #1
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	b410      	push	{r4}
 8011eba:	6093      	str	r3, [r2, #8]
 8011ebc:	da08      	bge.n	8011ed0 <__sfputc_r+0x1e>
 8011ebe:	6994      	ldr	r4, [r2, #24]
 8011ec0:	42a3      	cmp	r3, r4
 8011ec2:	db01      	blt.n	8011ec8 <__sfputc_r+0x16>
 8011ec4:	290a      	cmp	r1, #10
 8011ec6:	d103      	bne.n	8011ed0 <__sfputc_r+0x1e>
 8011ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ecc:	f000 b94a 	b.w	8012164 <__swbuf_r>
 8011ed0:	6813      	ldr	r3, [r2, #0]
 8011ed2:	1c58      	adds	r0, r3, #1
 8011ed4:	6010      	str	r0, [r2, #0]
 8011ed6:	7019      	strb	r1, [r3, #0]
 8011ed8:	4608      	mov	r0, r1
 8011eda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ede:	4770      	bx	lr

08011ee0 <__sfputs_r>:
 8011ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ee2:	4606      	mov	r6, r0
 8011ee4:	460f      	mov	r7, r1
 8011ee6:	4614      	mov	r4, r2
 8011ee8:	18d5      	adds	r5, r2, r3
 8011eea:	42ac      	cmp	r4, r5
 8011eec:	d101      	bne.n	8011ef2 <__sfputs_r+0x12>
 8011eee:	2000      	movs	r0, #0
 8011ef0:	e007      	b.n	8011f02 <__sfputs_r+0x22>
 8011ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ef6:	463a      	mov	r2, r7
 8011ef8:	4630      	mov	r0, r6
 8011efa:	f7ff ffda 	bl	8011eb2 <__sfputc_r>
 8011efe:	1c43      	adds	r3, r0, #1
 8011f00:	d1f3      	bne.n	8011eea <__sfputs_r+0xa>
 8011f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011f04 <_vfiprintf_r>:
 8011f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f08:	460d      	mov	r5, r1
 8011f0a:	b09d      	sub	sp, #116	; 0x74
 8011f0c:	4614      	mov	r4, r2
 8011f0e:	4698      	mov	r8, r3
 8011f10:	4606      	mov	r6, r0
 8011f12:	b118      	cbz	r0, 8011f1c <_vfiprintf_r+0x18>
 8011f14:	6983      	ldr	r3, [r0, #24]
 8011f16:	b90b      	cbnz	r3, 8011f1c <_vfiprintf_r+0x18>
 8011f18:	f000 fb14 	bl	8012544 <__sinit>
 8011f1c:	4b89      	ldr	r3, [pc, #548]	; (8012144 <_vfiprintf_r+0x240>)
 8011f1e:	429d      	cmp	r5, r3
 8011f20:	d11b      	bne.n	8011f5a <_vfiprintf_r+0x56>
 8011f22:	6875      	ldr	r5, [r6, #4]
 8011f24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f26:	07d9      	lsls	r1, r3, #31
 8011f28:	d405      	bmi.n	8011f36 <_vfiprintf_r+0x32>
 8011f2a:	89ab      	ldrh	r3, [r5, #12]
 8011f2c:	059a      	lsls	r2, r3, #22
 8011f2e:	d402      	bmi.n	8011f36 <_vfiprintf_r+0x32>
 8011f30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f32:	f000 fba5 	bl	8012680 <__retarget_lock_acquire_recursive>
 8011f36:	89ab      	ldrh	r3, [r5, #12]
 8011f38:	071b      	lsls	r3, r3, #28
 8011f3a:	d501      	bpl.n	8011f40 <_vfiprintf_r+0x3c>
 8011f3c:	692b      	ldr	r3, [r5, #16]
 8011f3e:	b9eb      	cbnz	r3, 8011f7c <_vfiprintf_r+0x78>
 8011f40:	4629      	mov	r1, r5
 8011f42:	4630      	mov	r0, r6
 8011f44:	f000 f96e 	bl	8012224 <__swsetup_r>
 8011f48:	b1c0      	cbz	r0, 8011f7c <_vfiprintf_r+0x78>
 8011f4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f4c:	07dc      	lsls	r4, r3, #31
 8011f4e:	d50e      	bpl.n	8011f6e <_vfiprintf_r+0x6a>
 8011f50:	f04f 30ff 	mov.w	r0, #4294967295
 8011f54:	b01d      	add	sp, #116	; 0x74
 8011f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f5a:	4b7b      	ldr	r3, [pc, #492]	; (8012148 <_vfiprintf_r+0x244>)
 8011f5c:	429d      	cmp	r5, r3
 8011f5e:	d101      	bne.n	8011f64 <_vfiprintf_r+0x60>
 8011f60:	68b5      	ldr	r5, [r6, #8]
 8011f62:	e7df      	b.n	8011f24 <_vfiprintf_r+0x20>
 8011f64:	4b79      	ldr	r3, [pc, #484]	; (801214c <_vfiprintf_r+0x248>)
 8011f66:	429d      	cmp	r5, r3
 8011f68:	bf08      	it	eq
 8011f6a:	68f5      	ldreq	r5, [r6, #12]
 8011f6c:	e7da      	b.n	8011f24 <_vfiprintf_r+0x20>
 8011f6e:	89ab      	ldrh	r3, [r5, #12]
 8011f70:	0598      	lsls	r0, r3, #22
 8011f72:	d4ed      	bmi.n	8011f50 <_vfiprintf_r+0x4c>
 8011f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f76:	f000 fb84 	bl	8012682 <__retarget_lock_release_recursive>
 8011f7a:	e7e9      	b.n	8011f50 <_vfiprintf_r+0x4c>
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8011f80:	2320      	movs	r3, #32
 8011f82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f86:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f8a:	2330      	movs	r3, #48	; 0x30
 8011f8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012150 <_vfiprintf_r+0x24c>
 8011f90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f94:	f04f 0901 	mov.w	r9, #1
 8011f98:	4623      	mov	r3, r4
 8011f9a:	469a      	mov	sl, r3
 8011f9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fa0:	b10a      	cbz	r2, 8011fa6 <_vfiprintf_r+0xa2>
 8011fa2:	2a25      	cmp	r2, #37	; 0x25
 8011fa4:	d1f9      	bne.n	8011f9a <_vfiprintf_r+0x96>
 8011fa6:	ebba 0b04 	subs.w	fp, sl, r4
 8011faa:	d00b      	beq.n	8011fc4 <_vfiprintf_r+0xc0>
 8011fac:	465b      	mov	r3, fp
 8011fae:	4622      	mov	r2, r4
 8011fb0:	4629      	mov	r1, r5
 8011fb2:	4630      	mov	r0, r6
 8011fb4:	f7ff ff94 	bl	8011ee0 <__sfputs_r>
 8011fb8:	3001      	adds	r0, #1
 8011fba:	f000 80aa 	beq.w	8012112 <_vfiprintf_r+0x20e>
 8011fbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011fc0:	445a      	add	r2, fp
 8011fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8011fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	f000 80a2 	beq.w	8012112 <_vfiprintf_r+0x20e>
 8011fce:	2300      	movs	r3, #0
 8011fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8011fd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011fd8:	f10a 0a01 	add.w	sl, sl, #1
 8011fdc:	9304      	str	r3, [sp, #16]
 8011fde:	9307      	str	r3, [sp, #28]
 8011fe0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011fe4:	931a      	str	r3, [sp, #104]	; 0x68
 8011fe6:	4654      	mov	r4, sl
 8011fe8:	2205      	movs	r2, #5
 8011fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fee:	4858      	ldr	r0, [pc, #352]	; (8012150 <_vfiprintf_r+0x24c>)
 8011ff0:	f7ee f95e 	bl	80002b0 <memchr>
 8011ff4:	9a04      	ldr	r2, [sp, #16]
 8011ff6:	b9d8      	cbnz	r0, 8012030 <_vfiprintf_r+0x12c>
 8011ff8:	06d1      	lsls	r1, r2, #27
 8011ffa:	bf44      	itt	mi
 8011ffc:	2320      	movmi	r3, #32
 8011ffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012002:	0713      	lsls	r3, r2, #28
 8012004:	bf44      	itt	mi
 8012006:	232b      	movmi	r3, #43	; 0x2b
 8012008:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801200c:	f89a 3000 	ldrb.w	r3, [sl]
 8012010:	2b2a      	cmp	r3, #42	; 0x2a
 8012012:	d015      	beq.n	8012040 <_vfiprintf_r+0x13c>
 8012014:	9a07      	ldr	r2, [sp, #28]
 8012016:	4654      	mov	r4, sl
 8012018:	2000      	movs	r0, #0
 801201a:	f04f 0c0a 	mov.w	ip, #10
 801201e:	4621      	mov	r1, r4
 8012020:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012024:	3b30      	subs	r3, #48	; 0x30
 8012026:	2b09      	cmp	r3, #9
 8012028:	d94e      	bls.n	80120c8 <_vfiprintf_r+0x1c4>
 801202a:	b1b0      	cbz	r0, 801205a <_vfiprintf_r+0x156>
 801202c:	9207      	str	r2, [sp, #28]
 801202e:	e014      	b.n	801205a <_vfiprintf_r+0x156>
 8012030:	eba0 0308 	sub.w	r3, r0, r8
 8012034:	fa09 f303 	lsl.w	r3, r9, r3
 8012038:	4313      	orrs	r3, r2
 801203a:	9304      	str	r3, [sp, #16]
 801203c:	46a2      	mov	sl, r4
 801203e:	e7d2      	b.n	8011fe6 <_vfiprintf_r+0xe2>
 8012040:	9b03      	ldr	r3, [sp, #12]
 8012042:	1d19      	adds	r1, r3, #4
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	9103      	str	r1, [sp, #12]
 8012048:	2b00      	cmp	r3, #0
 801204a:	bfbb      	ittet	lt
 801204c:	425b      	neglt	r3, r3
 801204e:	f042 0202 	orrlt.w	r2, r2, #2
 8012052:	9307      	strge	r3, [sp, #28]
 8012054:	9307      	strlt	r3, [sp, #28]
 8012056:	bfb8      	it	lt
 8012058:	9204      	strlt	r2, [sp, #16]
 801205a:	7823      	ldrb	r3, [r4, #0]
 801205c:	2b2e      	cmp	r3, #46	; 0x2e
 801205e:	d10c      	bne.n	801207a <_vfiprintf_r+0x176>
 8012060:	7863      	ldrb	r3, [r4, #1]
 8012062:	2b2a      	cmp	r3, #42	; 0x2a
 8012064:	d135      	bne.n	80120d2 <_vfiprintf_r+0x1ce>
 8012066:	9b03      	ldr	r3, [sp, #12]
 8012068:	1d1a      	adds	r2, r3, #4
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	9203      	str	r2, [sp, #12]
 801206e:	2b00      	cmp	r3, #0
 8012070:	bfb8      	it	lt
 8012072:	f04f 33ff 	movlt.w	r3, #4294967295
 8012076:	3402      	adds	r4, #2
 8012078:	9305      	str	r3, [sp, #20]
 801207a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012160 <_vfiprintf_r+0x25c>
 801207e:	7821      	ldrb	r1, [r4, #0]
 8012080:	2203      	movs	r2, #3
 8012082:	4650      	mov	r0, sl
 8012084:	f7ee f914 	bl	80002b0 <memchr>
 8012088:	b140      	cbz	r0, 801209c <_vfiprintf_r+0x198>
 801208a:	2340      	movs	r3, #64	; 0x40
 801208c:	eba0 000a 	sub.w	r0, r0, sl
 8012090:	fa03 f000 	lsl.w	r0, r3, r0
 8012094:	9b04      	ldr	r3, [sp, #16]
 8012096:	4303      	orrs	r3, r0
 8012098:	3401      	adds	r4, #1
 801209a:	9304      	str	r3, [sp, #16]
 801209c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120a0:	482c      	ldr	r0, [pc, #176]	; (8012154 <_vfiprintf_r+0x250>)
 80120a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80120a6:	2206      	movs	r2, #6
 80120a8:	f7ee f902 	bl	80002b0 <memchr>
 80120ac:	2800      	cmp	r0, #0
 80120ae:	d03f      	beq.n	8012130 <_vfiprintf_r+0x22c>
 80120b0:	4b29      	ldr	r3, [pc, #164]	; (8012158 <_vfiprintf_r+0x254>)
 80120b2:	bb1b      	cbnz	r3, 80120fc <_vfiprintf_r+0x1f8>
 80120b4:	9b03      	ldr	r3, [sp, #12]
 80120b6:	3307      	adds	r3, #7
 80120b8:	f023 0307 	bic.w	r3, r3, #7
 80120bc:	3308      	adds	r3, #8
 80120be:	9303      	str	r3, [sp, #12]
 80120c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120c2:	443b      	add	r3, r7
 80120c4:	9309      	str	r3, [sp, #36]	; 0x24
 80120c6:	e767      	b.n	8011f98 <_vfiprintf_r+0x94>
 80120c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80120cc:	460c      	mov	r4, r1
 80120ce:	2001      	movs	r0, #1
 80120d0:	e7a5      	b.n	801201e <_vfiprintf_r+0x11a>
 80120d2:	2300      	movs	r3, #0
 80120d4:	3401      	adds	r4, #1
 80120d6:	9305      	str	r3, [sp, #20]
 80120d8:	4619      	mov	r1, r3
 80120da:	f04f 0c0a 	mov.w	ip, #10
 80120de:	4620      	mov	r0, r4
 80120e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120e4:	3a30      	subs	r2, #48	; 0x30
 80120e6:	2a09      	cmp	r2, #9
 80120e8:	d903      	bls.n	80120f2 <_vfiprintf_r+0x1ee>
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d0c5      	beq.n	801207a <_vfiprintf_r+0x176>
 80120ee:	9105      	str	r1, [sp, #20]
 80120f0:	e7c3      	b.n	801207a <_vfiprintf_r+0x176>
 80120f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80120f6:	4604      	mov	r4, r0
 80120f8:	2301      	movs	r3, #1
 80120fa:	e7f0      	b.n	80120de <_vfiprintf_r+0x1da>
 80120fc:	ab03      	add	r3, sp, #12
 80120fe:	9300      	str	r3, [sp, #0]
 8012100:	462a      	mov	r2, r5
 8012102:	4b16      	ldr	r3, [pc, #88]	; (801215c <_vfiprintf_r+0x258>)
 8012104:	a904      	add	r1, sp, #16
 8012106:	4630      	mov	r0, r6
 8012108:	f7fd fdd6 	bl	800fcb8 <_printf_float>
 801210c:	4607      	mov	r7, r0
 801210e:	1c78      	adds	r0, r7, #1
 8012110:	d1d6      	bne.n	80120c0 <_vfiprintf_r+0x1bc>
 8012112:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012114:	07d9      	lsls	r1, r3, #31
 8012116:	d405      	bmi.n	8012124 <_vfiprintf_r+0x220>
 8012118:	89ab      	ldrh	r3, [r5, #12]
 801211a:	059a      	lsls	r2, r3, #22
 801211c:	d402      	bmi.n	8012124 <_vfiprintf_r+0x220>
 801211e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012120:	f000 faaf 	bl	8012682 <__retarget_lock_release_recursive>
 8012124:	89ab      	ldrh	r3, [r5, #12]
 8012126:	065b      	lsls	r3, r3, #25
 8012128:	f53f af12 	bmi.w	8011f50 <_vfiprintf_r+0x4c>
 801212c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801212e:	e711      	b.n	8011f54 <_vfiprintf_r+0x50>
 8012130:	ab03      	add	r3, sp, #12
 8012132:	9300      	str	r3, [sp, #0]
 8012134:	462a      	mov	r2, r5
 8012136:	4b09      	ldr	r3, [pc, #36]	; (801215c <_vfiprintf_r+0x258>)
 8012138:	a904      	add	r1, sp, #16
 801213a:	4630      	mov	r0, r6
 801213c:	f7fe f860 	bl	8010200 <_printf_i>
 8012140:	e7e4      	b.n	801210c <_vfiprintf_r+0x208>
 8012142:	bf00      	nop
 8012144:	080263c4 	.word	0x080263c4
 8012148:	080263e4 	.word	0x080263e4
 801214c:	080263a4 	.word	0x080263a4
 8012150:	0802624c 	.word	0x0802624c
 8012154:	08026256 	.word	0x08026256
 8012158:	0800fcb9 	.word	0x0800fcb9
 801215c:	08011ee1 	.word	0x08011ee1
 8012160:	08026252 	.word	0x08026252

08012164 <__swbuf_r>:
 8012164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012166:	460e      	mov	r6, r1
 8012168:	4614      	mov	r4, r2
 801216a:	4605      	mov	r5, r0
 801216c:	b118      	cbz	r0, 8012176 <__swbuf_r+0x12>
 801216e:	6983      	ldr	r3, [r0, #24]
 8012170:	b90b      	cbnz	r3, 8012176 <__swbuf_r+0x12>
 8012172:	f000 f9e7 	bl	8012544 <__sinit>
 8012176:	4b21      	ldr	r3, [pc, #132]	; (80121fc <__swbuf_r+0x98>)
 8012178:	429c      	cmp	r4, r3
 801217a:	d12b      	bne.n	80121d4 <__swbuf_r+0x70>
 801217c:	686c      	ldr	r4, [r5, #4]
 801217e:	69a3      	ldr	r3, [r4, #24]
 8012180:	60a3      	str	r3, [r4, #8]
 8012182:	89a3      	ldrh	r3, [r4, #12]
 8012184:	071a      	lsls	r2, r3, #28
 8012186:	d52f      	bpl.n	80121e8 <__swbuf_r+0x84>
 8012188:	6923      	ldr	r3, [r4, #16]
 801218a:	b36b      	cbz	r3, 80121e8 <__swbuf_r+0x84>
 801218c:	6923      	ldr	r3, [r4, #16]
 801218e:	6820      	ldr	r0, [r4, #0]
 8012190:	1ac0      	subs	r0, r0, r3
 8012192:	6963      	ldr	r3, [r4, #20]
 8012194:	b2f6      	uxtb	r6, r6
 8012196:	4283      	cmp	r3, r0
 8012198:	4637      	mov	r7, r6
 801219a:	dc04      	bgt.n	80121a6 <__swbuf_r+0x42>
 801219c:	4621      	mov	r1, r4
 801219e:	4628      	mov	r0, r5
 80121a0:	f000 f93c 	bl	801241c <_fflush_r>
 80121a4:	bb30      	cbnz	r0, 80121f4 <__swbuf_r+0x90>
 80121a6:	68a3      	ldr	r3, [r4, #8]
 80121a8:	3b01      	subs	r3, #1
 80121aa:	60a3      	str	r3, [r4, #8]
 80121ac:	6823      	ldr	r3, [r4, #0]
 80121ae:	1c5a      	adds	r2, r3, #1
 80121b0:	6022      	str	r2, [r4, #0]
 80121b2:	701e      	strb	r6, [r3, #0]
 80121b4:	6963      	ldr	r3, [r4, #20]
 80121b6:	3001      	adds	r0, #1
 80121b8:	4283      	cmp	r3, r0
 80121ba:	d004      	beq.n	80121c6 <__swbuf_r+0x62>
 80121bc:	89a3      	ldrh	r3, [r4, #12]
 80121be:	07db      	lsls	r3, r3, #31
 80121c0:	d506      	bpl.n	80121d0 <__swbuf_r+0x6c>
 80121c2:	2e0a      	cmp	r6, #10
 80121c4:	d104      	bne.n	80121d0 <__swbuf_r+0x6c>
 80121c6:	4621      	mov	r1, r4
 80121c8:	4628      	mov	r0, r5
 80121ca:	f000 f927 	bl	801241c <_fflush_r>
 80121ce:	b988      	cbnz	r0, 80121f4 <__swbuf_r+0x90>
 80121d0:	4638      	mov	r0, r7
 80121d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121d4:	4b0a      	ldr	r3, [pc, #40]	; (8012200 <__swbuf_r+0x9c>)
 80121d6:	429c      	cmp	r4, r3
 80121d8:	d101      	bne.n	80121de <__swbuf_r+0x7a>
 80121da:	68ac      	ldr	r4, [r5, #8]
 80121dc:	e7cf      	b.n	801217e <__swbuf_r+0x1a>
 80121de:	4b09      	ldr	r3, [pc, #36]	; (8012204 <__swbuf_r+0xa0>)
 80121e0:	429c      	cmp	r4, r3
 80121e2:	bf08      	it	eq
 80121e4:	68ec      	ldreq	r4, [r5, #12]
 80121e6:	e7ca      	b.n	801217e <__swbuf_r+0x1a>
 80121e8:	4621      	mov	r1, r4
 80121ea:	4628      	mov	r0, r5
 80121ec:	f000 f81a 	bl	8012224 <__swsetup_r>
 80121f0:	2800      	cmp	r0, #0
 80121f2:	d0cb      	beq.n	801218c <__swbuf_r+0x28>
 80121f4:	f04f 37ff 	mov.w	r7, #4294967295
 80121f8:	e7ea      	b.n	80121d0 <__swbuf_r+0x6c>
 80121fa:	bf00      	nop
 80121fc:	080263c4 	.word	0x080263c4
 8012200:	080263e4 	.word	0x080263e4
 8012204:	080263a4 	.word	0x080263a4

08012208 <__ascii_wctomb>:
 8012208:	b149      	cbz	r1, 801221e <__ascii_wctomb+0x16>
 801220a:	2aff      	cmp	r2, #255	; 0xff
 801220c:	bf85      	ittet	hi
 801220e:	238a      	movhi	r3, #138	; 0x8a
 8012210:	6003      	strhi	r3, [r0, #0]
 8012212:	700a      	strbls	r2, [r1, #0]
 8012214:	f04f 30ff 	movhi.w	r0, #4294967295
 8012218:	bf98      	it	ls
 801221a:	2001      	movls	r0, #1
 801221c:	4770      	bx	lr
 801221e:	4608      	mov	r0, r1
 8012220:	4770      	bx	lr
	...

08012224 <__swsetup_r>:
 8012224:	4b32      	ldr	r3, [pc, #200]	; (80122f0 <__swsetup_r+0xcc>)
 8012226:	b570      	push	{r4, r5, r6, lr}
 8012228:	681d      	ldr	r5, [r3, #0]
 801222a:	4606      	mov	r6, r0
 801222c:	460c      	mov	r4, r1
 801222e:	b125      	cbz	r5, 801223a <__swsetup_r+0x16>
 8012230:	69ab      	ldr	r3, [r5, #24]
 8012232:	b913      	cbnz	r3, 801223a <__swsetup_r+0x16>
 8012234:	4628      	mov	r0, r5
 8012236:	f000 f985 	bl	8012544 <__sinit>
 801223a:	4b2e      	ldr	r3, [pc, #184]	; (80122f4 <__swsetup_r+0xd0>)
 801223c:	429c      	cmp	r4, r3
 801223e:	d10f      	bne.n	8012260 <__swsetup_r+0x3c>
 8012240:	686c      	ldr	r4, [r5, #4]
 8012242:	89a3      	ldrh	r3, [r4, #12]
 8012244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012248:	0719      	lsls	r1, r3, #28
 801224a:	d42c      	bmi.n	80122a6 <__swsetup_r+0x82>
 801224c:	06dd      	lsls	r5, r3, #27
 801224e:	d411      	bmi.n	8012274 <__swsetup_r+0x50>
 8012250:	2309      	movs	r3, #9
 8012252:	6033      	str	r3, [r6, #0]
 8012254:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012258:	81a3      	strh	r3, [r4, #12]
 801225a:	f04f 30ff 	mov.w	r0, #4294967295
 801225e:	e03e      	b.n	80122de <__swsetup_r+0xba>
 8012260:	4b25      	ldr	r3, [pc, #148]	; (80122f8 <__swsetup_r+0xd4>)
 8012262:	429c      	cmp	r4, r3
 8012264:	d101      	bne.n	801226a <__swsetup_r+0x46>
 8012266:	68ac      	ldr	r4, [r5, #8]
 8012268:	e7eb      	b.n	8012242 <__swsetup_r+0x1e>
 801226a:	4b24      	ldr	r3, [pc, #144]	; (80122fc <__swsetup_r+0xd8>)
 801226c:	429c      	cmp	r4, r3
 801226e:	bf08      	it	eq
 8012270:	68ec      	ldreq	r4, [r5, #12]
 8012272:	e7e6      	b.n	8012242 <__swsetup_r+0x1e>
 8012274:	0758      	lsls	r0, r3, #29
 8012276:	d512      	bpl.n	801229e <__swsetup_r+0x7a>
 8012278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801227a:	b141      	cbz	r1, 801228e <__swsetup_r+0x6a>
 801227c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012280:	4299      	cmp	r1, r3
 8012282:	d002      	beq.n	801228a <__swsetup_r+0x66>
 8012284:	4630      	mov	r0, r6
 8012286:	f7ff fb31 	bl	80118ec <_free_r>
 801228a:	2300      	movs	r3, #0
 801228c:	6363      	str	r3, [r4, #52]	; 0x34
 801228e:	89a3      	ldrh	r3, [r4, #12]
 8012290:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012294:	81a3      	strh	r3, [r4, #12]
 8012296:	2300      	movs	r3, #0
 8012298:	6063      	str	r3, [r4, #4]
 801229a:	6923      	ldr	r3, [r4, #16]
 801229c:	6023      	str	r3, [r4, #0]
 801229e:	89a3      	ldrh	r3, [r4, #12]
 80122a0:	f043 0308 	orr.w	r3, r3, #8
 80122a4:	81a3      	strh	r3, [r4, #12]
 80122a6:	6923      	ldr	r3, [r4, #16]
 80122a8:	b94b      	cbnz	r3, 80122be <__swsetup_r+0x9a>
 80122aa:	89a3      	ldrh	r3, [r4, #12]
 80122ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80122b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80122b4:	d003      	beq.n	80122be <__swsetup_r+0x9a>
 80122b6:	4621      	mov	r1, r4
 80122b8:	4630      	mov	r0, r6
 80122ba:	f000 fa09 	bl	80126d0 <__smakebuf_r>
 80122be:	89a0      	ldrh	r0, [r4, #12]
 80122c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122c4:	f010 0301 	ands.w	r3, r0, #1
 80122c8:	d00a      	beq.n	80122e0 <__swsetup_r+0xbc>
 80122ca:	2300      	movs	r3, #0
 80122cc:	60a3      	str	r3, [r4, #8]
 80122ce:	6963      	ldr	r3, [r4, #20]
 80122d0:	425b      	negs	r3, r3
 80122d2:	61a3      	str	r3, [r4, #24]
 80122d4:	6923      	ldr	r3, [r4, #16]
 80122d6:	b943      	cbnz	r3, 80122ea <__swsetup_r+0xc6>
 80122d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80122dc:	d1ba      	bne.n	8012254 <__swsetup_r+0x30>
 80122de:	bd70      	pop	{r4, r5, r6, pc}
 80122e0:	0781      	lsls	r1, r0, #30
 80122e2:	bf58      	it	pl
 80122e4:	6963      	ldrpl	r3, [r4, #20]
 80122e6:	60a3      	str	r3, [r4, #8]
 80122e8:	e7f4      	b.n	80122d4 <__swsetup_r+0xb0>
 80122ea:	2000      	movs	r0, #0
 80122ec:	e7f7      	b.n	80122de <__swsetup_r+0xba>
 80122ee:	bf00      	nop
 80122f0:	20000104 	.word	0x20000104
 80122f4:	080263c4 	.word	0x080263c4
 80122f8:	080263e4 	.word	0x080263e4
 80122fc:	080263a4 	.word	0x080263a4

08012300 <abort>:
 8012300:	b508      	push	{r3, lr}
 8012302:	2006      	movs	r0, #6
 8012304:	f000 fa54 	bl	80127b0 <raise>
 8012308:	2001      	movs	r0, #1
 801230a:	f7f0 f943 	bl	8002594 <_exit>
	...

08012310 <__sflush_r>:
 8012310:	898a      	ldrh	r2, [r1, #12]
 8012312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012316:	4605      	mov	r5, r0
 8012318:	0710      	lsls	r0, r2, #28
 801231a:	460c      	mov	r4, r1
 801231c:	d458      	bmi.n	80123d0 <__sflush_r+0xc0>
 801231e:	684b      	ldr	r3, [r1, #4]
 8012320:	2b00      	cmp	r3, #0
 8012322:	dc05      	bgt.n	8012330 <__sflush_r+0x20>
 8012324:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012326:	2b00      	cmp	r3, #0
 8012328:	dc02      	bgt.n	8012330 <__sflush_r+0x20>
 801232a:	2000      	movs	r0, #0
 801232c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012332:	2e00      	cmp	r6, #0
 8012334:	d0f9      	beq.n	801232a <__sflush_r+0x1a>
 8012336:	2300      	movs	r3, #0
 8012338:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801233c:	682f      	ldr	r7, [r5, #0]
 801233e:	602b      	str	r3, [r5, #0]
 8012340:	d032      	beq.n	80123a8 <__sflush_r+0x98>
 8012342:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012344:	89a3      	ldrh	r3, [r4, #12]
 8012346:	075a      	lsls	r2, r3, #29
 8012348:	d505      	bpl.n	8012356 <__sflush_r+0x46>
 801234a:	6863      	ldr	r3, [r4, #4]
 801234c:	1ac0      	subs	r0, r0, r3
 801234e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012350:	b10b      	cbz	r3, 8012356 <__sflush_r+0x46>
 8012352:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012354:	1ac0      	subs	r0, r0, r3
 8012356:	2300      	movs	r3, #0
 8012358:	4602      	mov	r2, r0
 801235a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801235c:	6a21      	ldr	r1, [r4, #32]
 801235e:	4628      	mov	r0, r5
 8012360:	47b0      	blx	r6
 8012362:	1c43      	adds	r3, r0, #1
 8012364:	89a3      	ldrh	r3, [r4, #12]
 8012366:	d106      	bne.n	8012376 <__sflush_r+0x66>
 8012368:	6829      	ldr	r1, [r5, #0]
 801236a:	291d      	cmp	r1, #29
 801236c:	d82c      	bhi.n	80123c8 <__sflush_r+0xb8>
 801236e:	4a2a      	ldr	r2, [pc, #168]	; (8012418 <__sflush_r+0x108>)
 8012370:	40ca      	lsrs	r2, r1
 8012372:	07d6      	lsls	r6, r2, #31
 8012374:	d528      	bpl.n	80123c8 <__sflush_r+0xb8>
 8012376:	2200      	movs	r2, #0
 8012378:	6062      	str	r2, [r4, #4]
 801237a:	04d9      	lsls	r1, r3, #19
 801237c:	6922      	ldr	r2, [r4, #16]
 801237e:	6022      	str	r2, [r4, #0]
 8012380:	d504      	bpl.n	801238c <__sflush_r+0x7c>
 8012382:	1c42      	adds	r2, r0, #1
 8012384:	d101      	bne.n	801238a <__sflush_r+0x7a>
 8012386:	682b      	ldr	r3, [r5, #0]
 8012388:	b903      	cbnz	r3, 801238c <__sflush_r+0x7c>
 801238a:	6560      	str	r0, [r4, #84]	; 0x54
 801238c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801238e:	602f      	str	r7, [r5, #0]
 8012390:	2900      	cmp	r1, #0
 8012392:	d0ca      	beq.n	801232a <__sflush_r+0x1a>
 8012394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012398:	4299      	cmp	r1, r3
 801239a:	d002      	beq.n	80123a2 <__sflush_r+0x92>
 801239c:	4628      	mov	r0, r5
 801239e:	f7ff faa5 	bl	80118ec <_free_r>
 80123a2:	2000      	movs	r0, #0
 80123a4:	6360      	str	r0, [r4, #52]	; 0x34
 80123a6:	e7c1      	b.n	801232c <__sflush_r+0x1c>
 80123a8:	6a21      	ldr	r1, [r4, #32]
 80123aa:	2301      	movs	r3, #1
 80123ac:	4628      	mov	r0, r5
 80123ae:	47b0      	blx	r6
 80123b0:	1c41      	adds	r1, r0, #1
 80123b2:	d1c7      	bne.n	8012344 <__sflush_r+0x34>
 80123b4:	682b      	ldr	r3, [r5, #0]
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d0c4      	beq.n	8012344 <__sflush_r+0x34>
 80123ba:	2b1d      	cmp	r3, #29
 80123bc:	d001      	beq.n	80123c2 <__sflush_r+0xb2>
 80123be:	2b16      	cmp	r3, #22
 80123c0:	d101      	bne.n	80123c6 <__sflush_r+0xb6>
 80123c2:	602f      	str	r7, [r5, #0]
 80123c4:	e7b1      	b.n	801232a <__sflush_r+0x1a>
 80123c6:	89a3      	ldrh	r3, [r4, #12]
 80123c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123cc:	81a3      	strh	r3, [r4, #12]
 80123ce:	e7ad      	b.n	801232c <__sflush_r+0x1c>
 80123d0:	690f      	ldr	r7, [r1, #16]
 80123d2:	2f00      	cmp	r7, #0
 80123d4:	d0a9      	beq.n	801232a <__sflush_r+0x1a>
 80123d6:	0793      	lsls	r3, r2, #30
 80123d8:	680e      	ldr	r6, [r1, #0]
 80123da:	bf08      	it	eq
 80123dc:	694b      	ldreq	r3, [r1, #20]
 80123de:	600f      	str	r7, [r1, #0]
 80123e0:	bf18      	it	ne
 80123e2:	2300      	movne	r3, #0
 80123e4:	eba6 0807 	sub.w	r8, r6, r7
 80123e8:	608b      	str	r3, [r1, #8]
 80123ea:	f1b8 0f00 	cmp.w	r8, #0
 80123ee:	dd9c      	ble.n	801232a <__sflush_r+0x1a>
 80123f0:	6a21      	ldr	r1, [r4, #32]
 80123f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80123f4:	4643      	mov	r3, r8
 80123f6:	463a      	mov	r2, r7
 80123f8:	4628      	mov	r0, r5
 80123fa:	47b0      	blx	r6
 80123fc:	2800      	cmp	r0, #0
 80123fe:	dc06      	bgt.n	801240e <__sflush_r+0xfe>
 8012400:	89a3      	ldrh	r3, [r4, #12]
 8012402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012406:	81a3      	strh	r3, [r4, #12]
 8012408:	f04f 30ff 	mov.w	r0, #4294967295
 801240c:	e78e      	b.n	801232c <__sflush_r+0x1c>
 801240e:	4407      	add	r7, r0
 8012410:	eba8 0800 	sub.w	r8, r8, r0
 8012414:	e7e9      	b.n	80123ea <__sflush_r+0xda>
 8012416:	bf00      	nop
 8012418:	20400001 	.word	0x20400001

0801241c <_fflush_r>:
 801241c:	b538      	push	{r3, r4, r5, lr}
 801241e:	690b      	ldr	r3, [r1, #16]
 8012420:	4605      	mov	r5, r0
 8012422:	460c      	mov	r4, r1
 8012424:	b913      	cbnz	r3, 801242c <_fflush_r+0x10>
 8012426:	2500      	movs	r5, #0
 8012428:	4628      	mov	r0, r5
 801242a:	bd38      	pop	{r3, r4, r5, pc}
 801242c:	b118      	cbz	r0, 8012436 <_fflush_r+0x1a>
 801242e:	6983      	ldr	r3, [r0, #24]
 8012430:	b90b      	cbnz	r3, 8012436 <_fflush_r+0x1a>
 8012432:	f000 f887 	bl	8012544 <__sinit>
 8012436:	4b14      	ldr	r3, [pc, #80]	; (8012488 <_fflush_r+0x6c>)
 8012438:	429c      	cmp	r4, r3
 801243a:	d11b      	bne.n	8012474 <_fflush_r+0x58>
 801243c:	686c      	ldr	r4, [r5, #4]
 801243e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d0ef      	beq.n	8012426 <_fflush_r+0xa>
 8012446:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012448:	07d0      	lsls	r0, r2, #31
 801244a:	d404      	bmi.n	8012456 <_fflush_r+0x3a>
 801244c:	0599      	lsls	r1, r3, #22
 801244e:	d402      	bmi.n	8012456 <_fflush_r+0x3a>
 8012450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012452:	f000 f915 	bl	8012680 <__retarget_lock_acquire_recursive>
 8012456:	4628      	mov	r0, r5
 8012458:	4621      	mov	r1, r4
 801245a:	f7ff ff59 	bl	8012310 <__sflush_r>
 801245e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012460:	07da      	lsls	r2, r3, #31
 8012462:	4605      	mov	r5, r0
 8012464:	d4e0      	bmi.n	8012428 <_fflush_r+0xc>
 8012466:	89a3      	ldrh	r3, [r4, #12]
 8012468:	059b      	lsls	r3, r3, #22
 801246a:	d4dd      	bmi.n	8012428 <_fflush_r+0xc>
 801246c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801246e:	f000 f908 	bl	8012682 <__retarget_lock_release_recursive>
 8012472:	e7d9      	b.n	8012428 <_fflush_r+0xc>
 8012474:	4b05      	ldr	r3, [pc, #20]	; (801248c <_fflush_r+0x70>)
 8012476:	429c      	cmp	r4, r3
 8012478:	d101      	bne.n	801247e <_fflush_r+0x62>
 801247a:	68ac      	ldr	r4, [r5, #8]
 801247c:	e7df      	b.n	801243e <_fflush_r+0x22>
 801247e:	4b04      	ldr	r3, [pc, #16]	; (8012490 <_fflush_r+0x74>)
 8012480:	429c      	cmp	r4, r3
 8012482:	bf08      	it	eq
 8012484:	68ec      	ldreq	r4, [r5, #12]
 8012486:	e7da      	b.n	801243e <_fflush_r+0x22>
 8012488:	080263c4 	.word	0x080263c4
 801248c:	080263e4 	.word	0x080263e4
 8012490:	080263a4 	.word	0x080263a4

08012494 <std>:
 8012494:	2300      	movs	r3, #0
 8012496:	b510      	push	{r4, lr}
 8012498:	4604      	mov	r4, r0
 801249a:	e9c0 3300 	strd	r3, r3, [r0]
 801249e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80124a2:	6083      	str	r3, [r0, #8]
 80124a4:	8181      	strh	r1, [r0, #12]
 80124a6:	6643      	str	r3, [r0, #100]	; 0x64
 80124a8:	81c2      	strh	r2, [r0, #14]
 80124aa:	6183      	str	r3, [r0, #24]
 80124ac:	4619      	mov	r1, r3
 80124ae:	2208      	movs	r2, #8
 80124b0:	305c      	adds	r0, #92	; 0x5c
 80124b2:	f7fd fb59 	bl	800fb68 <memset>
 80124b6:	4b05      	ldr	r3, [pc, #20]	; (80124cc <std+0x38>)
 80124b8:	6263      	str	r3, [r4, #36]	; 0x24
 80124ba:	4b05      	ldr	r3, [pc, #20]	; (80124d0 <std+0x3c>)
 80124bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80124be:	4b05      	ldr	r3, [pc, #20]	; (80124d4 <std+0x40>)
 80124c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80124c2:	4b05      	ldr	r3, [pc, #20]	; (80124d8 <std+0x44>)
 80124c4:	6224      	str	r4, [r4, #32]
 80124c6:	6323      	str	r3, [r4, #48]	; 0x30
 80124c8:	bd10      	pop	{r4, pc}
 80124ca:	bf00      	nop
 80124cc:	080127e9 	.word	0x080127e9
 80124d0:	0801280b 	.word	0x0801280b
 80124d4:	08012843 	.word	0x08012843
 80124d8:	08012867 	.word	0x08012867

080124dc <_cleanup_r>:
 80124dc:	4901      	ldr	r1, [pc, #4]	; (80124e4 <_cleanup_r+0x8>)
 80124de:	f000 b8af 	b.w	8012640 <_fwalk_reent>
 80124e2:	bf00      	nop
 80124e4:	0801241d 	.word	0x0801241d

080124e8 <__sfmoreglue>:
 80124e8:	b570      	push	{r4, r5, r6, lr}
 80124ea:	2268      	movs	r2, #104	; 0x68
 80124ec:	1e4d      	subs	r5, r1, #1
 80124ee:	4355      	muls	r5, r2
 80124f0:	460e      	mov	r6, r1
 80124f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80124f6:	f7ff fa65 	bl	80119c4 <_malloc_r>
 80124fa:	4604      	mov	r4, r0
 80124fc:	b140      	cbz	r0, 8012510 <__sfmoreglue+0x28>
 80124fe:	2100      	movs	r1, #0
 8012500:	e9c0 1600 	strd	r1, r6, [r0]
 8012504:	300c      	adds	r0, #12
 8012506:	60a0      	str	r0, [r4, #8]
 8012508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801250c:	f7fd fb2c 	bl	800fb68 <memset>
 8012510:	4620      	mov	r0, r4
 8012512:	bd70      	pop	{r4, r5, r6, pc}

08012514 <__sfp_lock_acquire>:
 8012514:	4801      	ldr	r0, [pc, #4]	; (801251c <__sfp_lock_acquire+0x8>)
 8012516:	f000 b8b3 	b.w	8012680 <__retarget_lock_acquire_recursive>
 801251a:	bf00      	nop
 801251c:	20012405 	.word	0x20012405

08012520 <__sfp_lock_release>:
 8012520:	4801      	ldr	r0, [pc, #4]	; (8012528 <__sfp_lock_release+0x8>)
 8012522:	f000 b8ae 	b.w	8012682 <__retarget_lock_release_recursive>
 8012526:	bf00      	nop
 8012528:	20012405 	.word	0x20012405

0801252c <__sinit_lock_acquire>:
 801252c:	4801      	ldr	r0, [pc, #4]	; (8012534 <__sinit_lock_acquire+0x8>)
 801252e:	f000 b8a7 	b.w	8012680 <__retarget_lock_acquire_recursive>
 8012532:	bf00      	nop
 8012534:	20012406 	.word	0x20012406

08012538 <__sinit_lock_release>:
 8012538:	4801      	ldr	r0, [pc, #4]	; (8012540 <__sinit_lock_release+0x8>)
 801253a:	f000 b8a2 	b.w	8012682 <__retarget_lock_release_recursive>
 801253e:	bf00      	nop
 8012540:	20012406 	.word	0x20012406

08012544 <__sinit>:
 8012544:	b510      	push	{r4, lr}
 8012546:	4604      	mov	r4, r0
 8012548:	f7ff fff0 	bl	801252c <__sinit_lock_acquire>
 801254c:	69a3      	ldr	r3, [r4, #24]
 801254e:	b11b      	cbz	r3, 8012558 <__sinit+0x14>
 8012550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012554:	f7ff bff0 	b.w	8012538 <__sinit_lock_release>
 8012558:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801255c:	6523      	str	r3, [r4, #80]	; 0x50
 801255e:	4b13      	ldr	r3, [pc, #76]	; (80125ac <__sinit+0x68>)
 8012560:	4a13      	ldr	r2, [pc, #76]	; (80125b0 <__sinit+0x6c>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	62a2      	str	r2, [r4, #40]	; 0x28
 8012566:	42a3      	cmp	r3, r4
 8012568:	bf04      	itt	eq
 801256a:	2301      	moveq	r3, #1
 801256c:	61a3      	streq	r3, [r4, #24]
 801256e:	4620      	mov	r0, r4
 8012570:	f000 f820 	bl	80125b4 <__sfp>
 8012574:	6060      	str	r0, [r4, #4]
 8012576:	4620      	mov	r0, r4
 8012578:	f000 f81c 	bl	80125b4 <__sfp>
 801257c:	60a0      	str	r0, [r4, #8]
 801257e:	4620      	mov	r0, r4
 8012580:	f000 f818 	bl	80125b4 <__sfp>
 8012584:	2200      	movs	r2, #0
 8012586:	60e0      	str	r0, [r4, #12]
 8012588:	2104      	movs	r1, #4
 801258a:	6860      	ldr	r0, [r4, #4]
 801258c:	f7ff ff82 	bl	8012494 <std>
 8012590:	68a0      	ldr	r0, [r4, #8]
 8012592:	2201      	movs	r2, #1
 8012594:	2109      	movs	r1, #9
 8012596:	f7ff ff7d 	bl	8012494 <std>
 801259a:	68e0      	ldr	r0, [r4, #12]
 801259c:	2202      	movs	r2, #2
 801259e:	2112      	movs	r1, #18
 80125a0:	f7ff ff78 	bl	8012494 <std>
 80125a4:	2301      	movs	r3, #1
 80125a6:	61a3      	str	r3, [r4, #24]
 80125a8:	e7d2      	b.n	8012550 <__sinit+0xc>
 80125aa:	bf00      	nop
 80125ac:	0802602c 	.word	0x0802602c
 80125b0:	080124dd 	.word	0x080124dd

080125b4 <__sfp>:
 80125b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125b6:	4607      	mov	r7, r0
 80125b8:	f7ff ffac 	bl	8012514 <__sfp_lock_acquire>
 80125bc:	4b1e      	ldr	r3, [pc, #120]	; (8012638 <__sfp+0x84>)
 80125be:	681e      	ldr	r6, [r3, #0]
 80125c0:	69b3      	ldr	r3, [r6, #24]
 80125c2:	b913      	cbnz	r3, 80125ca <__sfp+0x16>
 80125c4:	4630      	mov	r0, r6
 80125c6:	f7ff ffbd 	bl	8012544 <__sinit>
 80125ca:	3648      	adds	r6, #72	; 0x48
 80125cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80125d0:	3b01      	subs	r3, #1
 80125d2:	d503      	bpl.n	80125dc <__sfp+0x28>
 80125d4:	6833      	ldr	r3, [r6, #0]
 80125d6:	b30b      	cbz	r3, 801261c <__sfp+0x68>
 80125d8:	6836      	ldr	r6, [r6, #0]
 80125da:	e7f7      	b.n	80125cc <__sfp+0x18>
 80125dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80125e0:	b9d5      	cbnz	r5, 8012618 <__sfp+0x64>
 80125e2:	4b16      	ldr	r3, [pc, #88]	; (801263c <__sfp+0x88>)
 80125e4:	60e3      	str	r3, [r4, #12]
 80125e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80125ea:	6665      	str	r5, [r4, #100]	; 0x64
 80125ec:	f000 f847 	bl	801267e <__retarget_lock_init_recursive>
 80125f0:	f7ff ff96 	bl	8012520 <__sfp_lock_release>
 80125f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80125f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80125fc:	6025      	str	r5, [r4, #0]
 80125fe:	61a5      	str	r5, [r4, #24]
 8012600:	2208      	movs	r2, #8
 8012602:	4629      	mov	r1, r5
 8012604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012608:	f7fd faae 	bl	800fb68 <memset>
 801260c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012614:	4620      	mov	r0, r4
 8012616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012618:	3468      	adds	r4, #104	; 0x68
 801261a:	e7d9      	b.n	80125d0 <__sfp+0x1c>
 801261c:	2104      	movs	r1, #4
 801261e:	4638      	mov	r0, r7
 8012620:	f7ff ff62 	bl	80124e8 <__sfmoreglue>
 8012624:	4604      	mov	r4, r0
 8012626:	6030      	str	r0, [r6, #0]
 8012628:	2800      	cmp	r0, #0
 801262a:	d1d5      	bne.n	80125d8 <__sfp+0x24>
 801262c:	f7ff ff78 	bl	8012520 <__sfp_lock_release>
 8012630:	230c      	movs	r3, #12
 8012632:	603b      	str	r3, [r7, #0]
 8012634:	e7ee      	b.n	8012614 <__sfp+0x60>
 8012636:	bf00      	nop
 8012638:	0802602c 	.word	0x0802602c
 801263c:	ffff0001 	.word	0xffff0001

08012640 <_fwalk_reent>:
 8012640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012644:	4606      	mov	r6, r0
 8012646:	4688      	mov	r8, r1
 8012648:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801264c:	2700      	movs	r7, #0
 801264e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012652:	f1b9 0901 	subs.w	r9, r9, #1
 8012656:	d505      	bpl.n	8012664 <_fwalk_reent+0x24>
 8012658:	6824      	ldr	r4, [r4, #0]
 801265a:	2c00      	cmp	r4, #0
 801265c:	d1f7      	bne.n	801264e <_fwalk_reent+0xe>
 801265e:	4638      	mov	r0, r7
 8012660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012664:	89ab      	ldrh	r3, [r5, #12]
 8012666:	2b01      	cmp	r3, #1
 8012668:	d907      	bls.n	801267a <_fwalk_reent+0x3a>
 801266a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801266e:	3301      	adds	r3, #1
 8012670:	d003      	beq.n	801267a <_fwalk_reent+0x3a>
 8012672:	4629      	mov	r1, r5
 8012674:	4630      	mov	r0, r6
 8012676:	47c0      	blx	r8
 8012678:	4307      	orrs	r7, r0
 801267a:	3568      	adds	r5, #104	; 0x68
 801267c:	e7e9      	b.n	8012652 <_fwalk_reent+0x12>

0801267e <__retarget_lock_init_recursive>:
 801267e:	4770      	bx	lr

08012680 <__retarget_lock_acquire_recursive>:
 8012680:	4770      	bx	lr

08012682 <__retarget_lock_release_recursive>:
 8012682:	4770      	bx	lr

08012684 <__swhatbuf_r>:
 8012684:	b570      	push	{r4, r5, r6, lr}
 8012686:	460e      	mov	r6, r1
 8012688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801268c:	2900      	cmp	r1, #0
 801268e:	b096      	sub	sp, #88	; 0x58
 8012690:	4614      	mov	r4, r2
 8012692:	461d      	mov	r5, r3
 8012694:	da08      	bge.n	80126a8 <__swhatbuf_r+0x24>
 8012696:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801269a:	2200      	movs	r2, #0
 801269c:	602a      	str	r2, [r5, #0]
 801269e:	061a      	lsls	r2, r3, #24
 80126a0:	d410      	bmi.n	80126c4 <__swhatbuf_r+0x40>
 80126a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126a6:	e00e      	b.n	80126c6 <__swhatbuf_r+0x42>
 80126a8:	466a      	mov	r2, sp
 80126aa:	f000 f903 	bl	80128b4 <_fstat_r>
 80126ae:	2800      	cmp	r0, #0
 80126b0:	dbf1      	blt.n	8012696 <__swhatbuf_r+0x12>
 80126b2:	9a01      	ldr	r2, [sp, #4]
 80126b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80126b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80126bc:	425a      	negs	r2, r3
 80126be:	415a      	adcs	r2, r3
 80126c0:	602a      	str	r2, [r5, #0]
 80126c2:	e7ee      	b.n	80126a2 <__swhatbuf_r+0x1e>
 80126c4:	2340      	movs	r3, #64	; 0x40
 80126c6:	2000      	movs	r0, #0
 80126c8:	6023      	str	r3, [r4, #0]
 80126ca:	b016      	add	sp, #88	; 0x58
 80126cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080126d0 <__smakebuf_r>:
 80126d0:	898b      	ldrh	r3, [r1, #12]
 80126d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80126d4:	079d      	lsls	r5, r3, #30
 80126d6:	4606      	mov	r6, r0
 80126d8:	460c      	mov	r4, r1
 80126da:	d507      	bpl.n	80126ec <__smakebuf_r+0x1c>
 80126dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80126e0:	6023      	str	r3, [r4, #0]
 80126e2:	6123      	str	r3, [r4, #16]
 80126e4:	2301      	movs	r3, #1
 80126e6:	6163      	str	r3, [r4, #20]
 80126e8:	b002      	add	sp, #8
 80126ea:	bd70      	pop	{r4, r5, r6, pc}
 80126ec:	ab01      	add	r3, sp, #4
 80126ee:	466a      	mov	r2, sp
 80126f0:	f7ff ffc8 	bl	8012684 <__swhatbuf_r>
 80126f4:	9900      	ldr	r1, [sp, #0]
 80126f6:	4605      	mov	r5, r0
 80126f8:	4630      	mov	r0, r6
 80126fa:	f7ff f963 	bl	80119c4 <_malloc_r>
 80126fe:	b948      	cbnz	r0, 8012714 <__smakebuf_r+0x44>
 8012700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012704:	059a      	lsls	r2, r3, #22
 8012706:	d4ef      	bmi.n	80126e8 <__smakebuf_r+0x18>
 8012708:	f023 0303 	bic.w	r3, r3, #3
 801270c:	f043 0302 	orr.w	r3, r3, #2
 8012710:	81a3      	strh	r3, [r4, #12]
 8012712:	e7e3      	b.n	80126dc <__smakebuf_r+0xc>
 8012714:	4b0d      	ldr	r3, [pc, #52]	; (801274c <__smakebuf_r+0x7c>)
 8012716:	62b3      	str	r3, [r6, #40]	; 0x28
 8012718:	89a3      	ldrh	r3, [r4, #12]
 801271a:	6020      	str	r0, [r4, #0]
 801271c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012720:	81a3      	strh	r3, [r4, #12]
 8012722:	9b00      	ldr	r3, [sp, #0]
 8012724:	6163      	str	r3, [r4, #20]
 8012726:	9b01      	ldr	r3, [sp, #4]
 8012728:	6120      	str	r0, [r4, #16]
 801272a:	b15b      	cbz	r3, 8012744 <__smakebuf_r+0x74>
 801272c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012730:	4630      	mov	r0, r6
 8012732:	f000 f8d1 	bl	80128d8 <_isatty_r>
 8012736:	b128      	cbz	r0, 8012744 <__smakebuf_r+0x74>
 8012738:	89a3      	ldrh	r3, [r4, #12]
 801273a:	f023 0303 	bic.w	r3, r3, #3
 801273e:	f043 0301 	orr.w	r3, r3, #1
 8012742:	81a3      	strh	r3, [r4, #12]
 8012744:	89a0      	ldrh	r0, [r4, #12]
 8012746:	4305      	orrs	r5, r0
 8012748:	81a5      	strh	r5, [r4, #12]
 801274a:	e7cd      	b.n	80126e8 <__smakebuf_r+0x18>
 801274c:	080124dd 	.word	0x080124dd

08012750 <_malloc_usable_size_r>:
 8012750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012754:	1f18      	subs	r0, r3, #4
 8012756:	2b00      	cmp	r3, #0
 8012758:	bfbc      	itt	lt
 801275a:	580b      	ldrlt	r3, [r1, r0]
 801275c:	18c0      	addlt	r0, r0, r3
 801275e:	4770      	bx	lr

08012760 <_raise_r>:
 8012760:	291f      	cmp	r1, #31
 8012762:	b538      	push	{r3, r4, r5, lr}
 8012764:	4604      	mov	r4, r0
 8012766:	460d      	mov	r5, r1
 8012768:	d904      	bls.n	8012774 <_raise_r+0x14>
 801276a:	2316      	movs	r3, #22
 801276c:	6003      	str	r3, [r0, #0]
 801276e:	f04f 30ff 	mov.w	r0, #4294967295
 8012772:	bd38      	pop	{r3, r4, r5, pc}
 8012774:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012776:	b112      	cbz	r2, 801277e <_raise_r+0x1e>
 8012778:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801277c:	b94b      	cbnz	r3, 8012792 <_raise_r+0x32>
 801277e:	4620      	mov	r0, r4
 8012780:	f000 f830 	bl	80127e4 <_getpid_r>
 8012784:	462a      	mov	r2, r5
 8012786:	4601      	mov	r1, r0
 8012788:	4620      	mov	r0, r4
 801278a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801278e:	f000 b817 	b.w	80127c0 <_kill_r>
 8012792:	2b01      	cmp	r3, #1
 8012794:	d00a      	beq.n	80127ac <_raise_r+0x4c>
 8012796:	1c59      	adds	r1, r3, #1
 8012798:	d103      	bne.n	80127a2 <_raise_r+0x42>
 801279a:	2316      	movs	r3, #22
 801279c:	6003      	str	r3, [r0, #0]
 801279e:	2001      	movs	r0, #1
 80127a0:	e7e7      	b.n	8012772 <_raise_r+0x12>
 80127a2:	2400      	movs	r4, #0
 80127a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80127a8:	4628      	mov	r0, r5
 80127aa:	4798      	blx	r3
 80127ac:	2000      	movs	r0, #0
 80127ae:	e7e0      	b.n	8012772 <_raise_r+0x12>

080127b0 <raise>:
 80127b0:	4b02      	ldr	r3, [pc, #8]	; (80127bc <raise+0xc>)
 80127b2:	4601      	mov	r1, r0
 80127b4:	6818      	ldr	r0, [r3, #0]
 80127b6:	f7ff bfd3 	b.w	8012760 <_raise_r>
 80127ba:	bf00      	nop
 80127bc:	20000104 	.word	0x20000104

080127c0 <_kill_r>:
 80127c0:	b538      	push	{r3, r4, r5, lr}
 80127c2:	4d07      	ldr	r5, [pc, #28]	; (80127e0 <_kill_r+0x20>)
 80127c4:	2300      	movs	r3, #0
 80127c6:	4604      	mov	r4, r0
 80127c8:	4608      	mov	r0, r1
 80127ca:	4611      	mov	r1, r2
 80127cc:	602b      	str	r3, [r5, #0]
 80127ce:	f7ef fed1 	bl	8002574 <_kill>
 80127d2:	1c43      	adds	r3, r0, #1
 80127d4:	d102      	bne.n	80127dc <_kill_r+0x1c>
 80127d6:	682b      	ldr	r3, [r5, #0]
 80127d8:	b103      	cbz	r3, 80127dc <_kill_r+0x1c>
 80127da:	6023      	str	r3, [r4, #0]
 80127dc:	bd38      	pop	{r3, r4, r5, pc}
 80127de:	bf00      	nop
 80127e0:	20012400 	.word	0x20012400

080127e4 <_getpid_r>:
 80127e4:	f7ef bebe 	b.w	8002564 <_getpid>

080127e8 <__sread>:
 80127e8:	b510      	push	{r4, lr}
 80127ea:	460c      	mov	r4, r1
 80127ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127f0:	f000 f894 	bl	801291c <_read_r>
 80127f4:	2800      	cmp	r0, #0
 80127f6:	bfab      	itete	ge
 80127f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80127fa:	89a3      	ldrhlt	r3, [r4, #12]
 80127fc:	181b      	addge	r3, r3, r0
 80127fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012802:	bfac      	ite	ge
 8012804:	6563      	strge	r3, [r4, #84]	; 0x54
 8012806:	81a3      	strhlt	r3, [r4, #12]
 8012808:	bd10      	pop	{r4, pc}

0801280a <__swrite>:
 801280a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801280e:	461f      	mov	r7, r3
 8012810:	898b      	ldrh	r3, [r1, #12]
 8012812:	05db      	lsls	r3, r3, #23
 8012814:	4605      	mov	r5, r0
 8012816:	460c      	mov	r4, r1
 8012818:	4616      	mov	r6, r2
 801281a:	d505      	bpl.n	8012828 <__swrite+0x1e>
 801281c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012820:	2302      	movs	r3, #2
 8012822:	2200      	movs	r2, #0
 8012824:	f000 f868 	bl	80128f8 <_lseek_r>
 8012828:	89a3      	ldrh	r3, [r4, #12]
 801282a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801282e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012832:	81a3      	strh	r3, [r4, #12]
 8012834:	4632      	mov	r2, r6
 8012836:	463b      	mov	r3, r7
 8012838:	4628      	mov	r0, r5
 801283a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801283e:	f000 b817 	b.w	8012870 <_write_r>

08012842 <__sseek>:
 8012842:	b510      	push	{r4, lr}
 8012844:	460c      	mov	r4, r1
 8012846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801284a:	f000 f855 	bl	80128f8 <_lseek_r>
 801284e:	1c43      	adds	r3, r0, #1
 8012850:	89a3      	ldrh	r3, [r4, #12]
 8012852:	bf15      	itete	ne
 8012854:	6560      	strne	r0, [r4, #84]	; 0x54
 8012856:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801285a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801285e:	81a3      	strheq	r3, [r4, #12]
 8012860:	bf18      	it	ne
 8012862:	81a3      	strhne	r3, [r4, #12]
 8012864:	bd10      	pop	{r4, pc}

08012866 <__sclose>:
 8012866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801286a:	f000 b813 	b.w	8012894 <_close_r>
	...

08012870 <_write_r>:
 8012870:	b538      	push	{r3, r4, r5, lr}
 8012872:	4d07      	ldr	r5, [pc, #28]	; (8012890 <_write_r+0x20>)
 8012874:	4604      	mov	r4, r0
 8012876:	4608      	mov	r0, r1
 8012878:	4611      	mov	r1, r2
 801287a:	2200      	movs	r2, #0
 801287c:	602a      	str	r2, [r5, #0]
 801287e:	461a      	mov	r2, r3
 8012880:	f7ef feaf 	bl	80025e2 <_write>
 8012884:	1c43      	adds	r3, r0, #1
 8012886:	d102      	bne.n	801288e <_write_r+0x1e>
 8012888:	682b      	ldr	r3, [r5, #0]
 801288a:	b103      	cbz	r3, 801288e <_write_r+0x1e>
 801288c:	6023      	str	r3, [r4, #0]
 801288e:	bd38      	pop	{r3, r4, r5, pc}
 8012890:	20012400 	.word	0x20012400

08012894 <_close_r>:
 8012894:	b538      	push	{r3, r4, r5, lr}
 8012896:	4d06      	ldr	r5, [pc, #24]	; (80128b0 <_close_r+0x1c>)
 8012898:	2300      	movs	r3, #0
 801289a:	4604      	mov	r4, r0
 801289c:	4608      	mov	r0, r1
 801289e:	602b      	str	r3, [r5, #0]
 80128a0:	f7ef febb 	bl	800261a <_close>
 80128a4:	1c43      	adds	r3, r0, #1
 80128a6:	d102      	bne.n	80128ae <_close_r+0x1a>
 80128a8:	682b      	ldr	r3, [r5, #0]
 80128aa:	b103      	cbz	r3, 80128ae <_close_r+0x1a>
 80128ac:	6023      	str	r3, [r4, #0]
 80128ae:	bd38      	pop	{r3, r4, r5, pc}
 80128b0:	20012400 	.word	0x20012400

080128b4 <_fstat_r>:
 80128b4:	b538      	push	{r3, r4, r5, lr}
 80128b6:	4d07      	ldr	r5, [pc, #28]	; (80128d4 <_fstat_r+0x20>)
 80128b8:	2300      	movs	r3, #0
 80128ba:	4604      	mov	r4, r0
 80128bc:	4608      	mov	r0, r1
 80128be:	4611      	mov	r1, r2
 80128c0:	602b      	str	r3, [r5, #0]
 80128c2:	f7ef feb6 	bl	8002632 <_fstat>
 80128c6:	1c43      	adds	r3, r0, #1
 80128c8:	d102      	bne.n	80128d0 <_fstat_r+0x1c>
 80128ca:	682b      	ldr	r3, [r5, #0]
 80128cc:	b103      	cbz	r3, 80128d0 <_fstat_r+0x1c>
 80128ce:	6023      	str	r3, [r4, #0]
 80128d0:	bd38      	pop	{r3, r4, r5, pc}
 80128d2:	bf00      	nop
 80128d4:	20012400 	.word	0x20012400

080128d8 <_isatty_r>:
 80128d8:	b538      	push	{r3, r4, r5, lr}
 80128da:	4d06      	ldr	r5, [pc, #24]	; (80128f4 <_isatty_r+0x1c>)
 80128dc:	2300      	movs	r3, #0
 80128de:	4604      	mov	r4, r0
 80128e0:	4608      	mov	r0, r1
 80128e2:	602b      	str	r3, [r5, #0]
 80128e4:	f7ef feb5 	bl	8002652 <_isatty>
 80128e8:	1c43      	adds	r3, r0, #1
 80128ea:	d102      	bne.n	80128f2 <_isatty_r+0x1a>
 80128ec:	682b      	ldr	r3, [r5, #0]
 80128ee:	b103      	cbz	r3, 80128f2 <_isatty_r+0x1a>
 80128f0:	6023      	str	r3, [r4, #0]
 80128f2:	bd38      	pop	{r3, r4, r5, pc}
 80128f4:	20012400 	.word	0x20012400

080128f8 <_lseek_r>:
 80128f8:	b538      	push	{r3, r4, r5, lr}
 80128fa:	4d07      	ldr	r5, [pc, #28]	; (8012918 <_lseek_r+0x20>)
 80128fc:	4604      	mov	r4, r0
 80128fe:	4608      	mov	r0, r1
 8012900:	4611      	mov	r1, r2
 8012902:	2200      	movs	r2, #0
 8012904:	602a      	str	r2, [r5, #0]
 8012906:	461a      	mov	r2, r3
 8012908:	f7ef feae 	bl	8002668 <_lseek>
 801290c:	1c43      	adds	r3, r0, #1
 801290e:	d102      	bne.n	8012916 <_lseek_r+0x1e>
 8012910:	682b      	ldr	r3, [r5, #0]
 8012912:	b103      	cbz	r3, 8012916 <_lseek_r+0x1e>
 8012914:	6023      	str	r3, [r4, #0]
 8012916:	bd38      	pop	{r3, r4, r5, pc}
 8012918:	20012400 	.word	0x20012400

0801291c <_read_r>:
 801291c:	b538      	push	{r3, r4, r5, lr}
 801291e:	4d07      	ldr	r5, [pc, #28]	; (801293c <_read_r+0x20>)
 8012920:	4604      	mov	r4, r0
 8012922:	4608      	mov	r0, r1
 8012924:	4611      	mov	r1, r2
 8012926:	2200      	movs	r2, #0
 8012928:	602a      	str	r2, [r5, #0]
 801292a:	461a      	mov	r2, r3
 801292c:	f7ef fe3c 	bl	80025a8 <_read>
 8012930:	1c43      	adds	r3, r0, #1
 8012932:	d102      	bne.n	801293a <_read_r+0x1e>
 8012934:	682b      	ldr	r3, [r5, #0]
 8012936:	b103      	cbz	r3, 801293a <_read_r+0x1e>
 8012938:	6023      	str	r3, [r4, #0]
 801293a:	bd38      	pop	{r3, r4, r5, pc}
 801293c:	20012400 	.word	0x20012400

08012940 <_init>:
 8012940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012942:	bf00      	nop
 8012944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012946:	bc08      	pop	{r3}
 8012948:	469e      	mov	lr, r3
 801294a:	4770      	bx	lr

0801294c <_fini>:
 801294c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801294e:	bf00      	nop
 8012950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012952:	bc08      	pop	{r3}
 8012954:	469e      	mov	lr, r3
 8012956:	4770      	bx	lr
