vlib irq_mapper
vlib rsp_xbar_mux
vlib rst_controller
vlib id_router
vlib addr_router
vlib memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib memory_s1_translator_avalon_universal_slave_0_agent
vlib nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
vlib memory_s1_translator
vlib nios2_qsys_0_instruction_master_translator
vlib memory
vlib nios2_qsys_0
vlib HostSystem_inst_reset_bfm
vlib HostSystem_inst_clk_bfm
vlib HostSystem_inst
vlib work

vlib HostSystem_inst_clk_bfm
vlib rsp_xbar_demux
vlib cmd_xbar_mux_001
vlib cmd_xbar_mux
vlib cmd_xbar_demux_001
vlib cmd_xbar_demux
vlib limiter
vlib id_router_001
vlib addr_router_001
vlib jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib niosii_system_mm_interconnect_0_jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib mm_interconnect_0
vlib width_adapter
vlib burst_adapter
vlib countBits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
vlib cpu_instruction_master_translator_avalon_universal_master_0_agent
vlib cpu_instruction_master_translator
vlib countBits_0
vlib cpu 




sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/clk \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/reset \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_address \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_burstcount \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_read \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_write \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_waitrequest \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_readdatavalid \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_byteenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_readdata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_writedata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_lock \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/uav_debugaccess \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_write \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_read \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_readdata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_writedata \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_address \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_beginbursttransfer \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_begintransfer \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_burstcount \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_byteenable \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_chipselect \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_clken \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_debugaccess \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_lock \
sim:/hostsystem_tb/hostsystem_inst/countbits_0_avalon_slave_0_translator/av_outputenable \