<dec f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='150' type='0'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='187' u='r' c='_ZNK4llvm19MachineRegisterInfo5isSSAEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='192' u='r' c='_ZN4llvm19MachineRegisterInfo8leaveSSAEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='36' u='r' c='_ZNK4llvm17InstructionSelect21getRequiredPropertiesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h' l='54' u='r' c='_ZNK4llvm9Legalizer21getRequiredPropertiesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Localizer.h' l='87' u='r' c='_ZNK4llvm9Localizer21getRequiredPropertiesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='627' u='r' c='_ZNK4llvm13RegBankSelect21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='358' u='r' c='_ZN4llvm13MIRParserImpl25computeFunctionPropertiesERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='360' u='r' c='_ZN4llvm13MIRParserImpl25computeFunctionPropertiesERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='94' c='_ZL15getPropertyNameN4llvm25MachineFunctionProperties8PropertyE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='157' u='r' c='_ZN4llvm15MachineFunction4initEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineOutliner.cpp' l='670' u='r' c='_ZN12_GLOBAL__N_115MachineOutliner22createOutlinedFunctionERN4llvm6ModuleERNS1_8outliner16OutlinedFunctionERNS_17InstructionMapperEj'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='183' u='r' c='_ZNK12_GLOBAL__N_117PeepholeOptimizer21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='116' u='r' c='_ZNK12_GLOBAL__N_17RABasic20getClearedPropertiesEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='211' u='r' c='_ZNK12_GLOBAL__N_112RegAllocFast20getClearedPropertiesEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='435' u='r' c='_ZNK12_GLOBAL__N_18RAGreedy20getClearedPropertiesEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='145' u='r' c='_ZNK12_GLOBAL__N_112RegAllocPBQP20getClearedPropertiesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='98' u='r' c='_ZNK12_GLOBAL__N_113GCNDPPCombine21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='115' u='r' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='58' u='r' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses20getClearedPropertiesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='280' u='r' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCleanupVSETVLI.cpp' l='36' u='r' c='_ZNK12_GLOBAL__N_119RISCVCleanupVSETVLI21getRequiredPropertiesEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='53' u='r' c='_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt21getRequiredPropertiesEv'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/Assembler.cpp' l='192' u='r' c='_ZN4llvm8exegesis16assembleToStreamERKNS0_14ExegesisTargetESt10unique_ptrINS_17LLVMTargetMachineESt14default_deleteIS5_EENS_8ArrayRefIjEENS9_INS0_13Re7426203'/>
