

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s'
================================================================
* Date:           Fri Jun 27 09:42:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 1.290 us | 1.290 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |      256|      256|        33|         32|          1|     8|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %ImageHeight ]"   --->   Operation 53 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %h_0, -8" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 54 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 56 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %ImageHeight" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 58 [1/1] (2.18ns)   --->   "%empty_66 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 58 'read' 'empty_66' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_in_row_0_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 59 'extractvalue' 'data_in_row_0_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_in_row_0_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 60 'extractvalue' 'data_in_row_0_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_in_row_0_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 61 'extractvalue' 'data_in_row_0_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_in_row_0_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 62 'extractvalue' 'data_in_row_0_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%data_in_row_0_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 63 'extractvalue' 'data_in_row_0_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data_in_row_0_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 64 'extractvalue' 'data_in_row_0_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%data_in_row_0_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 65 'extractvalue' 'data_in_row_0_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data_in_row_0_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 66 'extractvalue' 'data_in_row_0_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_0_data_0_V, i16 %data_in_row_0_data_1_V, i16 %data_in_row_0_data_2_V, i16 %data_in_row_0_data_3_V, i16 %data_in_row_0_data_4_V, i16 %data_in_row_0_data_5_V, i16 %data_in_row_0_data_6_V, i16 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 67 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 68 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_0_data_0_V, i16 %data_in_row_0_data_1_V, i16 %data_in_row_0_data_2_V, i16 %data_in_row_0_data_3_V, i16 %data_in_row_0_data_4_V, i16 %data_in_row_0_data_5_V, i16 %data_in_row_0_data_6_V, i16 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 68 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 69 [1/1] (2.18ns)   --->   "%empty_67 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 69 'read' 'empty_67' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%data_in_row_1_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 70 'extractvalue' 'data_in_row_1_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%data_in_row_1_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 71 'extractvalue' 'data_in_row_1_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%data_in_row_1_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 72 'extractvalue' 'data_in_row_1_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%data_in_row_1_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 73 'extractvalue' 'data_in_row_1_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%data_in_row_1_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 74 'extractvalue' 'data_in_row_1_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%data_in_row_1_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 75 'extractvalue' 'data_in_row_1_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data_in_row_1_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 76 'extractvalue' 'data_in_row_1_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_in_row_1_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_67, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 77 'extractvalue' 'data_in_row_1_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_1_data_0_V, i16 %data_in_row_1_data_1_V, i16 %data_in_row_1_data_2_V, i16 %data_in_row_1_data_3_V, i16 %data_in_row_1_data_4_V, i16 %data_in_row_1_data_5_V, i16 %data_in_row_1_data_6_V, i16 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 78 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_1_data_0_V, i16 %data_in_row_1_data_1_V, i16 %data_in_row_1_data_2_V, i16 %data_in_row_1_data_3_V, i16 %data_in_row_1_data_4_V, i16 %data_in_row_1_data_5_V, i16 %data_in_row_1_data_6_V, i16 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 79 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 80 [1/1] (2.18ns)   --->   "%empty_68 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 80 'read' 'empty_68' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%data_in_row_2_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 81 'extractvalue' 'data_in_row_2_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%data_in_row_2_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 82 'extractvalue' 'data_in_row_2_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_in_row_2_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 83 'extractvalue' 'data_in_row_2_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%data_in_row_2_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 84 'extractvalue' 'data_in_row_2_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_in_row_2_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 85 'extractvalue' 'data_in_row_2_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%data_in_row_2_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 86 'extractvalue' 'data_in_row_2_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%data_in_row_2_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 87 'extractvalue' 'data_in_row_2_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%data_in_row_2_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_68, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 88 'extractvalue' 'data_in_row_2_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_2_data_0_V, i16 %data_in_row_2_data_1_V, i16 %data_in_row_2_data_2_V, i16 %data_in_row_2_data_3_V, i16 %data_in_row_2_data_4_V, i16 %data_in_row_2_data_5_V, i16 %data_in_row_2_data_6_V, i16 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 89 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 90 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_2_data_0_V, i16 %data_in_row_2_data_1_V, i16 %data_in_row_2_data_2_V, i16 %data_in_row_2_data_3_V, i16 %data_in_row_2_data_4_V, i16 %data_in_row_2_data_5_V, i16 %data_in_row_2_data_6_V, i16 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 90 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 91 [1/1] (2.18ns)   --->   "%empty_69 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 91 'read' 'empty_69' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%data_in_row_3_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 92 'extractvalue' 'data_in_row_3_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%data_in_row_3_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 93 'extractvalue' 'data_in_row_3_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%data_in_row_3_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 94 'extractvalue' 'data_in_row_3_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%data_in_row_3_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 95 'extractvalue' 'data_in_row_3_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%data_in_row_3_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 96 'extractvalue' 'data_in_row_3_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%data_in_row_3_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 97 'extractvalue' 'data_in_row_3_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%data_in_row_3_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 98 'extractvalue' 'data_in_row_3_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%data_in_row_3_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_69, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 99 'extractvalue' 'data_in_row_3_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_3_data_0_V, i16 %data_in_row_3_data_1_V, i16 %data_in_row_3_data_2_V, i16 %data_in_row_3_data_3_V, i16 %data_in_row_3_data_4_V, i16 %data_in_row_3_data_5_V, i16 %data_in_row_3_data_6_V, i16 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 100 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 101 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_3_data_0_V, i16 %data_in_row_3_data_1_V, i16 %data_in_row_3_data_2_V, i16 %data_in_row_3_data_3_V, i16 %data_in_row_3_data_4_V, i16 %data_in_row_3_data_5_V, i16 %data_in_row_3_data_6_V, i16 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 101 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 102 [1/1] (2.18ns)   --->   "%empty_70 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 102 'read' 'empty_70' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%data_in_row_4_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 103 'extractvalue' 'data_in_row_4_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%data_in_row_4_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 104 'extractvalue' 'data_in_row_4_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%data_in_row_4_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 105 'extractvalue' 'data_in_row_4_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%data_in_row_4_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 106 'extractvalue' 'data_in_row_4_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%data_in_row_4_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 107 'extractvalue' 'data_in_row_4_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%data_in_row_4_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 108 'extractvalue' 'data_in_row_4_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%data_in_row_4_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 109 'extractvalue' 'data_in_row_4_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%data_in_row_4_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_70, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 110 'extractvalue' 'data_in_row_4_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_4_data_0_V, i16 %data_in_row_4_data_1_V, i16 %data_in_row_4_data_2_V, i16 %data_in_row_4_data_3_V, i16 %data_in_row_4_data_4_V, i16 %data_in_row_4_data_5_V, i16 %data_in_row_4_data_6_V, i16 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 111 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 112 [1/1] (2.18ns)   --->   "%empty_71 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 112 'read' 'empty_71' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%data_in_row_5_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 113 'extractvalue' 'data_in_row_5_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%data_in_row_5_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 114 'extractvalue' 'data_in_row_5_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%data_in_row_5_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 115 'extractvalue' 'data_in_row_5_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%data_in_row_5_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 116 'extractvalue' 'data_in_row_5_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%data_in_row_5_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 117 'extractvalue' 'data_in_row_5_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%data_in_row_5_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 118 'extractvalue' 'data_in_row_5_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%data_in_row_5_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 119 'extractvalue' 'data_in_row_5_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%data_in_row_5_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_71, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 120 'extractvalue' 'data_in_row_5_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_4_data_0_V, i16 %data_in_row_4_data_1_V, i16 %data_in_row_4_data_2_V, i16 %data_in_row_4_data_3_V, i16 %data_in_row_4_data_4_V, i16 %data_in_row_4_data_5_V, i16 %data_in_row_4_data_6_V, i16 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 121 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 122 [1/1] (2.18ns)   --->   "%empty_72 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 122 'read' 'empty_72' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%data_in_row_6_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 123 'extractvalue' 'data_in_row_6_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%data_in_row_6_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 124 'extractvalue' 'data_in_row_6_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%data_in_row_6_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 125 'extractvalue' 'data_in_row_6_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%data_in_row_6_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 126 'extractvalue' 'data_in_row_6_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%data_in_row_6_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 127 'extractvalue' 'data_in_row_6_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%data_in_row_6_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 128 'extractvalue' 'data_in_row_6_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%data_in_row_6_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 129 'extractvalue' 'data_in_row_6_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%data_in_row_6_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_72, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 130 'extractvalue' 'data_in_row_6_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_5_data_0_V, i16 %data_in_row_5_data_1_V, i16 %data_in_row_5_data_2_V, i16 %data_in_row_5_data_3_V, i16 %data_in_row_5_data_4_V, i16 %data_in_row_5_data_5_V, i16 %data_in_row_5_data_6_V, i16 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 131 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 132 [1/1] (2.18ns)   --->   "%empty_73 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V, i16* %image_V_data_4_V, i16* %image_V_data_5_V, i16* %image_V_data_6_V, i16* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 132 'read' 'empty_73' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%data_in_row_7_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 133 'extractvalue' 'data_in_row_7_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%data_in_row_7_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 134 'extractvalue' 'data_in_row_7_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%data_in_row_7_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 135 'extractvalue' 'data_in_row_7_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%data_in_row_7_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 136 'extractvalue' 'data_in_row_7_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%data_in_row_7_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 4" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 137 'extractvalue' 'data_in_row_7_data_4_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%data_in_row_7_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 5" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 138 'extractvalue' 'data_in_row_7_data_5_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%data_in_row_7_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 6" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 139 'extractvalue' 'data_in_row_7_data_6_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%data_in_row_7_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_73, 7" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 140 'extractvalue' 'data_in_row_7_data_7_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_5_data_0_V, i16 %data_in_row_5_data_1_V, i16 %data_in_row_5_data_2_V, i16 %data_in_row_5_data_3_V, i16 %data_in_row_5_data_4_V, i16 %data_in_row_5_data_5_V, i16 %data_in_row_5_data_6_V, i16 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 141 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 142 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_6_data_0_V, i16 %data_in_row_6_data_1_V, i16 %data_in_row_6_data_2_V, i16 %data_in_row_6_data_3_V, i16 %data_in_row_6_data_4_V, i16 %data_in_row_6_data_5_V, i16 %data_in_row_6_data_6_V, i16 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 142 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 143 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_6_data_0_V, i16 %data_in_row_6_data_1_V, i16 %data_in_row_6_data_2_V, i16 %data_in_row_6_data_3_V, i16 %data_in_row_6_data_4_V, i16 %data_in_row_6_data_5_V, i16 %data_in_row_6_data_6_V, i16 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 143 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 144 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_7_data_0_V, i16 %data_in_row_7_data_1_V, i16 %data_in_row_7_data_2_V, i16 %data_in_row_7_data_3_V, i16 %data_in_row_7_data_4_V, i16 %data_in_row_7_data_5_V, i16 %data_in_row_7_data_6_V, i16 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 144 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 145 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_7_data_0_V, i16 %data_in_row_7_data_1_V, i16 %data_in_row_7_data_2_V, i16 %data_in_row_7_data_3_V, i16 %data_in_row_7_data_4_V, i16 %data_in_row_7_data_5_V, i16 %data_in_row_7_data_6_V, i16 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 145 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 146 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_0_data_0_V, i16 %data_in_row_0_data_1_V, i16 %data_in_row_0_data_2_V, i16 %data_in_row_0_data_3_V, i16 %data_in_row_0_data_4_V, i16 %data_in_row_0_data_5_V, i16 %data_in_row_0_data_6_V, i16 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 146 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 147 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_0_data_0_V, i16 %data_in_row_0_data_1_V, i16 %data_in_row_0_data_2_V, i16 %data_in_row_0_data_3_V, i16 %data_in_row_0_data_4_V, i16 %data_in_row_0_data_5_V, i16 %data_in_row_0_data_6_V, i16 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 147 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 148 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_1_data_0_V, i16 %data_in_row_1_data_1_V, i16 %data_in_row_1_data_2_V, i16 %data_in_row_1_data_3_V, i16 %data_in_row_1_data_4_V, i16 %data_in_row_1_data_5_V, i16 %data_in_row_1_data_6_V, i16 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 148 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 149 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_1_data_0_V, i16 %data_in_row_1_data_1_V, i16 %data_in_row_1_data_2_V, i16 %data_in_row_1_data_3_V, i16 %data_in_row_1_data_4_V, i16 %data_in_row_1_data_5_V, i16 %data_in_row_1_data_6_V, i16 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 149 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 150 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_2_data_0_V, i16 %data_in_row_2_data_1_V, i16 %data_in_row_2_data_2_V, i16 %data_in_row_2_data_3_V, i16 %data_in_row_2_data_4_V, i16 %data_in_row_2_data_5_V, i16 %data_in_row_2_data_6_V, i16 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 150 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 151 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_2_data_0_V, i16 %data_in_row_2_data_1_V, i16 %data_in_row_2_data_2_V, i16 %data_in_row_2_data_3_V, i16 %data_in_row_2_data_4_V, i16 %data_in_row_2_data_5_V, i16 %data_in_row_2_data_6_V, i16 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 151 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 152 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_3_data_0_V, i16 %data_in_row_3_data_1_V, i16 %data_in_row_3_data_2_V, i16 %data_in_row_3_data_3_V, i16 %data_in_row_3_data_4_V, i16 %data_in_row_3_data_5_V, i16 %data_in_row_3_data_6_V, i16 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 152 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 153 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_3_data_0_V, i16 %data_in_row_3_data_1_V, i16 %data_in_row_3_data_2_V, i16 %data_in_row_3_data_3_V, i16 %data_in_row_3_data_4_V, i16 %data_in_row_3_data_5_V, i16 %data_in_row_3_data_6_V, i16 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 153 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 154 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_4_data_0_V, i16 %data_in_row_4_data_1_V, i16 %data_in_row_4_data_2_V, i16 %data_in_row_4_data_3_V, i16 %data_in_row_4_data_4_V, i16 %data_in_row_4_data_5_V, i16 %data_in_row_4_data_6_V, i16 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 154 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 155 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_4_data_0_V, i16 %data_in_row_4_data_1_V, i16 %data_in_row_4_data_2_V, i16 %data_in_row_4_data_3_V, i16 %data_in_row_4_data_4_V, i16 %data_in_row_4_data_5_V, i16 %data_in_row_4_data_6_V, i16 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 155 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 156 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_5_data_0_V, i16 %data_in_row_5_data_1_V, i16 %data_in_row_5_data_2_V, i16 %data_in_row_5_data_3_V, i16 %data_in_row_5_data_4_V, i16 %data_in_row_5_data_5_V, i16 %data_in_row_5_data_6_V, i16 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 156 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 157 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_5_data_0_V, i16 %data_in_row_5_data_1_V, i16 %data_in_row_5_data_2_V, i16 %data_in_row_5_data_3_V, i16 %data_in_row_5_data_4_V, i16 %data_in_row_5_data_5_V, i16 %data_in_row_5_data_6_V, i16 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 157 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 158 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_6_data_0_V, i16 %data_in_row_6_data_1_V, i16 %data_in_row_6_data_2_V, i16 %data_in_row_6_data_3_V, i16 %data_in_row_6_data_4_V, i16 %data_in_row_6_data_5_V, i16 %data_in_row_6_data_6_V, i16 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 158 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 159 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_6_data_0_V, i16 %data_in_row_6_data_1_V, i16 %data_in_row_6_data_2_V, i16 %data_in_row_6_data_3_V, i16 %data_in_row_6_data_4_V, i16 %data_in_row_6_data_5_V, i16 %data_in_row_6_data_6_V, i16 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 159 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 160 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_7_data_0_V, i16 %data_in_row_7_data_1_V, i16 %data_in_row_7_data_2_V, i16 %data_in_row_7_data_3_V, i16 %data_in_row_7_data_4_V, i16 %data_in_row_7_data_5_V, i16 %data_in_row_7_data_6_V, i16 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 160 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str83) nounwind" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 161 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str83)" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 162 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_image_stream.h:17]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 164 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16* %resized_V_data_4_V, i16* %resized_V_data_5_V, i16* %resized_V_data_6_V, i16* %resized_V_data_7_V, i16 %data_in_row_7_data_0_V, i16 %data_in_row_7_data_1_V, i16 %data_in_row_7_data_2_V, i16 %data_in_row_7_data_3_V, i16 %data_in_row_7_data_4_V, i16 %data_in_row_7_data_5_V, i16 %data_in_row_7_data_6_V, i16 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 164 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str83, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:61]   --->   Operation 165 'specregionend' 'empty_74' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 166 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:62]   --->   Operation 167 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [35]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [35]  (0 ns)
	'add' operation ('h', firmware/nnet_utils/nnet_image_stream.h:16) [38]  (1.74 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [44]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [116]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [117]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [53]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [118]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [119]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [62]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [120]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [121]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [71]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [122]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [123]  (2.19 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [80]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [124]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [89]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [98]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [107]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [128]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [129]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [130]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [131]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [132]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [133]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [134]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [135]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [136]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [137]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [138]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [139]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [140]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [141]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [142]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [143]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [144]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [145]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [146]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [147]  (2.19 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
