Coverage Report by instance with details

=================================================================================
=== Instance: /tbench_top/intf_up
=== Design Unit: work.intf_xsw_upstream
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /tbench_top/intf_up --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_interface.sv
    22              1                         13     
    24              1                         13     
    25              1                         13     
    26              1                         13     
    27              1                         13     
    28              1                         13     
    29              1                         13     
    30              1                         13     
    31              1                         13     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        696       343       353    49.28%

================================Toggle Details================================

Toggle Coverage for instance /tbench_top/intf_up --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    addr_out[0-63]           0           0        0.00 
                                    data_out[0-63]           0           0        0.00 
                                     data_rcv[0-7]           0           0        0.00 
                                     data_rdy[0-7]           0           0        0.00 
                                      fifo_ae[0-7]           0           0        0.00 
                                      fifo_af[0-7]           0           0        0.00 
                                   fifo_empty[0-7]           0           0        0.00 
                                    fifo_full[0-7]           0           0        0.00 
                                             reset          13           0       50.00 

Total Node Count     =        348 
Toggled Node Count   =        171 
Untoggled Node Count =        177 

Toggle Coverage      =      49.28% (343 of 696 bins)

=================================================================================
=== Instance: /tbench_top/intf_down
=== Design Unit: work.intf_xsw_downstream
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /tbench_top/intf_down --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_interface.sv
    89              1                         13     
    91              1                         13     
    92              1                         13     
    93              1                         13     
    94              1                         13     
    95              1                         13     
    96              1                         13     
    97              1                         13     
    98              1                         13     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        696       281       415    40.37%

================================Toggle Details================================

Toggle Coverage for instance /tbench_top/intf_down --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     addr_in[0-63]           0           0        0.00 
                                    addr_out[2-15]           2           0       50.00 
                                   addr_out[18-31]           2           0       50.00 
                                   addr_out[34-47]           2           0       50.00 
                                   addr_out[50-63]           2           0       50.00 
                                     data_in[0-63]           0           0        0.00 
                                     data_rcv[4-7]           0           0        0.00 
                                     data_rdy[4-7]           0           0        0.00 
                                      fifo_full[3]           0           1       50.00 
                                      fifo_full[7]           0           1       50.00 
                                   port_addr[0-15]           0           0        0.00 
                                           port_en           0           0        0.00 
                                     port_sel[0-7]           0           0        0.00 
                                           port_wr           0           0        0.00 
                                        rd_en[0-7]           0           0        0.00 
                                             reset          13           0       50.00 
                                        wr_en[0-7]           0           0        0.00 

Total Node Count     =        348 
Toggled Node Count   =        111 
Untoggled Node Count =        237 

Toggle Coverage      =      40.37% (281 of 696 bins)

=================================================================================
=== Instance: /tbench_top/dut/xsw
=== Design Unit: work.xswitch
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        352       278        74    78.97%

================================Toggle Details================================

Toggle Coverage for instance /tbench_top/dut/xsw --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    addr_out[2-15]           2           0       50.00 
                                   addr_out[18-31]           2           0       50.00 
                                   addr_out[34-47]           2           0       50.00 
                                   addr_out[50-63]           2           0       50.00 
                                     data_rcv[4-7]           0           0        0.00 
                                     data_rdy[4-7]           0           0        0.00 
                                      fifo_full[3]           0           1       50.00 
                                      fifo_full[7]           0           1       50.00 

Total Node Count     =        176 
Toggled Node Count   =        110 
Untoggled Node Count =         66 

Toggle Coverage      =      78.97% (278 of 352 bins)

=================================================================================
=== Instance: /tbench_top
=== Design Unit: work.tbench_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /tbench_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_tbench_top.sv
    19              1                         13     
    20              1                         13     
    26              1                         13     
    27              1                         13     
    27              2                      12620     
    27              3                      12607     
    33              1                         13     
    34              1                         13     
    35              1                         13     
    40              1                         13     
    41              1                         13     
    42              1                         13     
    44              1                         13     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /tbench_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /work.uvm_pkg
=== Design Unit: work.uvm_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/work.uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     /CMC/tools/mentor/questasim_2020.1_1/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0         13

=================================================================================
=== Instance: /xsw_transaction
=== Design Unit: work.xsw_transaction
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       130         0       130     0.00%

================================Branch Details================================

Branch Coverage for instance /xsw_transaction

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_transaction.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
    6               2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               4                    ***0***     
    6               5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***     
    32              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              4                    ***0***     
    32              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     
    55              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              4                    ***0***     
    55              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    67              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              4                    ***0***     
    67              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              1                    ***0***     
    83              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              4                    ***0***     
    83              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             1                    ***0***     
    103             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             4                    ***0***     
    103             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     
    118             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             4                    ***0***     
    118             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             1                    ***0***     
    132             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             4                    ***0***     
    132             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    132                                  ***0***     Count coming in to IF
    132             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             1                    ***0***     
    151             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             4                    ***0***     
    151             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             1                    ***0***     
    170             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             4                    ***0***     
    170             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
    188             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             4                    ***0***     
    188             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             1                    ***0***     
    202             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             4                    ***0***     
    202             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             1                    ***0***     
    216             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             4                    ***0***     
    216             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      26         0        26     0.00%

================================Condition Details================================

Condition Coverage for instance /xsw_transaction --

  File ../../verification/phase9_testcases/phase9_xsw_transaction.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       32 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       32 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       55 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       67 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       83 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       103 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       103 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       118 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       132 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       132 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       151 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       151 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       170 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       170 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       188 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       188 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       202 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       202 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       216 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       216 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     143        35       108    24.47%

================================Statement Details================================

Statement Coverage for instance /xsw_transaction --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_transaction.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                         33     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    27              1                      18932     
    32              1                          1     
    32              2                    ***0***     
    32              3                    ***0***     
    32              4                    ***0***     
    32              5                    ***0***     
    32              6                         33     
    32              7                    ***0***     
    32              8                    ***0***     
    32              9                    ***0***     
    32             10                    ***0***     
    35              1                         98     
    55              1                          1     
    55              2                    ***0***     
    55              3                    ***0***     
    55              4                    ***0***     
    55              5                    ***0***     
    55              6                        989     
    55              7                    ***0***     
    55              8                    ***0***     
    55              9                    ***0***     
    55             10                    ***0***     
    58              1                       2969     
    67              1                          1     
    67              2                    ***0***     
    67              3                    ***0***     
    67              4                    ***0***     
    67              5                    ***0***     
    67              6                        989     
    67              7                    ***0***     
    67              8                    ***0***     
    67              9                    ***0***     
    67             10                    ***0***     
    70              1                       2969     
    83              1                          1     
    83              2                    ***0***     
    83              3                    ***0***     
    83              4                    ***0***     
    83              5                    ***0***     
    83              6                        989     
    83              7                    ***0***     
    83              8                    ***0***     
    83              9                    ***0***     
    83             10                    ***0***     
    86              1                       2969     
    103             1                          1     
    103             2                    ***0***     
    103             3                    ***0***     
    103             4                    ***0***     
    103             5                    ***0***     
    103             6                        989     
    103             7                    ***0***     
    103             8                    ***0***     
    103             9                    ***0***     
    103            10                    ***0***     
    106             1                       2969     
    118             1                          1     
    118             2                    ***0***     
    118             3                    ***0***     
    118             4                    ***0***     
    118             5                    ***0***     
    118             6                        989     
    118             7                    ***0***     
    118             8                    ***0***     
    118             9                    ***0***     
    118            10                    ***0***     
    121             1                       2969     
    132             1                          1     
    132             2                    ***0***     
    132             3                    ***0***     
    132             4                    ***0***     
    132             5                    ***0***     
    132             6                        344     
    132             7                    ***0***     
    132             8                    ***0***     
    132             9                    ***0***     
    132            10                    ***0***     
    135             1                       1031     
    151             1                          2     
    151             2                    ***0***     
    151             3                    ***0***     
    151             4                    ***0***     
    151             5                    ***0***     
    151             6                        188     
    151             7                    ***0***     
    151             8                    ***0***     
    151             9                    ***0***     
    151            10                    ***0***     
    154             1                        562     
    170             1                    ***0***     
    170             2                    ***0***     
    170             3                    ***0***     
    170             4                    ***0***     
    170             5                    ***0***     
    170             6                    ***0***     
    170             7                    ***0***     
    170             8                    ***0***     
    170             9                    ***0***     
    170            10                    ***0***     
    173             1                    ***0***     
    188             1                          1     
    188             2                    ***0***     
    188             3                    ***0***     
    188             4                    ***0***     
    188             5                    ***0***     
    188             6                         94     
    188             7                    ***0***     
    188             8                    ***0***     
    188             9                    ***0***     
    188            10                    ***0***     
    191             1                        281     
    202             1                          1     
    202             2                    ***0***     
    202             3                    ***0***     
    202             4                    ***0***     
    202             5                    ***0***     
    202             6                         94     
    202             7                    ***0***     
    202             8                    ***0***     
    202             9                    ***0***     
    202            10                    ***0***     
    205             1                        281     
    216             1                          1     
    216             2                    ***0***     
    216             3                    ***0***     
    216             4                    ***0***     
    216             5                    ***0***     
    216             6                        579     
    216             7                    ***0***     
    216             8                    ***0***     
    216             9                    ***0***     
    216            10                    ***0***     
    219             1                       1736     

=================================================================================
=== Instance: /xsw_sequences
=== Design Unit: work.xsw_sequences
=================================================================================

Assertion Coverage:
    Assertions                      34        34         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/xsw_sequences/config_manual/body/immed__54
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(54)
                                                        0          8
/xsw_sequences/config_manual/body/immed__43
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(43)
                                                        0          8
/xsw_sequences/config_manual/body/immed__32
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(32)
                                                        0          8
/xsw_sequences/config_manual/body/immed__21
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(21)
                                                        0          8
/xsw_sequences/xsw_none/body/immed__78
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(78)
                                                        0          8
/xsw_sequences/xsw_random/body/immed__103
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(103)
                                                        0         10
/xsw_sequences/xsw_random_sequence/body/#ublk#118956147#123/immed__126
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(126)
                                                        0          5
/xsw_sequences/write_sanity/body/immed__145
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(145)
                                                        0          2
/xsw_sequences/read_sanity/body/immed__164
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(164)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#182/immed__185
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(185)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#189/immed__192
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(192)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#196/immed__199
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(199)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#203/immed__206
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(206)
                                                        0          2
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#252/immed__255
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(255)
                                                        0          1
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#259/immed__262
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(262)
                                                        0          1
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#266/immed__269
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(269)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#288/immed__291
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(291)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#295/immed__298
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(298)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#302/immed__305
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(305)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#324/immed__327
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(327)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#331/immed__334
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(334)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#338/immed__341
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(341)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#360/immed__363
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(363)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#367/immed__370
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(370)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#374/immed__377
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(377)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#396/immed__399
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(399)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#403/immed__406
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(406)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#410/immed__413
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(413)
                                                        0          1
/xsw_sequences/write_all/body/immed__433
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(433)
                                                        0          1
/xsw_sequences/read_all/body/immed__453
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(453)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#472/immed__475
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(475)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#479/immed__482
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(482)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#486/immed__489
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(489)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#493/immed__496
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(496)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       196         8       188     4.08%

================================Branch Details================================

Branch Coverage for instance /xsw_sequences

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_sequences.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***     
    9               2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               4                    ***0***     
    9               5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     
    67              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              4                    ***0***     
    67              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              1                    ***0***     
    92              2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              4                    ***0***     
    92              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
    111             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             4                    ***0***     
    111             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                        5     Count coming in to IF
    112             1                    ***0***     
                                               5     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                  ***0***     Count coming in to IF
    112             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             1                    ***0***     
    134             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             4                    ***0***     
    134             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    134                                  ***0***     Count coming in to IF
    134             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             1                    ***0***     
    153             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             4                    ***0***     
    153             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    153                                  ***0***     Count coming in to IF
    153             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             1                    ***0***     
    171             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             4                    ***0***     
    171             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    171                                  ***0***     Count coming in to IF
    171             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    172                                        2     Count coming in to IF
    172             1                    ***0***     
                                               2     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                  ***0***     Count coming in to IF
    172             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             1                    ***0***     
    215             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             4                    ***0***     
    215             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    216                                  ***0***     Count coming in to IF
    216             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    241                                  ***0***     Count coming in to IF
    241             1                    ***0***     
    241             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    241                                  ***0***     Count coming in to IF
    241             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    241                                  ***0***     Count coming in to IF
    241             4                    ***0***     
    241             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    241                                  ***0***     Count coming in to IF
    241             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    241                                  ***0***     Count coming in to IF
    241             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    242                                        1     Count coming in to IF
    242             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    242                                  ***0***     Count coming in to IF
    242             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    277                                  ***0***     Count coming in to IF
    277             1                    ***0***     
    277             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    277                                  ***0***     Count coming in to IF
    277             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    277                                  ***0***     Count coming in to IF
    277             4                    ***0***     
    277             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    277                                  ***0***     Count coming in to IF
    277             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    277                                  ***0***     Count coming in to IF
    277             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    278                                        1     Count coming in to IF
    278             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    278                                  ***0***     Count coming in to IF
    278             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    313                                  ***0***     Count coming in to IF
    313             1                    ***0***     
    313             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    313                                  ***0***     Count coming in to IF
    313             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    313                                  ***0***     Count coming in to IF
    313             4                    ***0***     
    313             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    313                                  ***0***     Count coming in to IF
    313             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    313                                  ***0***     Count coming in to IF
    313             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    314                                        1     Count coming in to IF
    314             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    314                                  ***0***     Count coming in to IF
    314             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             1                    ***0***     
    349             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             4                    ***0***     
    349             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    350                                        1     Count coming in to IF
    350             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    350                                  ***0***     Count coming in to IF
    350             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    385                                  ***0***     Count coming in to IF
    385             1                    ***0***     
    385             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    385                                  ***0***     Count coming in to IF
    385             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    385                                  ***0***     Count coming in to IF
    385             4                    ***0***     
    385             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    385                                  ***0***     Count coming in to IF
    385             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    385                                  ***0***     Count coming in to IF
    385             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    386                                        1     Count coming in to IF
    386             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    386                                  ***0***     Count coming in to IF
    386             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             1                    ***0***     
    422             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             4                    ***0***     
    422             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    442                                  ***0***     Count coming in to IF
    442             1                    ***0***     
    442             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    442                                  ***0***     Count coming in to IF
    442             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    442                                  ***0***     Count coming in to IF
    442             4                    ***0***     
    442             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    442                                  ***0***     Count coming in to IF
    442             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    442                                  ***0***     Count coming in to IF
    442             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    461                                  ***0***     Count coming in to IF
    461             1                    ***0***     
    461             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    461                                  ***0***     Count coming in to IF
    461             3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    461                                  ***0***     Count coming in to IF
    461             4                    ***0***     
    461             5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    461                                  ***0***     Count coming in to IF
    461             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    461                                  ***0***     Count coming in to IF
    461             7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    462                                        1     Count coming in to IF
    462             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    462                                  ***0***     Count coming in to IF
    462             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      32         0        32     0.00%

================================Condition Details================================

Condition Coverage for instance /xsw_sequences --

  File ../../verification/phase9_testcases/phase9_xsw_sequences.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       67 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       92 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       111 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       134 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       134 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       153 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       153 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       171 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       171 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       215 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       215 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       241 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       241 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       277 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       277 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       313 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       313 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       349 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       349 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       385 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       385 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       422 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       422 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       442 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       442 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       461 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       461 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     319       159       160    49.84%

================================Statement Details================================

Statement Coverage for instance /xsw_sequences --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_sequences.sv
    9               1                    ***0***     
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          8     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                    ***0***     
    9              10                    ***0***     
    12              1                          8     
    17              1                          8     
    20              1                          8     
    22              1                          8     
    23              1                          8     
    24              1                          8     
    25              1                          8     
    26              1                          8     
    27              1                          8     
    28              1                          8     
    31              1                          8     
    33              1                          8     
    34              1                          8     
    35              1                          8     
    36              1                          8     
    37              1                          8     
    38              1                          8     
    39              1                          8     
    42              1                          8     
    44              1                          8     
    45              1                          8     
    46              1                          8     
    47              1                          8     
    48              1                          8     
    49              1                          8     
    50              1                          8     
    53              1                          8     
    55              1                          8     
    56              1                          8     
    57              1                          8     
    58              1                          8     
    59              1                          8     
    60              1                          8     
    61              1                          8     
    67              1                    ***0***     
    67              2                    ***0***     
    67              3                    ***0***     
    67              4                    ***0***     
    67              5                    ***0***     
    67              6                          8     
    67              7                    ***0***     
    67              8                    ***0***     
    67              9                    ***0***     
    67             10                    ***0***     
    70              1                          8     
    75              1                          8     
    77              1                          8     
    79              1                          8     
    80              1                          8     
    81              1                          8     
    82              1                          8     
    83              1                          8     
    84              1                          8     
    85              1                          8     
    92              1                    ***0***     
    92              2                    ***0***     
    92              3                    ***0***     
    92              4                    ***0***     
    92              5                    ***0***     
    92              6                       5640     
    92              7                    ***0***     
    92              8                    ***0***     
    92              9                    ***0***     
    92             10                    ***0***     
    95              1                       5640     
    100             1                       5640     
    102             1                       5640     
    104             1                       5640     
    111             1                    ***0***     
    111             2                    ***0***     
    111             3                    ***0***     
    111             4                    ***0***     
    111             5                    ***0***     
    111             6                          5     
    111             7                    ***0***     
    111             8                    ***0***     
    111             9                    ***0***     
    111            10                    ***0***     
    112             1                          5     
    112             2                    ***0***     
    119             1                          5     
    123             1                       4945     
    125             1                       4945     
    127             1                       4945     
    134             1                    ***0***     
    134             2                    ***0***     
    134             3                    ***0***     
    134             4                    ***0***     
    134             5                    ***0***     
    134             6                         28     
    134             7                    ***0***     
    134             8                    ***0***     
    134             9                    ***0***     
    134            10                    ***0***     
    137             1                         28     
    142             1                         28     
    144             1                         28     
    146             1                         28     
    147             1                         28     
    153             1                    ***0***     
    153             2                    ***0***     
    153             3                    ***0***     
    153             4                    ***0***     
    153             5                    ***0***     
    153             6                         28     
    153             7                    ***0***     
    153             8                    ***0***     
    153             9                    ***0***     
    153            10                    ***0***     
    156             1                         28     
    161             1                         28     
    163             1                         28     
    165             1                         28     
    166             1                         28     
    171             1                    ***0***     
    171             2                    ***0***     
    171             3                    ***0***     
    171             4                    ***0***     
    171             5                    ***0***     
    171             6                          2     
    171             7                    ***0***     
    171             8                    ***0***     
    171             9                    ***0***     
    171            10                    ***0***     
    172             1                          2     
    172             2                    ***0***     
    178             1                          2     
    184             1                          2     
    186             1                          2     
    191             1                          2     
    193             1                          2     
    196             1                         28     
    198             1                         28     
    200             1                         28     
    203             1                         28     
    205             1                         28     
    207             1                         28     
    215             1                    ***0***     
    215             2                    ***0***     
    215             3                    ***0***     
    215             4                    ***0***     
    215             5                    ***0***     
    215             6                    ***0***     
    215             7                    ***0***     
    215             8                    ***0***     
    215             9                    ***0***     
    215            10                    ***0***     
    216             1                    ***0***     
    216             2                    ***0***     
    219             1                    ***0***     
    225             1                    ***0***     
    227             1                    ***0***     
    232             1                    ***0***     
    234             1                    ***0***     
    241             1                    ***0***     
    241             2                    ***0***     
    241             3                    ***0***     
    241             4                    ***0***     
    241             5                    ***0***     
    241             6                          1     
    241             7                    ***0***     
    241             8                    ***0***     
    241             9                    ***0***     
    241            10                    ***0***     
    242             1                          1     
    242             2                    ***0***     
    248             1                          1     
    254             1                          1     
    256             1                          1     
    261             1                          1     
    263             1                          1     
    266             1                        339     
    268             1                        339     
    270             1                        339     
    277             1                    ***0***     
    277             2                    ***0***     
    277             3                    ***0***     
    277             4                    ***0***     
    277             5                    ***0***     
    277             6                          1     
    277             7                    ***0***     
    277             8                    ***0***     
    277             9                    ***0***     
    277            10                    ***0***     
    278             1                          1     
    278             2                    ***0***     
    284             1                          1     
    290             1                          1     
    292             1                          1     
    297             1                          1     
    299             1                          1     
    302             1                         89     
    304             1                         89     
    306             1                         89     
    313             1                    ***0***     
    313             2                    ***0***     
    313             3                    ***0***     
    313             4                    ***0***     
    313             5                    ***0***     
    313             6                          1     
    313             7                    ***0***     
    313             8                    ***0***     
    313             9                    ***0***     
    313            10                    ***0***     
    314             1                          1     
    314             2                    ***0***     
    320             1                          1     
    326             1                          1     
    328             1                          1     
    333             1                          1     
    335             1                          1     
    338             1                         89     
    340             1                         89     
    342             1                         89     
    349             1                    ***0***     
    349             2                    ***0***     
    349             3                    ***0***     
    349             4                    ***0***     
    349             5                    ***0***     
    349             6                          1     
    349             7                    ***0***     
    349             8                    ***0***     
    349             9                    ***0***     
    349            10                    ***0***     
    350             1                          1     
    350             2                    ***0***     
    356             1                          1     
    362             1                          1     
    364             1                          1     
    369             1                          1     
    371             1                          1     
    374             1                         89     
    376             1                         89     
    378             1                         89     
    385             1                    ***0***     
    385             2                    ***0***     
    385             3                    ***0***     
    385             4                    ***0***     
    385             5                    ***0***     
    385             6                          1     
    385             7                    ***0***     
    385             8                    ***0***     
    385             9                    ***0***     
    385            10                    ***0***     
    386             1                          1     
    386             2                    ***0***     
    392             1                          1     
    398             1                          1     
    400             1                          1     
    405             1                          1     
    407             1                          1     
    410             1                         89     
    412             1                         89     
    414             1                         89     
    422             1                    ***0***     
    422             2                    ***0***     
    422             3                    ***0***     
    422             4                    ***0***     
    422             5                    ***0***     
    422             6                        287     
    422             7                    ***0***     
    422             8                    ***0***     
    422             9                    ***0***     
    422            10                    ***0***     
    425             1                        287     
    430             1                        287     
    432             1                        287     
    434             1                        287     
    435             1                        287     
    436             1                        287     
    442             1                    ***0***     
    442             2                    ***0***     
    442             3                    ***0***     
    442             4                    ***0***     
    442             5                    ***0***     
    442             6                        287     
    442             7                    ***0***     
    442             8                    ***0***     
    442             9                    ***0***     
    442            10                    ***0***     
    445             1                        287     
    450             1                        287     
    452             1                        287     
    454             1                        287     
    455             1                        287     
    456             1                        287     
    461             1                    ***0***     
    461             2                    ***0***     
    461             3                    ***0***     
    461             4                    ***0***     
    461             5                    ***0***     
    461             6                          1     
    461             7                    ***0***     
    461             8                    ***0***     
    461             9                    ***0***     
    461            10                    ***0***     
    462             1                          1     
    462             2                    ***0***     
    468             1                          1     
    474             1                          1     
    476             1                          1     
    481             1                          1     
    483             1                          1     
    486             1                        287     
    488             1                        287     
    490             1                        287     
    493             1                        287     
    495             1                        287     
    497             1                        287     

=================================================================================
=== Instance: /xsw_coverage
=== Design Unit: work.xsw_coverage
=================================================================================

Covergroup Coverage:
    Covergroups                     17        na        na    86.06%
        Coverpoints/Crosses         67        na        na        na
            Covergroup Bins        528       389       139    73.67%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_reset       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_reset  
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        bin resetOn                                        13          1          -    Covered              
        bin resetOff                                     6297          1          -    Covered              
        bin resetTrans0[0=>1]                               0          1          -    ZERO                 
        bin resetTrans0[0=>0]                            6284          1          -    Covered              
        bin resetTrans1[1=>1]                               0          1          -    ZERO                 
        bin resetTrans1[1=>0]                              13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_in     92.50%        100          -    Uncovered            
    covered/total bins:                                    37         40          -                      
    missing/total bins:                                     3         40          -                      
    % Hit:                                             92.50%        100          -                      
    Coverpoint cp_data_in_1                           100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin data_in_max_1                                   1          1          -    Covered              
        bin data_in_range_1[0]                            779          1          -    Covered              
        bin data_in_range_1[1]                            803          1          -    Covered              
        bin data_in_range_1[2]                            764          1          -    Covered              
        bin data_in_range_1[3]                            759          1          -    Covered              
        bin data_in_range_1[4]                            784          1          -    Covered              
        bin data_in_range_1[5]                            835          1          -    Covered              
        bin data_in_range_1[6]                            771          1          -    Covered              
        bin data_in_range_1[7]                            815          1          -    Covered              
        bin data_in_min_1                                  13          1          -    Covered              
    Coverpoint cp_data_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_2                                   0          1          -    ZERO                 
        bin data_in_range_2[0]                            785          1          -    Covered              
        bin data_in_range_2[1]                            769          1          -    Covered              
        bin data_in_range_2[2]                            829          1          -    Covered              
        bin data_in_range_2[3]                            783          1          -    Covered              
        bin data_in_range_2[4]                            767          1          -    Covered              
        bin data_in_range_2[5]                            789          1          -    Covered              
        bin data_in_range_2[6]                            818          1          -    Covered              
        bin data_in_range_2[7]                            770          1          -    Covered              
        bin data_in_min_2                                  13          1          -    Covered              
    Coverpoint cp_data_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_3                                   0          1          -    ZERO                 
        bin data_in_range_3[0]                            796          1          -    Covered              
        bin data_in_range_3[1]                            799          1          -    Covered              
        bin data_in_range_3[2]                            810          1          -    Covered              
        bin data_in_range_3[3]                            775          1          -    Covered              
        bin data_in_range_3[4]                            739          1          -    Covered              
        bin data_in_range_3[5]                            801          1          -    Covered              
        bin data_in_range_3[6]                            809          1          -    Covered              
        bin data_in_range_3[7]                            781          1          -    Covered              
        bin data_in_min_3                                  13          1          -    Covered              
    Coverpoint cp_data_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_4                                   0          1          -    ZERO                 
        bin data_in_range_4[0]                            785          1          -    Covered              
        bin data_in_range_4[1]                            789          1          -    Covered              
        bin data_in_range_4[2]                            820          1          -    Covered              
        bin data_in_range_4[3]                            820          1          -    Covered              
        bin data_in_range_4[4]                            744          1          -    Covered              
        bin data_in_range_4[5]                            799          1          -    Covered              
        bin data_in_range_4[6]                            767          1          -    Covered              
        bin data_in_range_4[7]                            786          1          -    Covered              
        bin data_in_min_4                                  13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_addr_in     90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_addr_in_1                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_1                                   0          1          -    ZERO                 
        bin addr_in_range_1[0]                           1799          1          -    Covered              
        bin addr_in_range_1[1]                            634          1          -    Covered              
        bin addr_in_range_1[2]                            650          1          -    Covered              
        bin addr_in_range_1[3]                            660          1          -    Covered              
        bin addr_in_range_1[4]                            678          1          -    Covered              
        bin addr_in_range_1[5]                            634          1          -    Covered              
        bin addr_in_range_1[6]                            647          1          -    Covered              
        bin addr_in_range_1[7]                            608          1          -    Covered              
        bin addr_in_min_1                                  13          1          -    Covered              
    Coverpoint cp_addr_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_2                                   0          1          -    ZERO                 
        bin addr_in_range_2[0]                           1795          1          -    Covered              
        bin addr_in_range_2[1]                            614          1          -    Covered              
        bin addr_in_range_2[2]                            612          1          -    Covered              
        bin addr_in_range_2[3]                            676          1          -    Covered              
        bin addr_in_range_2[4]                            656          1          -    Covered              
        bin addr_in_range_2[5]                            651          1          -    Covered              
        bin addr_in_range_2[6]                            667          1          -    Covered              
        bin addr_in_range_2[7]                            639          1          -    Covered              
        bin addr_in_min_2                                  13          1          -    Covered              
    Coverpoint cp_addr_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_3                                   0          1          -    ZERO                 
        bin addr_in_range_3[0]                           1766          1          -    Covered              
        bin addr_in_range_3[1]                            651          1          -    Covered              
        bin addr_in_range_3[2]                            669          1          -    Covered              
        bin addr_in_range_3[3]                            649          1          -    Covered              
        bin addr_in_range_3[4]                            633          1          -    Covered              
        bin addr_in_range_3[5]                            677          1          -    Covered              
        bin addr_in_range_3[6]                            644          1          -    Covered              
        bin addr_in_range_3[7]                            621          1          -    Covered              
        bin addr_in_min_3                                  13          1          -    Covered              
    Coverpoint cp_addr_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_4                                   0          1          -    ZERO                 
        bin addr_in_range_4[0]                           1796          1          -    Covered              
        bin addr_in_range_4[1]                            673          1          -    Covered              
        bin addr_in_range_4[2]                            604          1          -    Covered              
        bin addr_in_range_4[3]                            669          1          -    Covered              
        bin addr_in_range_4[4]                            624          1          -    Covered              
        bin addr_in_range_4[5]                            612          1          -    Covered              
        bin addr_in_range_4[6]                            671          1          -    Covered              
        bin addr_in_range_4[7]                            661          1          -    Covered              
        bin addr_in_min_4                                  13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_input_indicators 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_wr_en[0]                                   567          1          -    Covered              
        bin cp_wr_en[1]                                    97          1          -    Covered              
        bin cp_wr_en[2]                                    90          1          -    Covered              
        bin cp_wr_en[3]                                   119          1          -    Covered              
        bin cp_wr_en[4]                                    95          1          -    Covered              
        bin cp_wr_en[5]                                    83          1          -    Covered              
        bin cp_wr_en[6]                                    86          1          -    Covered              
        bin cp_wr_en[7]                                    82          1          -    Covered              
        bin cp_wr_en[8]                                    90          1          -    Covered              
        bin cp_wr_en[9]                                   112          1          -    Covered              
        bin cp_wr_en[10]                                   85          1          -    Covered              
        bin cp_wr_en[11]                                  100          1          -    Covered              
        bin cp_wr_en[12]                                   97          1          -    Covered              
        bin cp_wr_en[13]                                   89          1          -    Covered              
        bin cp_wr_en[14]                                   93          1          -    Covered              
        bin cp_wr_en[15]                                  720          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_rd_en[0]                                   908          1          -    Covered              
        bin cp_rd_en[1]                                    28          1          -    Covered              
        bin cp_rd_en[2]                                    21          1          -    Covered              
        bin cp_rd_en[3]                                    22          1          -    Covered              
        bin cp_rd_en[4]                                    18          1          -    Covered              
        bin cp_rd_en[5]                                    22          1          -    Covered              
        bin cp_rd_en[6]                                    27          1          -    Covered              
        bin cp_rd_en[7]                                    21          1          -    Covered              
        bin cp_rd_en[8]                                    25          1          -    Covered              
        bin cp_rd_en[9]                                    22          1          -    Covered              
        bin cp_rd_en[10]                                   28          1          -    Covered              
        bin cp_rd_en[11]                                   23          1          -    Covered              
        bin cp_rd_en[12]                                   31          1          -    Covered              
        bin cp_rd_en[13]                                   29          1          -    Covered              
        bin cp_rd_en[14]                                   24          1          -    Covered              
        bin cp_rd_en[15]                                  403          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_wr_en_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_wr_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1267          1          -    Covered              
        bin trans0[0=>0]                                 1818          1          -    Covered              
        bin trans1[1=>1]                                 1947          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1773          1          -    Covered              
        bin trans1[1=>1]                                 1934          1          -    Covered              
        bin trans1[1=>0]                                 1294          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1842          1          -    Covered              
        bin trans1[1=>1]                                 1867          1          -    Covered              
        bin trans1[1=>0]                                 1292          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1282          1          -    Covered              
        bin trans0[0=>0]                                 1782          1          -    Covered              
        bin trans1[1=>1]                                 1958          1          -    Covered              
        bin trans1[1=>0]                                 1275          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_rd_en_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_rd_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1290          1          -    Covered              
        bin trans0[0=>0]                                 2151          1          -    Covered              
        bin trans1[1=>1]                                 1573          1          -    Covered              
        bin trans1[1=>0]                                 1283          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1266          1          -    Covered              
        bin trans0[0=>0]                                 2124          1          -    Covered              
        bin trans1[1=>1]                                 1650          1          -    Covered              
        bin trans1[1=>0]                                 1257          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1270          1          -    Covered              
        bin trans0[0=>0]                                 2107          1          -    Covered              
        bin trans1[1=>1]                                 1655          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1243          1          -    Covered              
        bin trans0[0=>0]                                 2226          1          -    Covered              
        bin trans1[1=>1]                                 1592          1          -    Covered              
        bin trans1[1=>0]                                 1236          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_config      98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_config  
                                                       98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_en_0                                 3300          1          -    Covered              
        bin cp_port_en_1                                 3010          1          -    Covered              
        bin cp_port_en_trans_0                           3291          1          -    Covered              
        bin cp_port_en_trans_1                           3006          1          -    Covered              
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_wr_0                                 3300          1          -    Covered              
        bin cp_port_wr_1                                 3010          1          -    Covered              
        bin cp_port_wr_trans_0                           3290          1          -    Covered              
        bin cp_port_wr_trans_1                           3007          1          -    Covered              
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin sel_port_0                                    594          1          -    Covered              
        bin sel_port_1                                    513          1          -    Covered              
        bin sel_port_2                                   1474          1          -    Covered              
        bin sel_port_3                                    518          1          -    Covered              
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_0_trans_0                        3694          1          -    Covered              
        bin cp_port_sel_0_trans_1                        2603          1          -    Covered              
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_1_trans_0                        2769          1          -    Covered              
        bin cp_port_sel_1_trans_1                        3528          1          -    Covered              
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin port_addr_min                                 314          1          -    Covered              
        bin addr_in_range[0]                             2631          1          -    Covered              
        bin addr_in_range[1]                              500          1          -    Covered              
        bin addr_in_range[2]                              530          1          -    Covered              
        bin addr_in_range[3]                              545          1          -    Covered              
        bin addr_in_range[4]                              531          1          -    Covered              
        bin addr_in_range[5]                              543          1          -    Covered              
        bin addr_in_range[6]                              478          1          -    Covered              
        bin addr_in_range[7]                              552          1          -    Covered              
        bin port_addr_max                                   0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo       43.05%        100          -    Uncovered            
    covered/total bins:                                    62        144          -                      
    missing/total bins:                                    82        144          -                      
    % Hit:                                             43.05%        100          -                      
    Coverpoint cp_fifo_empty_0                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5227          1          -    Covered              
        bin empty[0]                                     1064          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        2          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        4          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       11          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                       2          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                    5227          1          -    Covered              
        bin empty_min                                    1064          1          -    Covered              
    Coverpoint cp_fifo_empty_1                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5227          1          -    Covered              
        bin empty[0]                                     1064          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        2          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        4          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       11          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                       2          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                    5227          1          -    Covered              
        bin empty_min                                    1064          1          -    Covered              
    Coverpoint cp_fifo_full_0                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                      71          1          -    Covered              
        bin full[0]                                      6147          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        25          1          -    Covered              
        bin full[5]                                        27          1          -    Covered              
        bin full[6]                                         6          1          -    Covered              
        bin full[7]                                        34          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                       71          1          -    Covered              
        bin empty_min                                    6147          1          -    Covered              
    Coverpoint cp_fifo_full_1                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                      71          1          -    Covered              
        bin full[0]                                      6147          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        25          1          -    Covered              
        bin full[5]                                        27          1          -    Covered              
        bin full[6]                                         6          1          -    Covered              
        bin full[7]                                        34          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                       71          1          -    Covered              
        bin empty_min                                    6147          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_0                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5600          1          -    Covered              
        bin empty[0]                                      655          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       33          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       9          1          -    Covered              
        bin empty[11]                                      11          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       2          1          -    Covered              
        bin empty[15]                                    5600          1          -    Covered              
        bin empty_min                                     655          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_1                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5600          1          -    Covered              
        bin empty[0]                                      655          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       33          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       9          1          -    Covered              
        bin empty[11]                                      11          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       2          1          -    Covered              
        bin empty[15]                                    5600          1          -    Covered              
        bin empty_min                                     655          1          -    Covered              
    Coverpoint cp_fifo_almost_full_0                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                     244          1          -    Covered              
        bin full[0]                                      5966          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        24          1          -    Covered              
        bin full[5]                                        32          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                        44          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      244          1          -    Covered              
        bin empty_min                                    5966          1          -    Covered              
    Coverpoint cp_fifo_almost_full_1                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                     244          1          -    Covered              
        bin full[0]                                      5966          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        24          1          -    Covered              
        bin full[5]                                        32          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                        44          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      244          1          -    Covered              
        bin empty_min                                    5966          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_empty_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_empty_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1078          1          -    Covered              
        bin trans1[1=>1]                                 5213          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 1076          1          -    Covered              
        bin trans1[1=>1]                                 5214          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1072          1          -    Covered              
        bin trans1[1=>1]                                 5219          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1065          1          -    Covered              
        bin trans1[1=>1]                                 5226          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_ae_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_ae_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  697          1          -    Covered              
        bin trans1[1=>1]                                 5597          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  686          1          -    Covered              
        bin trans1[1=>1]                                 5608          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  706          1          -    Covered              
        bin trans1[1=>1]                                 5588          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  653          1          -    Covered              
        bin trans1[1=>1]                                 5641          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_af_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_af_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5976          1          -    Covered              
        bin trans1[1=>1]                                  318          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6008          1          -    Covered              
        bin trans1[1=>1]                                  286          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5952          1          -    Covered              
        bin trans1[1=>1]                                  342          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6052          1          -    Covered              
        bin trans1[1=>1]                                  242          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_full_toggle 
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_full_toggle  
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6164          1          -    Covered              
        bin trans1[1=>1]                                  130          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6185          1          -    Covered              
        bin trans1[1=>1]                                  109          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6133          1          -    Covered              
        bin trans1[1=>1]                                  161          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 6226          1          -    Covered              
        bin trans1[1=>1]                                   70          1          -    Covered              
        bin trans1[1=>0]                                    0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_output_indicators 
                                                       68.75%        100          -    Uncovered            
    covered/total bins:                                    22         32          -                      
    missing/total bins:                                    10         32          -                      
    % Hit:                                             68.75%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_data_rcv[0]                               4081          1          -    Covered              
        bin cp_data_rcv[1]                                  9          1          -    Covered              
        bin cp_data_rcv[2]                                  1          1          -    Covered              
        bin cp_data_rcv[3]                                  5          1          -    Covered              
        bin cp_data_rcv[4]                                  6          1          -    Covered              
        bin cp_data_rcv[5]                                  2          1          -    Covered              
        bin cp_data_rcv[6]                                  4          1          -    Covered              
        bin cp_data_rcv[7]                                  7          1          -    Covered              
        bin cp_data_rcv[8]                                297          1          -    Covered              
        bin cp_data_rcv[9]                                  5          1          -    Covered              
        bin cp_data_rcv[10]                                 1          1          -    Covered              
        bin cp_data_rcv[11]                                 2          1          -    Covered              
        bin cp_data_rcv[12]                                 5          1          -    Covered              
        bin cp_data_rcv[13]                                 3          1          -    Covered              
        bin cp_data_rcv[14]                                 3          1          -    Covered              
        bin cp_data_rcv[15]                              1879          1          -    Covered              
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin cp_data_rdy[0]                               5226          1          -    Covered              
        bin cp_data_rdy[1]                                  0          1          -    ZERO                 
        bin cp_data_rdy[2]                                  0          1          -    ZERO                 
        bin cp_data_rdy[3]                                  2          1          -    Covered              
        bin cp_data_rdy[4]                                  0          1          -    ZERO                 
        bin cp_data_rdy[5]                                  0          1          -    ZERO                 
        bin cp_data_rdy[6]                                  0          1          -    ZERO                 
        bin cp_data_rdy[7]                                 11          1          -    Covered              
        bin cp_data_rdy[8]                                  0          1          -    ZERO                 
        bin cp_data_rdy[9]                                  0          1          -    ZERO                 
        bin cp_data_rdy[10]                                 0          1          -    ZERO                 
        bin cp_data_rdy[11]                                 4          1          -    Covered              
        bin cp_data_rdy[12]                                 0          1          -    ZERO                 
        bin cp_data_rdy[13]                                 1          1          -    Covered              
        bin cp_data_rdy[14]                                 0          1          -    ZERO                 
        bin cp_data_rdy[15]                              1066          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rcv_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rcv_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   98          1          -    Covered              
        bin trans0[0=>0]                                 4294          1          -    Covered              
        bin trans1[1=>1]                                 1814          1          -    Covered              
        bin trans1[1=>0]                                   91          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   84          1          -    Covered              
        bin trans0[0=>0]                                 4318          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   77          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   91          1          -    Covered              
        bin trans0[0=>0]                                 4304          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   84          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   96          1          -    Covered              
        bin trans0[0=>0]                                 4014          1          -    Covered              
        bin trans1[1=>1]                                 2099          1          -    Covered              
        bin trans1[1=>0]                                   88          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rdy_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rdy_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5212          1          -    Covered              
        bin trans1[1=>1]                                 1079          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5213          1          -    Covered              
        bin trans1[1=>1]                                 1078          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5218          1          -    Covered              
        bin trans1[1=>1]                                 1073          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5225          1          -    Covered              
        bin trans1[1=>1]                                 1066          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_out 
                                                       90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_data_out_1                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_1                                  0          1          -    ZERO                 
        bin data_out_range_1[0]                          6054          1          -    Covered              
        bin data_out_range_1[1]                            32          1          -    Covered              
        bin data_out_range_1[2]                            28          1          -    Covered              
        bin data_out_range_1[3]                            30          1          -    Covered              
        bin data_out_range_1[4]                            71          1          -    Covered              
        bin data_out_range_1[5]                            41          1          -    Covered              
        bin data_out_range_1[6]                            24          1          -    Covered              
        bin data_out_range_1[7]                            30          1          -    Covered              
        bin data_out_min_1                               6015          1          -    Covered              
    Coverpoint cp_data_out_2                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_2                                  0          1          -    ZERO                 
        bin data_out_range_2[0]                          6044          1          -    Covered              
        bin data_out_range_2[1]                            30          1          -    Covered              
        bin data_out_range_2[2]                            31          1          -    Covered              
        bin data_out_range_2[3]                            34          1          -    Covered              
        bin data_out_range_2[4]                            36          1          -    Covered              
        bin data_out_range_2[5]                            69          1          -    Covered              
        bin data_out_range_2[6]                            32          1          -    Covered              
        bin data_out_range_2[7]                            34          1          -    Covered              
        bin data_out_min_2                               6011          1          -    Covered              
    Coverpoint cp_data_out_3                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_3                                  0          1          -    ZERO                 
        bin data_out_range_3[0]                          6037          1          -    Covered              
        bin data_out_range_3[1]                            49          1          -    Covered              
        bin data_out_range_3[2]                            40          1          -    Covered              
        bin data_out_range_3[3]                            32          1          -    Covered              
        bin data_out_range_3[4]                            24          1          -    Covered              
        bin data_out_range_3[5]                            33          1          -    Covered              
        bin data_out_range_3[6]                            66          1          -    Covered              
        bin data_out_range_3[7]                            29          1          -    Covered              
        bin data_out_min_3                               6013          1          -    Covered              
    Coverpoint cp_data_out_4                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_4                                  0          1          -    ZERO                 
        bin data_out_range_4[0]                          6045          1          -    Covered              
        bin data_out_range_4[1]                            75          1          -    Covered              
        bin data_out_range_4[2]                            32          1          -    Covered              
        bin data_out_range_4[3]                            27          1          -    Covered              
        bin data_out_range_4[4]                            29          1          -    Covered              
        bin data_out_range_4[5]                            35          1          -    Covered              
        bin data_out_range_4[6]                            35          1          -    Covered              
        bin data_out_range_4[7]                            32          1          -    Covered              
        bin data_out_min_4                               6011          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_addr_out 
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     8         40          -                      
    missing/total bins:                                    32         40          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint cp_addr_out_1                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_1                                  0          1          -    ZERO                 
        bin addr_out_range_1[0]                          6310          1          -    Covered              
        bin addr_out_range_1[1]                             0          1          -    ZERO                 
        bin addr_out_range_1[2]                             0          1          -    ZERO                 
        bin addr_out_range_1[3]                             0          1          -    ZERO                 
        bin addr_out_range_1[4]                             0          1          -    ZERO                 
        bin addr_out_range_1[5]                             0          1          -    ZERO                 
        bin addr_out_range_1[6]                             0          1          -    ZERO                 
        bin addr_out_range_1[7]                             0          1          -    ZERO                 
        bin addr_out_min_1                               6078          1          -    Covered              
    Coverpoint cp_addr_out_2                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_2                                  0          1          -    ZERO                 
        bin addr_out_range_2[0]                          6310          1          -    Covered              
        bin addr_out_range_2[1]                             0          1          -    ZERO                 
        bin addr_out_range_2[2]                             0          1          -    ZERO                 
        bin addr_out_range_2[3]                             0          1          -    ZERO                 
        bin addr_out_range_2[4]                             0          1          -    ZERO                 
        bin addr_out_range_2[5]                             0          1          -    ZERO                 
        bin addr_out_range_2[6]                             0          1          -    ZERO                 
        bin addr_out_range_2[7]                             0          1          -    ZERO                 
        bin addr_out_min_2                               6108          1          -    Covered              
    Coverpoint cp_addr_out_3                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_3                                  0          1          -    ZERO                 
        bin addr_out_range_3[0]                          6310          1          -    Covered              
        bin addr_out_range_3[1]                             0          1          -    ZERO                 
        bin addr_out_range_3[2]                             0          1          -    ZERO                 
        bin addr_out_range_3[3]                             0          1          -    ZERO                 
        bin addr_out_range_3[4]                             0          1          -    ZERO                 
        bin addr_out_range_3[5]                             0          1          -    ZERO                 
        bin addr_out_range_3[6]                             0          1          -    ZERO                 
        bin addr_out_range_3[7]                             0          1          -    ZERO                 
        bin addr_out_min_3                               6123          1          -    Covered              
    Coverpoint cp_addr_out_4                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_4                                  0          1          -    ZERO                 
        bin addr_out_range_4[0]                          6310          1          -    Covered              
        bin addr_out_range_4[1]                             0          1          -    ZERO                 
        bin addr_out_range_4[2]                             0          1          -    ZERO                 
        bin addr_out_range_4[3]                             0          1          -    ZERO                 
        bin addr_out_range_4[4]                             0          1          -    ZERO                 
        bin addr_out_range_4[5]                             0          1          -    ZERO                 
        bin addr_out_range_4[6]                             0          1          -    ZERO                 
        bin addr_out_range_4[7]                             0          1          -    ZERO                 
        bin addr_out_min_4                               6073          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      78        72         6    92.30%

================================Statement Details================================

Statement Coverage for instance /xsw_coverage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_coverage.sv
    7               1                    ***0***     
    7               2                    ***0***     
    7               3                    ***0***     
    164             1                         13     
    165             1                         13     
    166             1                         13     
    167             1                         13     
    168             1                         13     
    169             1                         13     
    170             1                         13     
    171             1                         13     
    172             1                         13     
    173             1                         13     
    176             1                         13     
    177             1                         13     
    178             1                         13     
    179             1                         13     
    180             1                         13     
    181             1                         13     
    182             1                         13     
    189             1                       6310     
    190             1                       6310     
    191             1                       6310     
    192             1                       6310     
    193             1                       6310     
    194             1                       6310     
    195             1                       6310     
    196             1                       6310     
    197             1                       6310     
    198             1                       6310     
    206             1                       6310     
    207             1                       6310     
    208             1                       6310     
    209             1                       6310     
    210             1                       6310     
    215             1                       6310     
    216             1                       6310     
    221             1                    ***0***     
    221             2                    ***0***     
    221             3                    ***0***     
    456             1                         13     
    458             1                         13     
    459             1                         13     
    460             1                         13     
    461             1                         13     
    462             1                         13     
    463             1                         13     
    464             1                         13     
    465             1                         13     
    468             1                         13     
    469             1                         13     
    470             1                         13     
    471             1                         13     
    472             1                         13     
    474             1                         13     
    475             1                         13     
    476             1                         13     
    477             1                         13     
    478             1                         13     
    483             1                       6310     
    484             1                       6310     
    485             1                       6310     
    486             1                       6310     
    487             1                       6310     
    488             1                       6310     
    489             1                       6310     
    490             1                       6310     
    491             1                       6310     
    497             1                       6310     
    498             1                       6310     
    499             1                       6310     
    500             1                       6310     
    503             1                       6310     
    504             1                       6310     
    505             1                       6310     
    506             1                       6310     
    507             1                       6310     
    508             1                       6310     

=================================================================================
=== Instance: /xsw_test_pkg
=== Design Unit: work.xsw_test_pkg
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/xsw_test_pkg/xsw_driver/build_phase/immed__16
                     ../../verification/phase9_testcases/phase9_xsw_driver.sv(16)
                                                        0         13
/xsw_test_pkg/xsw_monitor/build_phase/immed__25
                     ../../verification/phase9_testcases/phase9_xsw_monitor.sv(25)
                                                        0         13
/xsw_test_pkg/sanity_test/run_phase/immed__52
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(52)
                                                        0          1
/xsw_test_pkg/reset_test/run_phase/immed__94
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(94)
                                                        0          1
/xsw_test_pkg/valid_config_test/run_phase/immed__135
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(135)
                                                        0          1
/xsw_test_pkg/repeat_config_test/run_phase/immed__177
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(177)
                                                        0          1
/xsw_test_pkg/none_unique_config_test/run_phase/immed__219
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(219)
                                                        0          1
/xsw_test_pkg/random_config_test/run_phase/immed__261
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(261)
                                                        0          1
/xsw_test_pkg/rcv_off_test/run_phase/immed__302
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(302)
                                                        0          1
/xsw_test_pkg/write_full_test/run_phase/immed__343
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(343)
                                                        0          1
/xsw_test_pkg/write_random_test/run_phase/immed__384
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(384)
                                                        0          1
/xsw_test_pkg/addr_in_test/run_phase/immed__425
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(425)
                                                        0          1
/xsw_test_pkg/rdy_off_test/run_phase/immed__466
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(466)
                                                        0          1
/xsw_test_pkg/read_random_test/run_phase/immed__507
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(507)
                                                        0          1
/xsw_test_pkg/read_and_write_test/run_phase/immed__548
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(548)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       393       251       142    63.86%

================================Branch Details================================

Branch Coverage for instance /xsw_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_dut_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
    5               2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***     
    5               5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../../verification/phase9_testcases/phase9_xsw_monitor.sv
------------------------------------IF Branch------------------------------------
    38                                     12620     Count coming in to IF
    38              1                       6310     
    49              1                       6310     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


  File ../../verification/phase9_testcases/phase9_xsw_queue.sv
------------------------------------IF Branch------------------------------------
    11                                      4806     Count coming in to IF
    11              1                       4806     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    12                                      4806     Count coming in to IF
    12              1                       4806     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    21                                      2078     Count coming in to IF
    21              1                       2078     
    27              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    22                                      2078     Count coming in to IF
    22              1                       2078     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                     69720     Count coming in to IF
    34              1                      52491     
    36              1                      17229     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                     50376     Count coming in to IF
    41              1                       5500     
    44              1                      44876     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                     53238     Count coming in to IF
    49              1                       1397     
    51              1                      51841     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     50376     Count coming in to IF
    56              1                       2394     
    58              1                      47982     
Branch totals: 2 hits of 2 branches = 100.00%


  File ../../verification/phase9_testcases/phase9_xsw_virtual.sv
------------------------------------IF Branch------------------------------------
    111                                     6310     Count coming in to IF
    111             1                         13     
    114             1                       6297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                     6310     Count coming in to IF
    128             1                         13     
    131             1                       6297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                     6310     Count coming in to IF
    145             1                         13     
    148             1                       6297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    162                                     6310     Count coming in to IF
    162             1                         13     
    165             1                       6297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                     6310     Count coming in to IF
    179             1                         13     
    190             1                       3003     
                                            3294     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    191                                     3003     Count coming in to IF
    191             1                        532     
    251             1                        502     
    311             1                       1454     
    369             1                        508     
                                               7     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    192                                      532     Count coming in to IF
    192             1                         35     
    196             1                         26     
    200             1                          7     
    210             1                        464     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                      464     Count coming in to IF
    211             1                        408     
    238             1                         56     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                      408     Count coming in to IF
    212             1                        363     
    227             1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    213                                      363     Count coming in to IF
    213             1                        320     
    216             1                         43     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    252                                      502     Count coming in to IF
    252             1                         36     
    256             1                         21     
    260             1                         11     
    270             1                        434     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                      434     Count coming in to IF
    271             1                        391     
    298             1                         43     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    272                                      391     Count coming in to IF
    272             1                        350     
    287             1                         41     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    273                                      350     Count coming in to IF
    273             1                        296     
    276             1                         54     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    312                                     1454     Count coming in to IF
    312             1                         35     
    316             1                         26     
    320             1                          9     
    328             1                       1384     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                     1384     Count coming in to IF
    329             1                       1330     
    356             1                         54     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    330                                     1330     Count coming in to IF
    330             1                       1275     
    345             1                         55     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    331                                     1275     Count coming in to IF
    331             1                       1225     
    334             1                         50     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    370                                      508     Count coming in to IF
    370             1                         33     
    374             1                         18     
    378             1                          9     
    388             1                        448     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    389                                      448     Count coming in to IF
    389             1                        388     
    416             1                         60     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    390                                      388     Count coming in to IF
    390             1                        349     
    405             1                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    391                                      349     Count coming in to IF
    391             1                        318     
    394             1                         31     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    435                                     6310     Count coming in to IF
    435             1                         13     
    438             1                       2418     
    452             1                       3879     
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    439                                     2418     Count coming in to IF
    439             1                        108     
    446             1                       1794     
                                             516     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    460                                     6310     Count coming in to IF
    460             1                         13     
    462             1                       2418     
                                            3879     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    463                                     2418     Count coming in to IF
    463             1                       1083     
    465             1                       1335     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    468                                     2418     Count coming in to IF
    468             1                       1081     
    470             1                       1337     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    473                                     2418     Count coming in to IF
    473             1                       1077     
    475             1                       1341     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    478                                     2418     Count coming in to IF
    478             1                       1070     
    480             1                       1348     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    542                                     6310     Count coming in to IF
    542             1                         13     
    551             1                       2418     
                                            3879     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    553                                     2418     Count coming in to IF
    553             1                        256     
    564             1                        300     
    575             1                        302     
    586             1                        266     
                                            1294     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    554                                      256     Count coming in to IF
    554             1                        157     
                                              99     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    555                                      157     Count coming in to IF
    555             1                         22     
    557             1                        135     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    565                                      300     Count coming in to IF
    565             1                        200     
                                             100     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    566                                      200     Count coming in to IF
    566             1                         37     
    568             1                        163     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    576                                      302     Count coming in to IF
    576             1                        205     
                                              97     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    577                                      205     Count coming in to IF
    577             1                         35     
    579             1                        170     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    587                                      266     Count coming in to IF
    587             1                        164     
                                             102     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    588                                      164     Count coming in to IF
    588             1                         16     
    590             1                        148     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    599                                     2418     Count coming in to IF
    599             1                        288     
    610             1                        292     
    621             1                        287     
    632             1                        257     
                                            1294     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    600                                      288     Count coming in to IF
    600             1                        176     
                                             112     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    601                                      176     Count coming in to IF
    601             1                         31     
    603             1                        145     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    611                                      292     Count coming in to IF
    611             1                        175     
                                             117     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    612                                      175     Count coming in to IF
    612             1                         32     
    614             1                        143     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    622                                      287     Count coming in to IF
    622             1                        196     
                                              91     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    623                                      196     Count coming in to IF
    623             1                         42     
    625             1                        154     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    633                                      257     Count coming in to IF
    633             1                        159     
                                              98     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    634                                      159     Count coming in to IF
    634             1                         12     
    636             1                        147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    645                                     2418     Count coming in to IF
    645             1                        305     
    656             1                        266     
    667             1                        288     
    678             1                        262     
                                            1297     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    646                                      305     Count coming in to IF
    646             1                        189     
                                             116     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    647                                      189     Count coming in to IF
    647             1                         30     
    649             1                        159     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    657                                      266     Count coming in to IF
    657             1                        163     
                                             103     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    658                                      163     Count coming in to IF
    658             1                         26     
    660             1                        137     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    668                                      288     Count coming in to IF
    668             1                        178     
                                             110     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    669                                      178     Count coming in to IF
    669             1                         43     
    671             1                        135     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    679                                      262     Count coming in to IF
    679             1                        178     
                                              84     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    680                                      178     Count coming in to IF
    680             1                         19     
    682             1                        159     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    691                                     2418     Count coming in to IF
    691             1                        260     
    702             1                        288     
    713             1                        305     
    724             1                        270     
                                            1295     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    692                                      260     Count coming in to IF
    692             1                        164     
                                              96     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    693                                      164     Count coming in to IF
    693             1                         30     
    695             1                        134     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    703                                      288     Count coming in to IF
    703             1                        176     
                                             112     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    704                                      176     Count coming in to IF
    704             1                         29     
    706             1                        147     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    714                                      305     Count coming in to IF
    714             1                        193     
                                             112     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    715                                      193     Count coming in to IF
    715             1                         37     
    717             1                        156     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    725                                      270     Count coming in to IF
    725             1                        189     
                                              81     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    726                                      189     Count coming in to IF
    726             1                         18     
    728             1                        171     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    739                                     6310     Count coming in to IF
    739             1                         13     
    742             1                       2418     
                                            3879     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    743                                     2418     Count coming in to IF
    743             1                        261     
                                            2157     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    747                                     2418     Count coming in to IF
    747             1                        264     
                                            2154     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    751                                     2418     Count coming in to IF
    751             1                        260     
                                            2158     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    755                                     2418     Count coming in to IF
    755             1                        254     
                                            2164     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


  File ../../verification/phase9_testcases/phase9_xsw_scoreboard.sv
------------------------------------IF Branch------------------------------------
    47                                     12620     Count coming in to IF
    47              1                       6310     
                                            6310     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      6310     Count coming in to IF
    53              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                      6310     Count coming in to IF
    57              1                         34     
                                            6276     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      6310     Count coming in to IF
    61              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                      6310     Count coming in to IF
    65              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                      6310     Count coming in to IF
    71              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                      6310     Count coming in to IF
    75              1                        146     
                                            6164     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      6310     Count coming in to IF
    79              1                        188     
                                            6122     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      6310     Count coming in to IF
    83              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                      6310     Count coming in to IF
    89              1                        521     
                                            5789     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      6310     Count coming in to IF
    93              1                          3     
                                            6307     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      6310     Count coming in to IF
    99              1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    103                                     6310     Count coming in to IF
    103             1                         36     
                                            6274     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                     6310     Count coming in to IF
    107             1                    ***0***     
                                            6310     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                     6310     Count coming in to IF
    111             1                         25     
                                            6285     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                     6310     Count coming in to IF
    116             1                       5741     
    119             1                        569     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                     5741     Count coming in to IF
    117             1                       5741     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                      569     Count coming in to IF
    120             1                        569     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv
------------------------------------IF Branch------------------------------------
    36                                         1     Count coming in to IF
    36              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                         1     Count coming in to IF
    78              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    119                                        1     Count coming in to IF
    119             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                  ***0***     Count coming in to IF
    120             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    122                                        1     Count coming in to IF
    122             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    125                                        1     Count coming in to IF
    125             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    126                                  ***0***     Count coming in to IF
    126             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    161                                        1     Count coming in to IF
    161             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                  ***0***     Count coming in to IF
    162             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    164                                        1     Count coming in to IF
    164             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                  ***0***     Count coming in to IF
    165             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    203                                        1     Count coming in to IF
    203             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    204                                  ***0***     Count coming in to IF
    204             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    206                                        1     Count coming in to IF
    206             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    209                                        1     Count coming in to IF
    209             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                  ***0***     Count coming in to IF
    210             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    245                                        1     Count coming in to IF
    245             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    246                                  ***0***     Count coming in to IF
    246             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    248                                        1     Count coming in to IF
    248             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    249                                  ***0***     Count coming in to IF
    249             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    251                                        1     Count coming in to IF
    251             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    252                                  ***0***     Count coming in to IF
    252             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    286                                        1     Count coming in to IF
    286             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    287                                  ***0***     Count coming in to IF
    287             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    289                                        1     Count coming in to IF
    289             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    290                                  ***0***     Count coming in to IF
    290             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    292                                        1     Count coming in to IF
    292             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    293                                  ***0***     Count coming in to IF
    293             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    327                                        1     Count coming in to IF
    327             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    328                                  ***0***     Count coming in to IF
    328             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    330                                        1     Count coming in to IF
    330             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    331                                  ***0***     Count coming in to IF
    331             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    333                                        1     Count coming in to IF
    333             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    334                                  ***0***     Count coming in to IF
    334             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    368                                        1     Count coming in to IF
    368             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    369                                  ***0***     Count coming in to IF
    369             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    371                                        1     Count coming in to IF
    371             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    372                                  ***0***     Count coming in to IF
    372             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    374                                        1     Count coming in to IF
    374             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    375                                  ***0***     Count coming in to IF
    375             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    409                                        1     Count coming in to IF
    409             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    410                                  ***0***     Count coming in to IF
    410             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    412                                        1     Count coming in to IF
    412             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    413                                  ***0***     Count coming in to IF
    413             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    415                                        1     Count coming in to IF
    415             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    416                                  ***0***     Count coming in to IF
    416             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    450                                        1     Count coming in to IF
    450             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    451                                  ***0***     Count coming in to IF
    451             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    453                                        1     Count coming in to IF
    453             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    454                                  ***0***     Count coming in to IF
    454             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    456                                        1     Count coming in to IF
    456             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    457                                  ***0***     Count coming in to IF
    457             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    491                                        1     Count coming in to IF
    491             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    492                                  ***0***     Count coming in to IF
    492             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    494                                        1     Count coming in to IF
    494             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    495                                  ***0***     Count coming in to IF
    495             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    497                                        1     Count coming in to IF
    497             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    498                                  ***0***     Count coming in to IF
    498             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    532                                        1     Count coming in to IF
    532             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    533                                  ***0***     Count coming in to IF
    533             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    535                                        1     Count coming in to IF
    535             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    536                                  ***0***     Count coming in to IF
    536             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    538                                        1     Count coming in to IF
    538             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    539                                  ***0***     Count coming in to IF
    539             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                     102        85        17    83.33%

================================Condition Details================================

Condition Coverage for instance /xsw_test_pkg --

  File ../../verification/phase9_testcases/phase9_xsw_dut_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



----------------Focused Condition View-------------------
Line       38 Item    1  (this.control == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       49 Item    1  (this.control == 1)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.control == 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (this.control == 1)_0  -                             
  Row   2:         13  (this.control == 1)_1  -                             




----------------Focused Condition View-------------------
Line       12 Item    1  (size(this.data) < 256)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.data) < 256)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (size(this.data) < 256)_0  -                             
  Row   2:          5  (size(this.data) < 256)_1  -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (size(this.data) > 0)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (size(this.data) > 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (size(this.data) > 0)_0  -                             
  Row   2:          2  (size(this.data) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       34 Item    1  (size(this.data) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       41 Item    1  (size(this.data) > 63)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       49 Item    1  (size(this.data) == 256)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       56 Item    1  (size(this.data) > 192)
Condition totals: 1 of 1 input term covered = 100.00%


----------------Focused Condition View-------------------
Line       190 Item    1  (port_en & port_wr)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       191 Item    1  (port_sel == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       192 Item    1  ((port_addr == 0) && this.config_zero_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       196 Item    1  ((this.config_address_0 == 0) && (port_addr == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       200 Item    1  ((port_addr == 0) && ~this.config_zero_flag)
Condition totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (port_addr == 0)         Y
  this.config_zero_flag         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:         11  (port_addr == 0)_0       -                             
  Row   2:          1  (port_addr == 0)_1       ~this.config_zero_flag        
  Row   3:          1  this.config_zero_flag_0  (port_addr == 0)              
  Row   4:    ***0***  this.config_zero_flag_1  (port_addr == 0)              

----------------Focused Condition View-------------------
Line       211 Item    1  (port_addr != this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       212 Item    1  (port_addr != this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       213 Item    1  (port_addr != this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       251 Item    1  (port_sel == 1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       252 Item    1  ((port_addr == 0) && this.config_zero_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       256 Item    1  ((this.config_address_1 == 0) && (port_addr == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       260 Item    1  ((port_addr == 0) && ~this.config_zero_flag)
Condition totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (port_addr == 0)         Y
  this.config_zero_flag         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:         11  (port_addr == 0)_0       -                             
  Row   2:          1  (port_addr == 0)_1       ~this.config_zero_flag        
  Row   3:          1  this.config_zero_flag_0  (port_addr == 0)              
  Row   4:    ***0***  this.config_zero_flag_1  (port_addr == 0)              

----------------Focused Condition View-------------------
Line       271 Item    1  (port_addr != this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       272 Item    1  (port_addr != this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       273 Item    1  (port_addr != this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       311 Item    1  (port_sel == 2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       312 Item    1  ((port_addr == 0) && this.config_zero_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       316 Item    1  ((this.config_address_2 == 0) && (port_addr == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       320 Item    1  ((port_addr == 0) && ~this.config_zero_flag)
Condition totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (port_addr == 0)         Y
  this.config_zero_flag         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:         11  (port_addr == 0)_0       -                             
  Row   2:          1  (port_addr == 0)_1       ~this.config_zero_flag        
  Row   3:          1  this.config_zero_flag_0  (port_addr == 0)              
  Row   4:    ***0***  this.config_zero_flag_1  (port_addr == 0)              

----------------Focused Condition View-------------------
Line       329 Item    1  (port_addr != this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       330 Item    1  (port_addr != this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       331 Item    1  (port_addr != this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       369 Item    1  (port_sel == 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       370 Item    1  ((port_addr == 0) && this.config_zero_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       374 Item    1  ((this.config_address_3 == 0) && (port_addr == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       378 Item    1  ((port_addr == 0) && ~this.config_zero_flag)
Condition totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (port_addr == 0)         Y
  this.config_zero_flag         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:         11  (port_addr == 0)_0       -                             
  Row   2:          1  (port_addr == 0)_1       ~this.config_zero_flag        
  Row   3:          1  this.config_zero_flag_0  (port_addr == 0)              
  Row   4:    ***0***  this.config_zero_flag_1  (port_addr == 0)              

----------------Focused Condition View-------------------
Line       389 Item    1  (port_addr != this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       390 Item    1  (port_addr != this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       391 Item    1  (port_addr != this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       438 Item    1  (this.port_active >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       439 Item    1  (this.init_flag == 1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       446 Item    1  (wr_en != 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       452 Item    1  (this.port_active < 3)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.port_active < 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.port_active < 3)_0  -                             
  Row   2:         13  (this.port_active < 3)_1  -                             

----------------Focused Condition View-------------------
Line       462 Item    1  (this.port_active >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       463 Item    1  (is_empty(this.port_0) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       468 Item    1  (is_empty(this.port_1) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       473 Item    1  (is_empty(this.port_2) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       478 Item    1  (is_empty(this.port_3) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       551 Item    1  (this.port_active >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       553 Item    1  (addr_in[15:0] == this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       564 Item    1  (addr_in[15:0] == this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       575 Item    1  (addr_in[15:0] == this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       586 Item    1  (addr_in[15:0] == this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       599 Item    1  (addr_in[31:16] == this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       610 Item    1  (addr_in[31:16] == this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       621 Item    1  (addr_in[31:16] == this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       632 Item    1  (addr_in[31:16] == this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       645 Item    1  (addr_in[47:32] == this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       656 Item    1  (addr_in[47:32] == this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       667 Item    1  (addr_in[47:32] == this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       678 Item    1  (addr_in[47:32] == this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       691 Item    1  (addr_in[63:48] == this.config_address_0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       702 Item    1  (addr_in[63:48] == this.config_address_1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       713 Item    1  (addr_in[63:48] == this.config_address_2)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       724 Item    1  (addr_in[63:48] == this.config_address_3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       742 Item    1  (this.port_active >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       743 Item    1  ((is_empty(this.port_0) == 0) && rd_en[0])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       747 Item    1  ((is_empty(this.port_1) == 0) && rd_en[1])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       751 Item    1  ((is_empty(this.port_2) == 0) && rd_en[2])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       755 Item    1  ((is_empty(this.port_3) == 0) && rd_en[3])
Condition totals: 2 of 2 input terms covered = 100.00%


----------------Focused Condition View-------------------
Line       53 Item    1  (this.t_down.addr_out[63:48] != this.xswitch.addr_out[63:48])
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.t_down.addr_out[63:48] != this.xswitch.addr_out[63:48])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:         13  (this.t_down.addr_out[63:48] != this.xswitch.addr_out[63:48])_0  -                             
  Row   2:    ***0***  (this.t_down.addr_out[63:48] != this.xswitch.addr_out[63:48])_1  -                             

----------------Focused Condition View-------------------
Line       57 Item    1  (this.t_down.addr_out[47:32] != this.xswitch.addr_out[47:32])
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       61 Item    1  (this.t_down.addr_out[31:16] != this.xswitch.addr_out[31:16])
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.t_down.addr_out[31:16] != this.xswitch.addr_out[31:16])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:         13  (this.t_down.addr_out[31:16] != this.xswitch.addr_out[31:16])_0  -                             
  Row   2:    ***0***  (this.t_down.addr_out[31:16] != this.xswitch.addr_out[31:16])_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (this.t_down.addr_out[15:0] != this.xswitch.addr_out[15:0])
Condition totals: 0 of 1 input term covered = 0.00%

                                                   Input Term   Covered  Reason for no coverage   Hint
                                                  -----------  --------  -----------------------  --------------
  (this.t_down.addr_out[15:0] != this.xswitch.addr_out[15:0])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                           -------------------------     
  Row   1:         13  (this.t_down.addr_out[15:0] != this.xswitch.addr_out[15:0])_0  -                             
  Row   2:    ***0***  (this.t_down.addr_out[15:0] != this.xswitch.addr_out[15:0])_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (this.t_down.data_out[63:48] != this.xswitch.data_out[63:48])
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.t_down.data_out[63:48] != this.xswitch.data_out[63:48])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:         13  (this.t_down.data_out[63:48] != this.xswitch.data_out[63:48])_0  -                             
  Row   2:    ***0***  (this.t_down.data_out[63:48] != this.xswitch.data_out[63:48])_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (this.t_down.data_out[47:32] != this.xswitch.data_out[47:32])
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       79 Item    1  (this.t_down.data_out[31:16] != this.xswitch.data_out[31:16])
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       83 Item    1  (this.t_down.data_out[15:0] != this.xswitch.data_out[15:0])
Condition totals: 0 of 1 input term covered = 0.00%

                                                   Input Term   Covered  Reason for no coverage   Hint
                                                  -----------  --------  -----------------------  --------------
  (this.t_down.data_out[15:0] != this.xswitch.data_out[15:0])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                           -------------------------     
  Row   1:         13  (this.t_down.data_out[15:0] != this.xswitch.data_out[15:0])_0  -                             
  Row   2:    ***0***  (this.t_down.data_out[15:0] != this.xswitch.data_out[15:0])_1  -                             

----------------Focused Condition View-------------------
Line       89 Item    1  (this.t_down.data_rcv != this.xswitch.data_rcv)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       93 Item    1  (this.t_down.data_rdy != this.xswitch.data_rdy)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       99 Item    1  (this.t_down.fifo_empty != this.xswitch.fifo_empty)
Condition totals: 0 of 1 input term covered = 0.00%

                                           Input Term   Covered  Reason for no coverage   Hint
                                          -----------  --------  -----------------------  --------------
  (this.t_down.fifo_empty != this.xswitch.fifo_empty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                   -------------------------     
  Row   1:         13  (this.t_down.fifo_empty != this.xswitch.fifo_empty)_0  -                             
  Row   2:    ***0***  (this.t_down.fifo_empty != this.xswitch.fifo_empty)_1  -                             

----------------Focused Condition View-------------------
Line       103 Item    1  (this.t_down.fifo_full != this.xswitch.fifo_full)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       107 Item    1  (this.t_down.fifo_ae != this.xswitch.fifo_ae)
Condition totals: 0 of 1 input term covered = 0.00%

                                     Input Term   Covered  Reason for no coverage   Hint
                                    -----------  --------  -----------------------  --------------
  (this.t_down.fifo_ae != this.xswitch.fifo_ae)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                       Non-masking condition(s)      
 ---------  ---------  --------------------                             -------------------------     
  Row   1:         13  (this.t_down.fifo_ae != this.xswitch.fifo_ae)_0  -                             
  Row   2:    ***0***  (this.t_down.fifo_ae != this.xswitch.fifo_ae)_1  -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (this.t_down.fifo_af != this.xswitch.fifo_af)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       116 Item    1  (this.error_counter == 0)
Condition totals: 1 of 1 input term covered = 100.00%




Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     759       651       108    85.77%

================================Statement Details================================

Statement Coverage for instance /xsw_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../verification/phase9_testcases/phase9_xsw_dut_config.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    12              1                         39     
  File ../../verification/phase9_testcases/phase9_xsw_driver.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    12              1                         13     
    17              1                         13     
    21              1                         13     
    25              1                       6323     
    26              1                       6310     
    29              1                       6310     
    30              1                       6310     
    31              1                       6310     
    32              1                       6310     
    33              1                       6310     
    34              1                       6310     
    35              1                       6310     
    36              1                       6310     
  File ../../verification/phase9_testcases/phase9_xsw_monitor.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    18              1                         26     
    22              1                         26     
    23              1                         26     
    24              1                         26     
    27              1                         26     
    28              1                         26     
    32              1                         26     
    34              1                      12646     
    36              1                      12646     
    39              1                       6310     
    40              1                       6310     
    41              1                       6310     
    42              1                       6310     
    43              1                       6310     
    44              1                       6310     
    45              1                       6310     
    46              1                       6310     
    47              1                       6310     
    48              1                       6310     
    50              1                       6310     
    51              1                       6310     
    52              1                       6310     
    53              1                       6310     
    54              1                       6310     
    55              1                       6310     
    56              1                       6310     
    57              1                       6310     
    58              1                       6310     
  File ../../verification/phase9_testcases/phase9_xsw_agent_upstream.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    15              1                         13     
    19              1                         13     
    20              1                         13     
    21              1                         13     
    22              1                         13     
    23              1                         13     
    27              1                         13     
    28              1                         13     
  File ../../verification/phase9_testcases/phase9_xsw_agent_downstream.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    13              1                         13     
    17              1                         13     
    18              1                         13     
    19              1                         13     
    23              1                         13     
  File ../../verification/phase9_testcases/phase9_xsw_queue.sv
    6               1                        104     
    14              1                       4806     
    23              1                       2078     
    25              1                       2078     
    28              1                    ***0***     
    35              1                      52491     
    36              1                      17229     
    43              1                       5500     
    44              1                      44876     
    50              1                       1397     
    51              1                      51841     
    57              1                       2394     
    58              1                      47982     
    63              1                        208     
    64              1                        208     
  File ../../verification/phase9_testcases/phase9_xsw_virtual.sv
    54              1                         13     
    55              1                         13     
    56              1                         13     
    57              1                         13     
    59              1                         13     
    60              1                         13     
    61              1                         13     
    62              1                         13     
    65              1                         13     
    66              1                         13     
    68              1                         13     
    69              1                         13     
    70              1                         13     
    71              1                         13     
    72              1                         13     
    73              1                         13     
    75              1                         13     
    76              1                         13     
    77              1                         13     
    78              1                         13     
    79              1                         13     
    80              1                         13     
    81              1                         13     
    82              1                         13     
    84              1                         13     
    85              1                         13     
    86              1                         13     
    87              1                         13     
    88              1                         13     
    89              1                         13     
    90              1                         13     
    91              1                         13     
    92              1                         13     
    96              1                       6310     
    97              1                       6310     
    98              1                       6310     
    99              1                       6310     
    100             1                       6310     
    101             1                       6310     
    102             1                       6310     
    103             1                       6310     
    104             1                       6310     
    105             1                       6310     
    112             1                         13     
    115             1                       6297     
    116             1                       6297     
    117             1                       6297     
    118             1                       6297     
    119             1                       6297     
    120             1                       6297     
    121             1                       6297     
    122             1                       6297     
    129             1                         13     
    132             1                       6297     
    133             1                       6297     
    134             1                       6297     
    135             1                       6297     
    136             1                       6297     
    137             1                       6297     
    138             1                       6297     
    139             1                       6297     
    146             1                         13     
    149             1                       6297     
    150             1                       6297     
    151             1                       6297     
    152             1                       6297     
    153             1                       6297     
    154             1                       6297     
    155             1                       6297     
    156             1                       6297     
    163             1                         13     
    166             1                       6297     
    167             1                       6297     
    168             1                       6297     
    169             1                       6297     
    170             1                       6297     
    171             1                       6297     
    172             1                       6297     
    173             1                       6297     
    180             1                         13     
    181             1                         13     
    182             1                         13     
    183             1                         13     
    184             1                         13     
    185             1                         13     
    186             1                         13     
    187             1                         13     
    188             1                         13     
    189             1                         13     
    193             1                         35     
    194             1                         35     
    195             1                         35     
    197             1                         26     
    198             1                         26     
    199             1                         26     
    201             1                          7     
    202             1                          7     
    203             1                          7     
    204             1                          7     
    205             1                          7     
    206             1                          7     
    207             1                          7     
    208             1                          7     
    209             1                          7     
    214             1                        320     
    215             1                        320     
    217             1                         43     
    218             1                         43     
    219             1                         43     
    220             1                         43     
    221             1                         43     
    222             1                         43     
    223             1                         43     
    224             1                         43     
    225             1                         43     
    228             1                         45     
    229             1                         45     
    230             1                         45     
    231             1                         45     
    232             1                         45     
    233             1                         45     
    234             1                         45     
    235             1                         45     
    236             1                         45     
    239             1                         56     
    240             1                         56     
    241             1                         56     
    242             1                         56     
    243             1                         56     
    244             1                         56     
    245             1                         56     
    246             1                         56     
    247             1                         56     
    253             1                         36     
    254             1                         36     
    255             1                         36     
    257             1                         21     
    258             1                         21     
    259             1                         21     
    261             1                         11     
    262             1                         11     
    263             1                         11     
    264             1                         11     
    265             1                         11     
    266             1                         11     
    267             1                         11     
    268             1                         11     
    269             1                         11     
    274             1                        296     
    275             1                        296     
    277             1                         54     
    278             1                         54     
    279             1                         54     
    280             1                         54     
    281             1                         54     
    282             1                         54     
    283             1                         54     
    284             1                         54     
    285             1                         54     
    288             1                         41     
    289             1                         41     
    290             1                         41     
    291             1                         41     
    292             1                         41     
    293             1                         41     
    294             1                         41     
    295             1                         41     
    296             1                         41     
    299             1                         43     
    300             1                         43     
    301             1                         43     
    302             1                         43     
    303             1                         43     
    304             1                         43     
    305             1                         43     
    306             1                         43     
    307             1                         43     
    313             1                         35     
    314             1                         35     
    315             1                         35     
    317             1                         26     
    318             1                         26     
    319             1                         26     
    321             1                          9     
    322             1                          9     
    323             1                          9     
    324             1                          9     
    325             1                          9     
    326             1                          9     
    327             1                          9     
    332             1                       1225     
    333             1                       1225     
    335             1                         50     
    336             1                         50     
    337             1                         50     
    338             1                         50     
    339             1                         50     
    340             1                         50     
    341             1                         50     
    342             1                         50     
    343             1                         50     
    346             1                         55     
    347             1                         55     
    348             1                         55     
    349             1                         55     
    350             1                         55     
    351             1                         55     
    352             1                         55     
    353             1                         55     
    354             1                         55     
    357             1                         54     
    358             1                         54     
    359             1                         54     
    360             1                         54     
    361             1                         54     
    362             1                         54     
    363             1                         54     
    364             1                         54     
    365             1                         54     
    371             1                         33     
    372             1                         33     
    373             1                         33     
    375             1                         18     
    376             1                         18     
    377             1                         18     
    379             1                          9     
    380             1                          9     
    381             1                          9     
    382             1                          9     
    383             1                          9     
    384             1                          9     
    385             1                          9     
    386             1                          9     
    387             1                          9     
    392             1                        318     
    393             1                        318     
    395             1                         31     
    396             1                         31     
    397             1                         31     
    398             1                         31     
    399             1                         31     
    400             1                         31     
    401             1                         31     
    402             1                         31     
    403             1                         31     
    406             1                         39     
    407             1                         39     
    408             1                         39     
    409             1                         39     
    410             1                         39     
    411             1                         39     
    412             1                         39     
    413             1                         39     
    414             1                         39     
    417             1                         60     
    418             1                         60     
    419             1                         60     
    420             1                         60     
    421             1                         60     
    422             1                         60     
    423             1                         60     
    424             1                         60     
    425             1                         60     
    429             1                       3003     
    436             1                         13     
    437             1                         13     
    440             1                        108     
    441             1                        108     
    442             1                        108     
    443             1                        108     
    444             1                        108     
    445             1                        108     
    447             1                       1794     
    448             1                       1794     
    449             1                       1794     
    450             1                       1794     
    453             1                       3879     
    454             1                       3879     
    461             1                         13     
    464             1                       1083     
    466             1                       1335     
    469             1                       1081     
    471             1                       1337     
    474             1                       1077     
    476             1                       1341     
    479             1                       1070     
    481             1                       1348     
    543             1                         13     
    544             1                         13     
    545             1                         13     
    546             1                         13     
    547             1                         13     
    548             1                         13     
    549             1                         13     
    550             1                         13     
    556             1                         22     
    558             1                        135     
    559             1                        135     
    560             1                        135     
    567             1                         37     
    569             1                        163     
    570             1                        163     
    571             1                        163     
    578             1                         35     
    580             1                        170     
    581             1                        170     
    582             1                        170     
    589             1                         16     
    591             1                        148     
    592             1                        148     
    593             1                        148     
    602             1                         31     
    604             1                        145     
    605             1                        145     
    606             1                        145     
    613             1                         32     
    615             1                        143     
    616             1                        143     
    617             1                        143     
    624             1                         42     
    626             1                        154     
    627             1                        154     
    628             1                        154     
    635             1                         12     
    637             1                        147     
    638             1                        147     
    639             1                        147     
    648             1                         30     
    650             1                        159     
    651             1                        159     
    652             1                        159     
    659             1                         26     
    661             1                        137     
    662             1                        137     
    663             1                        137     
    670             1                         43     
    672             1                        135     
    673             1                        135     
    674             1                        135     
    681             1                         19     
    683             1                        159     
    684             1                        159     
    685             1                        159     
    694             1                         30     
    696             1                        134     
    697             1                        134     
    698             1                        134     
    705             1                         29     
    707             1                        147     
    708             1                        147     
    709             1                        147     
    716             1                         37     
    718             1                        156     
    719             1                        156     
    720             1                        156     
    727             1                         18     
    729             1                        171     
    730             1                        171     
    731             1                        171     
    740             1                         13     
    741             1                         13     
    744             1                        261     
    745             1                        261     
    748             1                        264     
    749             1                        264     
    752             1                        260     
    753             1                        260     
    756             1                        254     
    757             1                        254     
  File ../../verification/phase9_testcases/phase9_xsw_scoreboard.sv
    8               1                    ***0***     
    8               2                    ***0***     
    8               3                    ***0***     
    25              1                         13     
    26              1                         13     
    27              1                         13     
    28              1                         13     
    29              1                         13     
    30              1                         13     
    31              1                         13     
    35              1                       6310     
    36              1                       6310     
    37              1                       6310     
    41              1                       6310     
    42              1                       6310     
    43              1                       6310     
    48              1                       6310     
    49              1                       6310     
    50              1                       6310     
    54              1                    ***0***     
    55              1                    ***0***     
    58              1                         34     
    59              1                         34     
    62              1                    ***0***     
    63              1                    ***0***     
    66              1                    ***0***     
    67              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
    76              1                        146     
    77              1                        146     
    80              1                        188     
    81              1                        188     
    84              1                    ***0***     
    85              1                    ***0***     
    90              1                        521     
    91              1                        521     
    94              1                          3     
    95              1                          3     
    100             1                    ***0***     
    101             1                    ***0***     
    104             1                         36     
    105             1                         36     
    108             1                    ***0***     
    109             1                    ***0***     
    112             1                         25     
    113             1                         25     
    117             1                       5741     
    120             1                        569     
    121             1                        569     
    123             1                       6310     
    129             1                        569     
    130             1                        569     
    131             1                        569     
    132             1                        569     
    133             1                        569     
    134             1                        569     
    135             1                        569     
    136             1                        569     
    137             1                        569     
    138             1                        569     
    139             1                        569     
    140             1                        569     
    141             1                        569     
    142             1                        569     
    143             1                        569     
    144             1                        569     
    145             1                        569     
    146             1                        569     
    147             1                        569     
    148             1                        569     
    149             1                        569     
    150             1                        569     
    151             1                        569     
    152             1                        569     
    153             1                        569     
    154             1                        569     
    155             1                        569     
    156             1                        569     
    157             1                        569     
    158             1                        569     
    159             1                        569     
    160             1                        569     
    161             1                        569     
  File ../../verification/phase9_testcases/phase9_xsw_environment.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    17              1                         13     
    21              1                         13     
    22              1                         13     
    23              1                         13     
    24              1                         13     
    25              1                         13     
    30              1                         13     
    31              1                         13     
    34              1                         13     
    35              1                         13     
    39              1                         13     
    41              1                         13     
    42              1                         13     
    43              1                         13     
    47              1                         13     
    48              1                         13     
    49              1                         13     
  File ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                          1     
    28              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                          1     
    37              1                    ***0***     
    40              1                    ***0***     
    43              1                    ***0***     
    46              1                          1     
    51              1                          1     
    53              1                          1     
    54              1                          1     
    55              1                          1     
    62              1                    ***0***     
    62              2                    ***0***     
    62              3                          1     
    70              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    79              1                    ***0***     
    82              1                    ***0***     
    85              1                    ***0***     
    88              1                          1     
    93              1                          1     
    95              1                          1     
    96              1                          1     
    97              1                          1     
    104             1                    ***0***     
    104             2                    ***0***     
    104             3                          1     
    112             1                          1     
    116             1                          1     
    117             1                          1     
    120             1                    ***0***     
    123             1                    ***0***     
    126             1                    ***0***     
    129             1                          1     
    134             1                          1     
    136             1                          1     
    137             1                          1     
    138             1                          1     
    145             1                    ***0***     
    145             2                    ***0***     
    145             3                          1     
    153             1                          1     
    157             1                          1     
    158             1                          1     
    159             1                          1     
    162             1                    ***0***     
    165             1                    ***0***     
    168             1                    ***0***     
    171             1                          1     
    176             1                          1     
    178             1                          1     
    179             1                          1     
    180             1                          1     
    187             1                    ***0***     
    187             2                    ***0***     
    187             3                          1     
    195             1                          1     
    199             1                          1     
    200             1                          1     
    201             1                          1     
    204             1                    ***0***     
    207             1                    ***0***     
    210             1                    ***0***     
    213             1                          1     
    218             1                          1     
    220             1                          1     
    221             1                          1     
    222             1                          1     
    229             1                    ***0***     
    229             2                    ***0***     
    229             3                          1     
    237             1                          1     
    241             1                          1     
    242             1                          1     
    243             1                          1     
    246             1                    ***0***     
    249             1                    ***0***     
    252             1                    ***0***     
    255             1                          1     
    260             1                          1     
    262             1                          1     
    263             1                          1     
    264             1                          1     
    270             1                    ***0***     
    270             2                    ***0***     
    270             3                          1     
    278             1                          1     
    282             1                          1     
    283             1                          1     
    284             1                          1     
    287             1                    ***0***     
    290             1                    ***0***     
    293             1                    ***0***     
    296             1                          1     
    301             1                          1     
    303             1                          1     
    304             1                          1     
    305             1                          1     
    311             1                    ***0***     
    311             2                    ***0***     
    311             3                          1     
    319             1                          1     
    323             1                          1     
    324             1                          1     
    325             1                          1     
    328             1                    ***0***     
    331             1                    ***0***     
    334             1                    ***0***     
    337             1                          1     
    342             1                          1     
    344             1                          1     
    345             1                          1     
    346             1                          1     
    352             1                    ***0***     
    352             2                    ***0***     
    352             3                          1     
    360             1                          1     
    364             1                          1     
    365             1                          1     
    366             1                          1     
    369             1                    ***0***     
    372             1                    ***0***     
    375             1                    ***0***     
    378             1                          1     
    383             1                          1     
    385             1                          1     
    386             1                          1     
    387             1                          1     
    393             1                    ***0***     
    393             2                    ***0***     
    393             3                          1     
    401             1                          1     
    405             1                          1     
    406             1                          1     
    407             1                          1     
    410             1                    ***0***     
    413             1                    ***0***     
    416             1                    ***0***     
    419             1                          1     
    424             1                          1     
    426             1                          1     
    427             1                          1     
    428             1                          1     
    434             1                    ***0***     
    434             2                    ***0***     
    434             3                          1     
    442             1                          1     
    446             1                          1     
    447             1                          1     
    448             1                          1     
    451             1                    ***0***     
    454             1                    ***0***     
    457             1                    ***0***     
    460             1                          1     
    465             1                          1     
    467             1                          1     
    468             1                          1     
    469             1                          1     
    475             1                    ***0***     
    475             2                    ***0***     
    475             3                          1     
    483             1                          1     
    487             1                          1     
    488             1                          1     
    489             1                          1     
    492             1                    ***0***     
    495             1                    ***0***     
    498             1                    ***0***     
    501             1                          1     
    506             1                          1     
    508             1                          1     
    509             1                          1     
    510             1                          1     
    516             1                    ***0***     
    516             2                    ***0***     
    516             3                          1     
    524             1                          1     
    528             1                          1     
    529             1                          1     
    530             1                          1     
    533             1                    ***0***     
    536             1                    ***0***     
    539             1                    ***0***     
    542             1                          1     
    547             1                          1     
    549             1                          1     
    550             1                          1     
    551             1                          1     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_reset       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_reset  
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        bin resetOn                                        13          1          -    Covered              
        bin resetOff                                     6297          1          -    Covered              
        bin resetTrans0[0=>1]                               0          1          -    ZERO                 
        bin resetTrans0[0=>0]                            6284          1          -    Covered              
        bin resetTrans1[1=>1]                               0          1          -    ZERO                 
        bin resetTrans1[1=>0]                              13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_in     92.50%        100          -    Uncovered            
    covered/total bins:                                    37         40          -                      
    missing/total bins:                                     3         40          -                      
    % Hit:                                             92.50%        100          -                      
    Coverpoint cp_data_in_1                           100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin data_in_max_1                                   1          1          -    Covered              
        bin data_in_range_1[0]                            779          1          -    Covered              
        bin data_in_range_1[1]                            803          1          -    Covered              
        bin data_in_range_1[2]                            764          1          -    Covered              
        bin data_in_range_1[3]                            759          1          -    Covered              
        bin data_in_range_1[4]                            784          1          -    Covered              
        bin data_in_range_1[5]                            835          1          -    Covered              
        bin data_in_range_1[6]                            771          1          -    Covered              
        bin data_in_range_1[7]                            815          1          -    Covered              
        bin data_in_min_1                                  13          1          -    Covered              
    Coverpoint cp_data_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_2                                   0          1          -    ZERO                 
        bin data_in_range_2[0]                            785          1          -    Covered              
        bin data_in_range_2[1]                            769          1          -    Covered              
        bin data_in_range_2[2]                            829          1          -    Covered              
        bin data_in_range_2[3]                            783          1          -    Covered              
        bin data_in_range_2[4]                            767          1          -    Covered              
        bin data_in_range_2[5]                            789          1          -    Covered              
        bin data_in_range_2[6]                            818          1          -    Covered              
        bin data_in_range_2[7]                            770          1          -    Covered              
        bin data_in_min_2                                  13          1          -    Covered              
    Coverpoint cp_data_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_3                                   0          1          -    ZERO                 
        bin data_in_range_3[0]                            796          1          -    Covered              
        bin data_in_range_3[1]                            799          1          -    Covered              
        bin data_in_range_3[2]                            810          1          -    Covered              
        bin data_in_range_3[3]                            775          1          -    Covered              
        bin data_in_range_3[4]                            739          1          -    Covered              
        bin data_in_range_3[5]                            801          1          -    Covered              
        bin data_in_range_3[6]                            809          1          -    Covered              
        bin data_in_range_3[7]                            781          1          -    Covered              
        bin data_in_min_3                                  13          1          -    Covered              
    Coverpoint cp_data_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_4                                   0          1          -    ZERO                 
        bin data_in_range_4[0]                            785          1          -    Covered              
        bin data_in_range_4[1]                            789          1          -    Covered              
        bin data_in_range_4[2]                            820          1          -    Covered              
        bin data_in_range_4[3]                            820          1          -    Covered              
        bin data_in_range_4[4]                            744          1          -    Covered              
        bin data_in_range_4[5]                            799          1          -    Covered              
        bin data_in_range_4[6]                            767          1          -    Covered              
        bin data_in_range_4[7]                            786          1          -    Covered              
        bin data_in_min_4                                  13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_addr_in     90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_addr_in_1                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_1                                   0          1          -    ZERO                 
        bin addr_in_range_1[0]                           1799          1          -    Covered              
        bin addr_in_range_1[1]                            634          1          -    Covered              
        bin addr_in_range_1[2]                            650          1          -    Covered              
        bin addr_in_range_1[3]                            660          1          -    Covered              
        bin addr_in_range_1[4]                            678          1          -    Covered              
        bin addr_in_range_1[5]                            634          1          -    Covered              
        bin addr_in_range_1[6]                            647          1          -    Covered              
        bin addr_in_range_1[7]                            608          1          -    Covered              
        bin addr_in_min_1                                  13          1          -    Covered              
    Coverpoint cp_addr_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_2                                   0          1          -    ZERO                 
        bin addr_in_range_2[0]                           1795          1          -    Covered              
        bin addr_in_range_2[1]                            614          1          -    Covered              
        bin addr_in_range_2[2]                            612          1          -    Covered              
        bin addr_in_range_2[3]                            676          1          -    Covered              
        bin addr_in_range_2[4]                            656          1          -    Covered              
        bin addr_in_range_2[5]                            651          1          -    Covered              
        bin addr_in_range_2[6]                            667          1          -    Covered              
        bin addr_in_range_2[7]                            639          1          -    Covered              
        bin addr_in_min_2                                  13          1          -    Covered              
    Coverpoint cp_addr_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_3                                   0          1          -    ZERO                 
        bin addr_in_range_3[0]                           1766          1          -    Covered              
        bin addr_in_range_3[1]                            651          1          -    Covered              
        bin addr_in_range_3[2]                            669          1          -    Covered              
        bin addr_in_range_3[3]                            649          1          -    Covered              
        bin addr_in_range_3[4]                            633          1          -    Covered              
        bin addr_in_range_3[5]                            677          1          -    Covered              
        bin addr_in_range_3[6]                            644          1          -    Covered              
        bin addr_in_range_3[7]                            621          1          -    Covered              
        bin addr_in_min_3                                  13          1          -    Covered              
    Coverpoint cp_addr_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_4                                   0          1          -    ZERO                 
        bin addr_in_range_4[0]                           1796          1          -    Covered              
        bin addr_in_range_4[1]                            673          1          -    Covered              
        bin addr_in_range_4[2]                            604          1          -    Covered              
        bin addr_in_range_4[3]                            669          1          -    Covered              
        bin addr_in_range_4[4]                            624          1          -    Covered              
        bin addr_in_range_4[5]                            612          1          -    Covered              
        bin addr_in_range_4[6]                            671          1          -    Covered              
        bin addr_in_range_4[7]                            661          1          -    Covered              
        bin addr_in_min_4                                  13          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_input_indicators 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_wr_en[0]                                   567          1          -    Covered              
        bin cp_wr_en[1]                                    97          1          -    Covered              
        bin cp_wr_en[2]                                    90          1          -    Covered              
        bin cp_wr_en[3]                                   119          1          -    Covered              
        bin cp_wr_en[4]                                    95          1          -    Covered              
        bin cp_wr_en[5]                                    83          1          -    Covered              
        bin cp_wr_en[6]                                    86          1          -    Covered              
        bin cp_wr_en[7]                                    82          1          -    Covered              
        bin cp_wr_en[8]                                    90          1          -    Covered              
        bin cp_wr_en[9]                                   112          1          -    Covered              
        bin cp_wr_en[10]                                   85          1          -    Covered              
        bin cp_wr_en[11]                                  100          1          -    Covered              
        bin cp_wr_en[12]                                   97          1          -    Covered              
        bin cp_wr_en[13]                                   89          1          -    Covered              
        bin cp_wr_en[14]                                   93          1          -    Covered              
        bin cp_wr_en[15]                                  720          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_rd_en[0]                                   908          1          -    Covered              
        bin cp_rd_en[1]                                    28          1          -    Covered              
        bin cp_rd_en[2]                                    21          1          -    Covered              
        bin cp_rd_en[3]                                    22          1          -    Covered              
        bin cp_rd_en[4]                                    18          1          -    Covered              
        bin cp_rd_en[5]                                    22          1          -    Covered              
        bin cp_rd_en[6]                                    27          1          -    Covered              
        bin cp_rd_en[7]                                    21          1          -    Covered              
        bin cp_rd_en[8]                                    25          1          -    Covered              
        bin cp_rd_en[9]                                    22          1          -    Covered              
        bin cp_rd_en[10]                                   28          1          -    Covered              
        bin cp_rd_en[11]                                   23          1          -    Covered              
        bin cp_rd_en[12]                                   31          1          -    Covered              
        bin cp_rd_en[13]                                   29          1          -    Covered              
        bin cp_rd_en[14]                                   24          1          -    Covered              
        bin cp_rd_en[15]                                  403          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_wr_en_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_wr_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1267          1          -    Covered              
        bin trans0[0=>0]                                 1818          1          -    Covered              
        bin trans1[1=>1]                                 1947          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1773          1          -    Covered              
        bin trans1[1=>1]                                 1934          1          -    Covered              
        bin trans1[1=>0]                                 1294          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1842          1          -    Covered              
        bin trans1[1=>1]                                 1867          1          -    Covered              
        bin trans1[1=>0]                                 1292          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1282          1          -    Covered              
        bin trans0[0=>0]                                 1782          1          -    Covered              
        bin trans1[1=>1]                                 1958          1          -    Covered              
        bin trans1[1=>0]                                 1275          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_rd_en_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_rd_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1290          1          -    Covered              
        bin trans0[0=>0]                                 2151          1          -    Covered              
        bin trans1[1=>1]                                 1573          1          -    Covered              
        bin trans1[1=>0]                                 1283          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1266          1          -    Covered              
        bin trans0[0=>0]                                 2124          1          -    Covered              
        bin trans1[1=>1]                                 1650          1          -    Covered              
        bin trans1[1=>0]                                 1257          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1270          1          -    Covered              
        bin trans0[0=>0]                                 2107          1          -    Covered              
        bin trans1[1=>1]                                 1655          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1243          1          -    Covered              
        bin trans0[0=>0]                                 2226          1          -    Covered              
        bin trans1[1=>1]                                 1592          1          -    Covered              
        bin trans1[1=>0]                                 1236          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_config      98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_config  
                                                       98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_en_0                                 3300          1          -    Covered              
        bin cp_port_en_1                                 3010          1          -    Covered              
        bin cp_port_en_trans_0                           3291          1          -    Covered              
        bin cp_port_en_trans_1                           3006          1          -    Covered              
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_wr_0                                 3300          1          -    Covered              
        bin cp_port_wr_1                                 3010          1          -    Covered              
        bin cp_port_wr_trans_0                           3290          1          -    Covered              
        bin cp_port_wr_trans_1                           3007          1          -    Covered              
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin sel_port_0                                    594          1          -    Covered              
        bin sel_port_1                                    513          1          -    Covered              
        bin sel_port_2                                   1474          1          -    Covered              
        bin sel_port_3                                    518          1          -    Covered              
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_0_trans_0                        3694          1          -    Covered              
        bin cp_port_sel_0_trans_1                        2603          1          -    Covered              
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_1_trans_0                        2769          1          -    Covered              
        bin cp_port_sel_1_trans_1                        3528          1          -    Covered              
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin port_addr_min                                 314          1          -    Covered              
        bin addr_in_range[0]                             2631          1          -    Covered              
        bin addr_in_range[1]                              500          1          -    Covered              
        bin addr_in_range[2]                              530          1          -    Covered              
        bin addr_in_range[3]                              545          1          -    Covered              
        bin addr_in_range[4]                              531          1          -    Covered              
        bin addr_in_range[5]                              543          1          -    Covered              
        bin addr_in_range[6]                              478          1          -    Covered              
        bin addr_in_range[7]                              552          1          -    Covered              
        bin port_addr_max                                   0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo       43.05%        100          -    Uncovered            
    covered/total bins:                                    62        144          -                      
    missing/total bins:                                    82        144          -                      
    % Hit:                                             43.05%        100          -                      
    Coverpoint cp_fifo_empty_0                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5227          1          -    Covered              
        bin empty[0]                                     1064          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        2          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        4          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       11          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                       2          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                    5227          1          -    Covered              
        bin empty_min                                    1064          1          -    Covered              
    Coverpoint cp_fifo_empty_1                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5227          1          -    Covered              
        bin empty[0]                                     1064          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        2          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        4          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       11          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                       2          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                    5227          1          -    Covered              
        bin empty_min                                    1064          1          -    Covered              
    Coverpoint cp_fifo_full_0                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                      71          1          -    Covered              
        bin full[0]                                      6147          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        25          1          -    Covered              
        bin full[5]                                        27          1          -    Covered              
        bin full[6]                                         6          1          -    Covered              
        bin full[7]                                        34          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                       71          1          -    Covered              
        bin empty_min                                    6147          1          -    Covered              
    Coverpoint cp_fifo_full_1                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                      71          1          -    Covered              
        bin full[0]                                      6147          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        25          1          -    Covered              
        bin full[5]                                        27          1          -    Covered              
        bin full[6]                                         6          1          -    Covered              
        bin full[7]                                        34          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                       71          1          -    Covered              
        bin empty_min                                    6147          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_0                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5600          1          -    Covered              
        bin empty[0]                                      655          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       33          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       9          1          -    Covered              
        bin empty[11]                                      11          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       2          1          -    Covered              
        bin empty[15]                                    5600          1          -    Covered              
        bin empty_min                                     655          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_1                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                    5600          1          -    Covered              
        bin empty[0]                                      655          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       33          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       9          1          -    Covered              
        bin empty[11]                                      11          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       2          1          -    Covered              
        bin empty[15]                                    5600          1          -    Covered              
        bin empty_min                                     655          1          -    Covered              
    Coverpoint cp_fifo_almost_full_0                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                     244          1          -    Covered              
        bin full[0]                                      5966          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        24          1          -    Covered              
        bin full[5]                                        32          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                        44          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      244          1          -    Covered              
        bin empty_min                                    5966          1          -    Covered              
    Coverpoint cp_fifo_almost_full_1                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                     244          1          -    Covered              
        bin full[0]                                      5966          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        24          1          -    Covered              
        bin full[5]                                        32          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                        44          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      244          1          -    Covered              
        bin empty_min                                    5966          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_empty_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_empty_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1078          1          -    Covered              
        bin trans1[1=>1]                                 5213          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 1076          1          -    Covered              
        bin trans1[1=>1]                                 5214          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1072          1          -    Covered              
        bin trans1[1=>1]                                 5219          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1065          1          -    Covered              
        bin trans1[1=>1]                                 5226          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_ae_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_ae_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  697          1          -    Covered              
        bin trans1[1=>1]                                 5597          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  686          1          -    Covered              
        bin trans1[1=>1]                                 5608          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  706          1          -    Covered              
        bin trans1[1=>1]                                 5588          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  653          1          -    Covered              
        bin trans1[1=>1]                                 5641          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_af_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_af_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5976          1          -    Covered              
        bin trans1[1=>1]                                  318          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6008          1          -    Covered              
        bin trans1[1=>1]                                  286          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5952          1          -    Covered              
        bin trans1[1=>1]                                  342          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6052          1          -    Covered              
        bin trans1[1=>1]                                  242          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_full_toggle 
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_full_toggle  
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6164          1          -    Covered              
        bin trans1[1=>1]                                  130          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6185          1          -    Covered              
        bin trans1[1=>1]                                  109          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6133          1          -    Covered              
        bin trans1[1=>1]                                  161          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 6226          1          -    Covered              
        bin trans1[1=>1]                                   70          1          -    Covered              
        bin trans1[1=>0]                                    0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_output_indicators 
                                                       68.75%        100          -    Uncovered            
    covered/total bins:                                    22         32          -                      
    missing/total bins:                                    10         32          -                      
    % Hit:                                             68.75%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_data_rcv[0]                               4081          1          -    Covered              
        bin cp_data_rcv[1]                                  9          1          -    Covered              
        bin cp_data_rcv[2]                                  1          1          -    Covered              
        bin cp_data_rcv[3]                                  5          1          -    Covered              
        bin cp_data_rcv[4]                                  6          1          -    Covered              
        bin cp_data_rcv[5]                                  2          1          -    Covered              
        bin cp_data_rcv[6]                                  4          1          -    Covered              
        bin cp_data_rcv[7]                                  7          1          -    Covered              
        bin cp_data_rcv[8]                                297          1          -    Covered              
        bin cp_data_rcv[9]                                  5          1          -    Covered              
        bin cp_data_rcv[10]                                 1          1          -    Covered              
        bin cp_data_rcv[11]                                 2          1          -    Covered              
        bin cp_data_rcv[12]                                 5          1          -    Covered              
        bin cp_data_rcv[13]                                 3          1          -    Covered              
        bin cp_data_rcv[14]                                 3          1          -    Covered              
        bin cp_data_rcv[15]                              1879          1          -    Covered              
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin cp_data_rdy[0]                               5226          1          -    Covered              
        bin cp_data_rdy[1]                                  0          1          -    ZERO                 
        bin cp_data_rdy[2]                                  0          1          -    ZERO                 
        bin cp_data_rdy[3]                                  2          1          -    Covered              
        bin cp_data_rdy[4]                                  0          1          -    ZERO                 
        bin cp_data_rdy[5]                                  0          1          -    ZERO                 
        bin cp_data_rdy[6]                                  0          1          -    ZERO                 
        bin cp_data_rdy[7]                                 11          1          -    Covered              
        bin cp_data_rdy[8]                                  0          1          -    ZERO                 
        bin cp_data_rdy[9]                                  0          1          -    ZERO                 
        bin cp_data_rdy[10]                                 0          1          -    ZERO                 
        bin cp_data_rdy[11]                                 4          1          -    Covered              
        bin cp_data_rdy[12]                                 0          1          -    ZERO                 
        bin cp_data_rdy[13]                                 1          1          -    Covered              
        bin cp_data_rdy[14]                                 0          1          -    ZERO                 
        bin cp_data_rdy[15]                              1066          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rcv_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rcv_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   98          1          -    Covered              
        bin trans0[0=>0]                                 4294          1          -    Covered              
        bin trans1[1=>1]                                 1814          1          -    Covered              
        bin trans1[1=>0]                                   91          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   84          1          -    Covered              
        bin trans0[0=>0]                                 4318          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   77          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   91          1          -    Covered              
        bin trans0[0=>0]                                 4304          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   84          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   96          1          -    Covered              
        bin trans0[0=>0]                                 4014          1          -    Covered              
        bin trans1[1=>1]                                 2099          1          -    Covered              
        bin trans1[1=>0]                                   88          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rdy_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rdy_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5212          1          -    Covered              
        bin trans1[1=>1]                                 1079          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5213          1          -    Covered              
        bin trans1[1=>1]                                 1078          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5218          1          -    Covered              
        bin trans1[1=>1]                                 1073          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5225          1          -    Covered              
        bin trans1[1=>1]                                 1066          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_out 
                                                       90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_data_out_1                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_1                                  0          1          -    ZERO                 
        bin data_out_range_1[0]                          6054          1          -    Covered              
        bin data_out_range_1[1]                            32          1          -    Covered              
        bin data_out_range_1[2]                            28          1          -    Covered              
        bin data_out_range_1[3]                            30          1          -    Covered              
        bin data_out_range_1[4]                            71          1          -    Covered              
        bin data_out_range_1[5]                            41          1          -    Covered              
        bin data_out_range_1[6]                            24          1          -    Covered              
        bin data_out_range_1[7]                            30          1          -    Covered              
        bin data_out_min_1                               6015          1          -    Covered              
    Coverpoint cp_data_out_2                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_2                                  0          1          -    ZERO                 
        bin data_out_range_2[0]                          6044          1          -    Covered              
        bin data_out_range_2[1]                            30          1          -    Covered              
        bin data_out_range_2[2]                            31          1          -    Covered              
        bin data_out_range_2[3]                            34          1          -    Covered              
        bin data_out_range_2[4]                            36          1          -    Covered              
        bin data_out_range_2[5]                            69          1          -    Covered              
        bin data_out_range_2[6]                            32          1          -    Covered              
        bin data_out_range_2[7]                            34          1          -    Covered              
        bin data_out_min_2                               6011          1          -    Covered              
    Coverpoint cp_data_out_3                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_3                                  0          1          -    ZERO                 
        bin data_out_range_3[0]                          6037          1          -    Covered              
        bin data_out_range_3[1]                            49          1          -    Covered              
        bin data_out_range_3[2]                            40          1          -    Covered              
        bin data_out_range_3[3]                            32          1          -    Covered              
        bin data_out_range_3[4]                            24          1          -    Covered              
        bin data_out_range_3[5]                            33          1          -    Covered              
        bin data_out_range_3[6]                            66          1          -    Covered              
        bin data_out_range_3[7]                            29          1          -    Covered              
        bin data_out_min_3                               6013          1          -    Covered              
    Coverpoint cp_data_out_4                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_4                                  0          1          -    ZERO                 
        bin data_out_range_4[0]                          6045          1          -    Covered              
        bin data_out_range_4[1]                            75          1          -    Covered              
        bin data_out_range_4[2]                            32          1          -    Covered              
        bin data_out_range_4[3]                            27          1          -    Covered              
        bin data_out_range_4[4]                            29          1          -    Covered              
        bin data_out_range_4[5]                            35          1          -    Covered              
        bin data_out_range_4[6]                            35          1          -    Covered              
        bin data_out_range_4[7]                            32          1          -    Covered              
        bin data_out_min_4                               6011          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_addr_out 
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     8         40          -                      
    missing/total bins:                                    32         40          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint cp_addr_out_1                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_1                                  0          1          -    ZERO                 
        bin addr_out_range_1[0]                          6310          1          -    Covered              
        bin addr_out_range_1[1]                             0          1          -    ZERO                 
        bin addr_out_range_1[2]                             0          1          -    ZERO                 
        bin addr_out_range_1[3]                             0          1          -    ZERO                 
        bin addr_out_range_1[4]                             0          1          -    ZERO                 
        bin addr_out_range_1[5]                             0          1          -    ZERO                 
        bin addr_out_range_1[6]                             0          1          -    ZERO                 
        bin addr_out_range_1[7]                             0          1          -    ZERO                 
        bin addr_out_min_1                               6078          1          -    Covered              
    Coverpoint cp_addr_out_2                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_2                                  0          1          -    ZERO                 
        bin addr_out_range_2[0]                          6310          1          -    Covered              
        bin addr_out_range_2[1]                             0          1          -    ZERO                 
        bin addr_out_range_2[2]                             0          1          -    ZERO                 
        bin addr_out_range_2[3]                             0          1          -    ZERO                 
        bin addr_out_range_2[4]                             0          1          -    ZERO                 
        bin addr_out_range_2[5]                             0          1          -    ZERO                 
        bin addr_out_range_2[6]                             0          1          -    ZERO                 
        bin addr_out_range_2[7]                             0          1          -    ZERO                 
        bin addr_out_min_2                               6108          1          -    Covered              
    Coverpoint cp_addr_out_3                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_3                                  0          1          -    ZERO                 
        bin addr_out_range_3[0]                          6310          1          -    Covered              
        bin addr_out_range_3[1]                             0          1          -    ZERO                 
        bin addr_out_range_3[2]                             0          1          -    ZERO                 
        bin addr_out_range_3[3]                             0          1          -    ZERO                 
        bin addr_out_range_3[4]                             0          1          -    ZERO                 
        bin addr_out_range_3[5]                             0          1          -    ZERO                 
        bin addr_out_range_3[6]                             0          1          -    ZERO                 
        bin addr_out_range_3[7]                             0          1          -    ZERO                 
        bin addr_out_min_3                               6123          1          -    Covered              
    Coverpoint cp_addr_out_4                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_4                                  0          1          -    ZERO                 
        bin addr_out_range_4[0]                          6310          1          -    Covered              
        bin addr_out_range_4[1]                             0          1          -    ZERO                 
        bin addr_out_range_4[2]                             0          1          -    ZERO                 
        bin addr_out_range_4[3]                             0          1          -    ZERO                 
        bin addr_out_range_4[4]                             0          1          -    ZERO                 
        bin addr_out_range_4[5]                             0          1          -    ZERO                 
        bin addr_out_range_4[6]                             0          1          -    ZERO                 
        bin addr_out_range_4[7]                             0          1          -    ZERO                 
        bin addr_out_min_4                               6073          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 86.06%  COVERGROUP TYPES: 17

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/work.uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     /CMC/tools/mentor/questasim_2020.1_1/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0         13
/xsw_sequences/config_manual/body/immed__54
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(54)
                                                        0          8
/xsw_sequences/config_manual/body/immed__43
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(43)
                                                        0          8
/xsw_sequences/config_manual/body/immed__32
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(32)
                                                        0          8
/xsw_sequences/config_manual/body/immed__21
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(21)
                                                        0          8
/xsw_sequences/xsw_none/body/immed__78
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(78)
                                                        0          8
/xsw_sequences/xsw_random/body/immed__103
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(103)
                                                        0         10
/xsw_sequences/xsw_random_sequence/body/#ublk#118956147#123/immed__126
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(126)
                                                        0          5
/xsw_sequences/write_sanity/body/immed__145
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(145)
                                                        0          2
/xsw_sequences/read_sanity/body/immed__164
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(164)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#182/immed__185
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(185)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#189/immed__192
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(192)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#196/immed__199
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(199)
                                                        0          2
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#203/immed__206
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(206)
                                                        0          2
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#252/immed__255
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(255)
                                                        0          1
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#259/immed__262
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(262)
                                                        0          1
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#266/immed__269
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(269)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#288/immed__291
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(291)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#295/immed__298
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(298)
                                                        0          1
/xsw_sequences/write_random_sequence/body/#ublk#118956147#302/immed__305
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(305)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#324/immed__327
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(327)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#331/immed__334
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(334)
                                                        0          1
/xsw_sequences/address_in_sequence/body/#ublk#118956147#338/immed__341
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(341)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#360/immed__363
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(363)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#367/immed__370
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(370)
                                                        0          1
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#374/immed__377
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(377)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#396/immed__399
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(399)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#403/immed__406
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(406)
                                                        0          1
/xsw_sequences/read_random_sequence/body/#ublk#118956147#410/immed__413
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(413)
                                                        0          1
/xsw_sequences/write_all/body/immed__433
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(433)
                                                        0          1
/xsw_sequences/read_all/body/immed__453
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(453)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#472/immed__475
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(475)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#479/immed__482
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(482)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#486/immed__489
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(489)
                                                        0          1
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#493/immed__496
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(496)
                                                        0          1
/xsw_test_pkg/xsw_driver/build_phase/immed__16
                     ../../verification/phase9_testcases/phase9_xsw_driver.sv(16)
                                                        0         13
/xsw_test_pkg/xsw_monitor/build_phase/immed__25
                     ../../verification/phase9_testcases/phase9_xsw_monitor.sv(25)
                                                        0         13
/xsw_test_pkg/sanity_test/run_phase/immed__52
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(52)
                                                        0          1
/xsw_test_pkg/reset_test/run_phase/immed__94
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(94)
                                                        0          1
/xsw_test_pkg/valid_config_test/run_phase/immed__135
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(135)
                                                        0          1
/xsw_test_pkg/repeat_config_test/run_phase/immed__177
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(177)
                                                        0          1
/xsw_test_pkg/none_unique_config_test/run_phase/immed__219
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(219)
                                                        0          1
/xsw_test_pkg/random_config_test/run_phase/immed__261
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(261)
                                                        0          1
/xsw_test_pkg/rcv_off_test/run_phase/immed__302
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(302)
                                                        0          1
/xsw_test_pkg/write_full_test/run_phase/immed__343
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(343)
                                                        0          1
/xsw_test_pkg/write_random_test/run_phase/immed__384
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(384)
                                                        0          1
/xsw_test_pkg/addr_in_test/run_phase/immed__425
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(425)
                                                        0          1
/xsw_test_pkg/rdy_off_test/run_phase/immed__466
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(466)
                                                        0          1
/xsw_test_pkg/read_random_test/run_phase/immed__507
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(507)
                                                        0          1
/xsw_test_pkg/read_and_write_test/run_phase/immed__548
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(548)
                                                        0          1

Total Coverage By Instance (filtered view): 66.38%

