
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003556                       # Number of seconds simulated
sim_ticks                                  3556392423                       # Number of ticks simulated
final_tick                               530588172066                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78785                       # Simulator instruction rate (inst/s)
host_op_rate                                    99545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277417                       # Simulator tick rate (ticks/s)
host_mem_usage                               16883376                       # Number of bytes of host memory used
host_seconds                                 12819.64                       # Real time elapsed on the host
sim_insts                                  1010000000                       # Number of instructions simulated
sim_ops                                    1276137572                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       170624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               175616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        76544                       # Number of bytes written to this memory
system.physmem.bytes_written::total             76544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1333                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1372                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             598                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  598                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1403670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     47976708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49380377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1403670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1403670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21522934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21522934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21522934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1403670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     47976708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70903312                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8528520                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3144262                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2552218                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213976                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1307355                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1237070                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           334508                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9258                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3291033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17319636                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3144262                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1571578                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3655446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1125994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         567188                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1620745                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         99885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8420642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.535470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.327338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4765196     56.59%     56.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           228475      2.71%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           260626      3.10%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           472805      5.61%     68.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           217984      2.59%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327502      3.89%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           179216      2.13%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           153300      1.82%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1815538     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8420642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368676                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.030790                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3472464                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        518672                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3489457                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35249                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         904796                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533944                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2171                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20619840                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5042                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         904796                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3662347                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          136502                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       122288                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3330391                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        264308                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19805725                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3450                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142568                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          620                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27726541                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92261430                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92261430                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055179                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10671234                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4266                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2614                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            681057                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1850028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       945790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14361                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       255328                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18606799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14982824                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        30013                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6280412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18816225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8420642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.779297                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.926206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2941444     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1799199     21.37%     56.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1195707     14.20%     70.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       845723     10.04%     80.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       716974      8.51%     89.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380626      4.52%     93.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       377505      4.48%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        88726      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        74738      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8420642                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108573     76.00%     76.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15503     10.85%     86.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18773     13.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12482066     83.31%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212040      1.42%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1496401      9.99%     94.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       790670      5.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14982824                       # Type of FU issued
system.switch_cpus.iq.rate                   1.756791                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              142852                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009534                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38559154                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24891664                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14546721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15125676                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        29549                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       722017                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       239049                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         904796                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           56377                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9362                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18611091                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        65331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1850028                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       945790                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2583                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249340                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14697204                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395732                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       285619                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2153397                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2081712                       # Number of branches executed
system.switch_cpus.iew.exec_stores             757665                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.723301                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14558221                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14546721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9520124                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26701473                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.705656                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356539                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282687                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6328402                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216760                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7515846                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.634239                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.164195                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2955017     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2052709     27.31%     66.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       844473     11.24%     77.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420000      5.59%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       427528      5.69%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       166515      2.22%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       181919      2.42%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94649      1.26%     95.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       373036      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7515846                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834752                       # Number of memory references committed
system.switch_cpus.commit.loads               1128011                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766504                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064783                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        373036                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25753574                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38127860                       # The number of ROB writes
system.switch_cpus.timesIdled                    4317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  107878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282687                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.852852                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.852852                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.172536                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.172536                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66079477                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20098058                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19082214                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3434                       # number of misc regfile writes
system.l2.replacements                           1372                       # number of replacements
system.l2.tagsinuse                      32764.841635                       # Cycle average of tags in use
system.l2.total_refs                           894400                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34139                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.198776                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          8205.234736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      36.651430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     678.530687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              78.079214                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           23766.345567                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.250404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.020707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002383                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.725291                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999904                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6415                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6419                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2575                       # number of Writeback hits
system.l2.Writeback_hits::total                  2575                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          6521                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6525                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         6521                       # number of overall hits
system.l2.overall_hits::total                    6525                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1333                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1372                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1333                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1372                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1333                       # number of overall misses
system.l2.overall_misses::total                  1372                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2807229                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     74639065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        77446294                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2807229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     74639065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77446294                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2807229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     74639065                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77446294                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7791                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2575                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2575                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7897                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7897                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.172044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176101                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.169722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173737                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.169722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173737                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 71980.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55993.297074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56447.736152                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 71980.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 55993.297074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56447.736152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 71980.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 55993.297074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56447.736152                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  598                       # number of writebacks
system.l2.writebacks::total                       598                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1372                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1372                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2576873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     66696721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     69273594                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2576873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     66696721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     69273594                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2576873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     66696721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     69273594                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.172044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176101                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.169722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.169722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173737                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66073.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50035.049512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50490.957726                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66073.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50035.049512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50490.957726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66073.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50035.049512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50490.957726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                512.491817                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001630516                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    515                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1944913.623301                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    40.491817                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.064891                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.821301                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1620692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1620692                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1620692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1620692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1620692                       # number of overall hits
system.cpu.icache.overall_hits::total         1620692                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            53                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3720294                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3720294                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3720294                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3720294                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3720294                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3720294                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1620745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1620745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1620745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1620745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1620745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1620745                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 70194.226415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70194.226415                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 70194.226415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70194.226415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 70194.226415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70194.226415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3043484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3043484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3043484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3043484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3043484                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3043484                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70778.697674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70778.697674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 70778.697674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70778.697674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 70778.697674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70778.697674                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7854                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164440132                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8110                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20276.218496                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.905778                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.094222                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882444                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117556                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1088364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702789                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2494                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1717                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791153                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791153                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15054                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          388                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15442                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15442                       # number of overall misses
system.cpu.dcache.overall_misses::total         15442                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    429449648                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    429449648                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15191854                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15191854                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    444641502                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    444641502                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    444641502                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    444641502                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1103418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1806595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1806595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806595                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013643                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000552                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008548                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28527.278331                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28527.278331                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39154.262887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39154.262887                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28794.294910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28794.294910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28794.294910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28794.294910                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2575                       # number of writebacks
system.cpu.dcache.writebacks::total              2575                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7306                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7588                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7748                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7854                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    133968052                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133968052                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2751370                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2751370                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    136719422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    136719422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    136719422                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    136719422                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004347                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004347                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004347                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004347                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17290.662364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17290.662364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25956.320755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25956.320755                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17407.616756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17407.616756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17407.616756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17407.616756                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
