# hades.models.Design file
#  
[name] RUN1819_CPU
[components]
hades.models.Design ALU 24000 10200 @N 1001 ./ALU.hds
hades.models.rtlib.io.OpinVector ADDRESSBUS 43800 7800 @N 1001 32 1.0E-9 0
hades.models.rtlib.muxes.Mux21 READ 13200 -3600 @N 1001 32 00000000000000000000000000011100_B 1.0E-8
hades.models.io.Opin HALTED 45000 -6600 @N 1001 5.0E-9
hades.models.rtlib.muxes.Mux21 LOADHI 12600 -600 @N 1001 32 00000000000000000000000000011100_B 1.0E-8
hades.models.io.Opin nRE 43800 16800 @N 1001 5.0E-9
hades.models.rtlib.muxes.Mux21 PC-MUX 34800 4200 @X 1001 32 00000000000000000000000000011100_B 1.0E-8
hades.models.Design timer -3000 1200 @N 1001 ./timer.hds
hades.models.io.Ipin CLOCK -8400 14400 @N 1001 null U
hades.models.rtlib.io.OpinVector DATABUS_OUT 43800 9000 @N 1001 32 1.0E-9 0
hades.models.Design registerbank 16800 1800 @N 1001 ./registerbank.hds
hades.models.rtlib.muxes.Mux21 CONST 17400 8400 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.IpinVector DATABUS_IN 1800 -3000 @N 1001 32 01100101011011000110110001101111_B 1.0E-9 2
hades.models.Design tester 37200 10200 @N 1001 C:/Users/scatt/Desktop/Processors/HADES/tester.hds
hades.models.Design instruction_decoder 4800 1200 @N 1001 C:/Users/scatt/Desktop/Processors/HADES/instructiondecoder.hds
hades.models.Design Flag_Registerbank 30000 10800 @N 1001 ./flagregisterbank.hds
hades.models.io.Ipin nRESET -5400 15000 @N 1001 null U
hades.models.io.Opin nWE 47400 17400 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogicVector n9_0 32 3 DATABUS_IN Y instruction_decoder INSTRUCTION READ A1 7 2 1800 -3000 4200 -3000 2 4200 -3000 4200 1800 2 4200 1800 4800 1800 2 4200 -3000 4200 -5400 2 4200 -5400 14400 -5400 2 14400 -5400 14400 -4200 2 14400 -4200 14400 -3600 1 4200 -3000 
hades.signals.SignalStdLogic1164 n11_0_1 3 timer EXECUTE PC-MUX S instruction_decoder EXECUTE 9 2 35400 5400 34800 5400 2 35400 5400 35400 -6000 2 33000 -6000 30600 -6000 2 3600 2400 4800 2400 2 1800 2400 3600 2400 2 3600 2400 3600 -6000 2 3600 -6000 30000 -6000 2 30000 -6000 30600 -6000 2 33000 -6000 35400 -6000 1 3600 2400 
hades.signals.SignalStdLogic1164 n33 4 nRESET Y registerbank nRESET Flag_Registerbank nRESET timer nRESET_IN 7 2 16800 6000 16200 6000 2 16200 6000 16200 15000 2 -5400 15000 -4800 15000 2 -4800 15000 -4800 3600 2 -4800 3600 -3000 3600 2 -4800 15000 16200 15000 2 30000 15000 16200 15000 2 16200 15000 -4800 15000 
hades.signals.SignalStdLogicVector n31 32 2 PC-MUX Y ADDRESSBUS A 2 2 33000 6000 33000 7800 2 33000 7800 43800 7800 0 
hades.signals.SignalStdLogic1164 n30 2 instruction_decoder nWRITE nWE A 4 2 9600 8400 10800 8400 2 10800 8400 10800 17400 2 10800 17400 42600 17400 2 42600 17400 47400 17400 0 
hades.signals.SignalStdLogicVector n16_0 32 3 registerbank REG_A DATABUS_OUT A CONST A0 7 2 21600 3000 22200 3000 2 22200 3000 28800 3000 2 28800 3000 28800 9000 2 28800 9000 43800 9000 2 22200 3000 22200 7800 2 22200 7800 19800 7800 2 19800 8400 19800 7800 1 22200 3000 
hades.signals.SignalStdLogic1164 n29 2 instruction_decoder nREAD nRE A 3 2 9600 9000 10200 9000 2 10200 9000 10200 16800 2 10200 16800 43800 16800 0 
hades.signals.SignalStdLogic1164 n28 2 ALU OVERFLOW Flag_Registerbank OVERFLOW_IN 1 2 28800 11400 30000 11400 0 
hades.signals.SignalStdLogicVector n10_0_0 32 3 ALU RESULT READ A0 PC-MUX A1 9 2 28800 10800 29400 10800 2 29400 1800 29400 -5400 2 29400 -5400 15600 -5400 2 15600 -5400 15600 -3600 2 29400 10800 29400 3000 2 29400 3000 29400 1800 2 29400 1800 33300 1800 2 33300 1800 33600 1800 2 33600 1800 33600 4200 1 29400 1800 
hades.signals.SignalStdLogic1164 n27 2 Flag_Registerbank OVERFLOW_OUT tester OVERFLOW_IN 1 2 37200 11400 34800 11400 0 
hades.signals.SignalStdLogic1164 n26 2 Flag_Registerbank NEGATIVE_OUT tester NEGATIVE_IN 1 2 37200 12000 34800 12000 0 
hades.signals.SignalStdLogic1164 n25 2 Flag_Registerbank CARRY_OUT tester CARRY_IN 1 2 37200 12600 34800 12600 0 
hades.signals.SignalStdLogic1164 n24 2 Flag_Registerbank ZERO_OUT tester ZERO_IN 1 2 37200 13200 34800 13200 0 
hades.signals.SignalStdLogic1164 n23 2 ALU NEGATIVE Flag_Registerbank NEGATIVE_IN 1 2 28800 12000 30000 12000 0 
hades.signals.SignalStdLogic1164 n22 2 ALU CARRY Flag_Registerbank CARRY_IN 1 2 28800 12600 30000 12600 0 
hades.signals.SignalStdLogic1164 n21 2 ALU ZERO Flag_Registerbank ZERO_IN 1 2 28800 13200 30000 13200 0 
hades.signals.SignalStdLogicVector n20 32 3 instruction_decoder 32_bit_CONST CONST A1 LOADHI A1 9 2 18600 8400 18600 7800 2 18600 7800 14400 7800 2 14400 7800 14400 6600 2 11400 6600 9600 6600 2 14400 6600 11400 6600 2 11400 6600 11400 -1200 2 11400 -1200 13800 -1200 2 13800 -1200 13800 -900 2 13800 -900 13800 -600 1 11400 6600 
hades.signals.SignalStdLogicVector n17_0_0 32 3 registerbank REG_B PC-MUX A0 ALU B 7 2 21600 2400 22500 2400 2 22800 2400 32100 2400 2 32100 2400 32400 2400 2 32400 2400 32400 4200 2 22500 2400 22800 2400 2 22800 2400 22800 10800 2 22800 10800 24000 10800 1 22800 2400 
hades.signals.SignalStdLogic1164 n9 2 instruction_decoder POP registerbank POP 1 2 9600 3000 16800 3000 0 
hades.signals.SignalStdLogic1164 n8 5 CLOCK Y instruction_decoder CLOCK timer CLOCK Flag_Registerbank CLOCK registerbank CLOCK 12 2 4800 4200 4200 4200 2 4200 4200 4200 14400 2 -3000 3000 -4200 3000 2 -4200 5400 -4200 14400 2 -8400 14400 -4200 14400 2 30000 14400 15600 14400 2 15600 14400 15600 5400 2 15600 5400 16800 5400 2 -4200 3000 -4200 4800 2 -4200 5400 -4200 4800 2 15600 14400 4200 14400 2 -4200 14400 4200 14400 3 15600 14400 4200 14400 -4200 14400 
hades.signals.SignalStdLogicVector n7 32 2 LOADHI Y registerbank DATA 2 2 14400 1200 14400 2400 2 14400 2400 16800 2400 0 
hades.signals.SignalStdLogic1164 n6 2 timer nRESET_OUT instruction_decoder nRES 1 2 1800 3600 4800 3600 0 
hades.signals.SignalStdLogic1164 n5 2 timer FETCH instruction_decoder FETCH 1 2 4800 3000 1800 3000 0 
hades.signals.SignalStdLogic1164 n4 2 instruction_decoder HALT timer HALT 5 2 9600 1800 10200 1800 2 10200 1800 10200 600 2 10200 600 -3600 600 2 -3600 600 -3600 1800 2 -3600 1800 -3000 1800 0 
hades.signals.SignalStdLogic1164 n3 2 instruction_decoder READ_MUX READ S 4 2 9600 2400 10800 2400 2 10800 2400 10800 -2400 2 10800 -2400 12900 -2400 2 12900 -2400 13200 -2400 0 
hades.signals.SignalStdLogicVector n2 32 2 READ Y LOADHI A0 1 2 15000 -1800 15000 -600 0 
hades.signals.SignalStdLogicVector n1 3 2 instruction_decoder OPCODE ALU opcode 3 2 9600 5400 12600 5400 2 12600 5400 12600 12000 2 12600 12000 24000 12000 0 
hades.signals.SignalStdLogic1164 n0 2 instruction_decoder LOADHI LOADHI S 3 2 9600 9600 12000 9600 2 12000 9600 12000 600 2 12000 600 12600 600 0 
hades.signals.SignalStdLogic1164 n19 2 instruction_decoder SET_FLAGS Flag_Registerbank SET_FLAGS 8 2 9600 7800 13200 7800 2 13200 7800 13200 13800 2 13200 13800 23400 13800 2 23400 13800 23700 13800 2 23700 13800 23700 14100 2 23700 14100 29100 14100 2 29100 14100 29100 13800 2 29100 13800 30000 13800 0 
hades.signals.SignalStdLogicVector n18 32 2 CONST Y ALU A 2 2 19200 10200 19200 11400 2 19200 11400 24000 11400 0 
hades.signals.SignalStdLogicVector n16 4 2 instruction_decoder CONDITION tester CONDITION 5 2 9600 7200 32400 7200 2 32400 7200 32400 8400 2 32400 8400 36000 8400 2 36000 8400 36000 10800 2 36000 10800 37200 10800 0 
hades.signals.SignalStdLogic1164 n15 2 instruction_decoder CONST_MUX CONST S 3 2 9600 6000 15000 6000 2 15000 6000 15000 9600 2 15000 9600 17400 9600 0 
hades.signals.SignalStdLogicVector n14 4 2 instruction_decoder ADDR_A registerbank ADDR_A 1 2 9600 4800 16800 4800 0 
hades.signals.SignalStdLogicVector n13 4 2 instruction_decoder ADDR_B registerbank ADDR_B 1 2 9600 4200 16800 4200 0 
hades.signals.SignalStdLogicVector n12 4 2 instruction_decoder ADDR_DEST registerbank ADDR_DEST 1 2 9600 3600 16800 3600 0 
hades.signals.SignalStdLogic1164 n11 2 timer HALTED HALTED A 3 2 45000 -6600 3000 -6600 2 1800 1800 3000 1800 2 3000 1800 3000 -6600 0 
hades.signals.SignalStdLogic1164 n10_1 2 tester TEST_SUCCEEDS timer TEST_SUCCEEDS 7 2 42000 10800 42600 10800 2 42600 10800 42600 16200 2 42600 16200 29400 16200 2 29400 16200 29400 15600 2 29400 15600 -3600 15600 2 -3600 2400 -3000 2400 2 -3600 2400 -3600 15600 0 
[end signals]
[end]
