# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../7seg_test.srcs/sources_1/new/7seg.vhd" \

# Do not sort compile order
nosort
