/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  reg [13:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z[4] ? celloutsig_0_4z[12] : celloutsig_0_3z[8]);
  assign celloutsig_0_9z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_4z[4]);
  assign celloutsig_1_0z = !(in_data[168] ? in_data[168] : in_data[130]);
  assign celloutsig_0_1z = !(in_data[84] ? celloutsig_0_0z[3] : in_data[1]);
  assign celloutsig_1_4z = !(celloutsig_1_2z[14] ? celloutsig_1_1z[4] : celloutsig_1_2z[13]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_1_15z = !(celloutsig_1_11z[2] ? celloutsig_1_3z : celloutsig_1_6z);
  assign celloutsig_0_11z = ! celloutsig_0_4z[7:4];
  assign celloutsig_1_3z = ! celloutsig_1_2z[6:0];
  assign celloutsig_1_6z = ! { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = ! { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = ! { celloutsig_1_1z[6], celloutsig_1_8z };
  assign celloutsig_1_18z = ! { celloutsig_1_8z[5:1], celloutsig_1_15z };
  assign celloutsig_1_19z = ! { in_data[156:148], celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[34:30] >> in_data[60:56];
  assign celloutsig_0_4z = in_data[20:8] >> celloutsig_0_3z[13:1];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >> { in_data[95:88], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[140:133] >> in_data[146:139];
  assign celloutsig_1_2z = { in_data[183:165], celloutsig_1_0z } >> { in_data[178], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[163:160], celloutsig_1_3z, celloutsig_1_5z } >> celloutsig_1_1z[7:2];
  assign celloutsig_1_11z = { celloutsig_1_8z[5:4], celloutsig_1_4z, celloutsig_1_6z } >> { celloutsig_1_8z[4:2], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_2z[16:13], celloutsig_1_10z } >> celloutsig_1_8z[4:0];
  assign celloutsig_0_2z = in_data[43:35] >> in_data[94:86];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[38:34], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
