
ö
v++_link_vadd_sw_emu$1a4bfe96-2d2a-4243-81c8-dcf6ebacfb1f¾v++  -l -g -t sw_emu -R 1 --platform xilinx_u200_xdma_201830_2 --profile.data all:all:all --profile.stall all:all:all --temp_dir ././../build/DDR_banks/temp_dir --report_dir ././../build/DDR_banks/report_dir --log_dir ././../build/DDR_banks/log_dir --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/DDR_banks.cfg -I./../reference_files -DNDDR_BANKS= ././../build/DDR_banks/vadd_sw_emu.xo -o ././../build/DDR_banks/vadd_sw_emu.xclbin *s"o/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/report_dir/link/v++_link_vadd_sw_emu_guidance.html2j"f/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/temp_dir/v++_link_vadd_sw_emu_guidance.pbB•
C/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/DDR_banks.cfgN[connectivity]
sp=vadd_1.in1:DDR[0]
sp=vadd_1.in2:DDR[0]
sp=vadd_1.out:DDR[1]
