xpm_cdc.sv,systemverilog,xpm,E:/SoftWare/Program/Vivado202001/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,E:/SoftWare/Program/Vivado202001/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/SoftWare/Program/Vivado202001/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
uart_bmpg.v,verilog,xil_defaultlib,../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/upg.v,
uart_connect_pc.v,verilog,xil_defaultlib,../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/sim/uart_connect_pc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
