vendor_name = ModelSim
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/BB_SYSTEM.sdc
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/BB_SYSTEM.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/db/BB_SYSTEM.cmp.rdb
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_RegGENERAL.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_RegGENERAL_1_2_3.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_RegGENERAL_1_2.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_RANDOM.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_BOTTOMSIDECOMPARATORRIGHT.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_BOTTOMSIDECOMPARATORLEFT_1.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_BOTTOMSIDECOMPARATORLEFT_2.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_BOTTOMSIDECOMPARATORRIGHT_2.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_COMPARATORLOST.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_COMPARATOR_LOST_TWO_PLAYERS.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_SPEEDCOMPARATOR.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEPOINT.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_CONTADORCLK.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINELOAD.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_CAMBIANTE.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_SALIDATRANSI.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_COMIENZO.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_POSICION1.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_ESENCIAL1.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_RANDOM2.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_TRANSI1.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/MUX_SALIDARANDOM.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEFAIL.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_SEPARADOR.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MULTX.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_REGRESIVA.v
source_file = 1, C:/Users/herna/Downloads/PRJ0_BASE_1 sin registro_random_tiempo/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 con MULTX/PRJ0_BASE_1 sin MULTX/2010-PRJ0_BASE_1/db/BB_SYSTEM.cbx.xml
design_name = BB_SYSTEM
instance = comp, \BB_SYSTEM_max7219DIN_Out~output , BB_SYSTEM_max7219DIN_Out~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_max7219NCS_Out~output , BB_SYSTEM_max7219NCS_Out~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_max7219CLK_Out~output , BB_SYSTEM_max7219CLK_Out~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_CLOCK_50~input , BB_SYSTEM_CLOCK_50~input, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_CLOCK_50~inputclkctrl , BB_SYSTEM_CLOCK_50~inputclkctrl, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[0]~18 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[0]~18, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_RESET_InHigh~input , BB_SYSTEM_RESET_InHigh~input, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg~46 , matrix_ctrl_unit_0|state_reg~46, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~7 , matrix_ctrl_unit_0|clk_driver_reg~7, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~3 , matrix_ctrl_unit_0|clk_driver_reg~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~6 , matrix_ctrl_unit_0|clk_driver_reg~6, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~2 , matrix_ctrl_unit_0|clk_driver_reg~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~5 , matrix_ctrl_unit_0|clk_driver_reg~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~1 , matrix_ctrl_unit_0|clk_driver_reg~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~4 , matrix_ctrl_unit_0|clk_driver_reg~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|clk_driver_reg~0 , matrix_ctrl_unit_0|clk_driver_reg~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Trig_Register2 , matrix_ctrl_unit_0|Trig_Register2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Trig_SignalPOS , matrix_ctrl_unit_0|Trig_SignalPOS, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|WideOr3~0 , matrix_ctrl_unit_0|WideOr3~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|WideOr3 , matrix_ctrl_unit_0|WideOr3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg~47 , matrix_ctrl_unit_0|state_reg~47, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector28~0 , matrix_ctrl_unit_0|Selector28~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|cur_col_reg[0]~feeder , matrix_ctrl_unit_0|cur_col_reg[0]~feeder, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|cur_col_reg[0] , matrix_ctrl_unit_0|cur_col_reg[0], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector2~1 , matrix_ctrl_unit_0|Selector2~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector26~0 , matrix_ctrl_unit_0|Selector26~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector27~2 , matrix_ctrl_unit_0|Selector27~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|cur_col_reg[1] , matrix_ctrl_unit_0|cur_col_reg[1], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Add1~1 , matrix_ctrl_unit_0|Add1~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector26~1 , matrix_ctrl_unit_0|Selector26~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|cur_col_reg[2] , matrix_ctrl_unit_0|cur_col_reg[2], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Add1~0 , matrix_ctrl_unit_0|Add1~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector25~0 , matrix_ctrl_unit_0|Selector25~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|cur_col_reg[3] , matrix_ctrl_unit_0|cur_col_reg[3], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg~45 , matrix_ctrl_unit_0|state_reg~45, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg~48 , matrix_ctrl_unit_0|state_reg~48, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.START , matrix_ctrl_unit_0|state_reg.START, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.MAIN_LOOP~clkctrl , matrix_ctrl_unit_0|state_reg.MAIN_LOOP~clkctrl, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|ctrl_sr[0] , matrix_ctrl_unit_0|ctrl_sr[0], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8]~50 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8]~50, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[0] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[0], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[1]~20 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[1]~20, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[1] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[1], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[2]~22 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[2]~22, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[2] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[2], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[3]~24 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[3]~24, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[3] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[3], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[4]~26 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[4]~26, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[4] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[4], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[5]~28 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[5]~28, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[5] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[5], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[6]~30 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[6]~30, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[6] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[6], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[7]~32 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[7]~32, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[7] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[7], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8]~34 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8]~34, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[8], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[9]~36 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[9]~36, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[9] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[9], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[10]~38 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[10]~38, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[10] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[10], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[11]~40 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[11]~40, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[11] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[11], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[12]~42 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[12]~42, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[12] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[12], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[13]~44 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[13]~44, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[13] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[13], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[14]~46 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[14]~46, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[14] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[14], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[15]~48 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[15]~48, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[15] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|cnt_reg[15], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Equal0~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN~0 , matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN , matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector11~0 , matrix_ctrl_unit_0|Selector11~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector8~0 , matrix_ctrl_unit_0|Selector8~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE , matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector9~0 , matrix_ctrl_unit_0|Selector9~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector6~0 , matrix_ctrl_unit_0|Selector6~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.INTENSITY , matrix_ctrl_unit_0|state_reg.INTENSITY, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector7~0 , matrix_ctrl_unit_0|Selector7~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector4~0 , matrix_ctrl_unit_0|Selector4~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE , matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector5~0 , matrix_ctrl_unit_0|Selector5~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector14~0 , matrix_ctrl_unit_0|Selector14~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF , matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector15~0 , matrix_ctrl_unit_0|Selector15~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH , matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector1~0 , matrix_ctrl_unit_0|Selector1~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.MAIN_LOOP~feeder , matrix_ctrl_unit_0|state_reg.MAIN_LOOP~feeder, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.MAIN_LOOP , matrix_ctrl_unit_0|state_reg.MAIN_LOOP, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Selector2~0 , matrix_ctrl_unit_0|Selector2~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|state_reg.UPDATE_FRAME , matrix_ctrl_unit_0|state_reg.UPDATE_FRAME, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|WideOr1~0 , matrix_ctrl_unit_0|WideOr1~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|WideOr1 , matrix_ctrl_unit_0|WideOr1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|ctrl_sr[1] , matrix_ctrl_unit_0|ctrl_sr[1], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux1~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux1~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux2~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux2~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux3~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux3~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux4~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux4~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux4~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux4~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux5~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux5~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux5~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux5~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux6~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux6~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux6~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux6~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[9]~feeder , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[9]~feeder, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux7~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux7~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux7~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux7~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[8]~feeder , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[8]~feeder, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[5]~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[5]~2, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[0]~21 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[0]~21, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_RESET_0~feeder , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_RESET_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_RESET_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_RESET_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_START_0~0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_START_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_START_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_START_0, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_startButton_InLow~input , BB_SYSTEM_startButton_InLow~input, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|DFF1~0 , SC_DEBOUNCE1_u0|DFF1~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|DFF1 , SC_DEBOUNCE1_u0|DFF1, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|DFF2~0 , SC_DEBOUNCE1_u0|DFF2~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|DFF2 , SC_DEBOUNCE1_u0|DFF2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reset , SC_DEBOUNCE1_u0|q_reset, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~2 , SC_DEBOUNCE1_u0|Add0~2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~33 , SC_DEBOUNCE1_u0|Add0~33, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[0] , SC_DEBOUNCE1_u0|q_reg[0], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~4 , SC_DEBOUNCE1_u0|Add0~4, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~32 , SC_DEBOUNCE1_u0|Add0~32, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[1] , SC_DEBOUNCE1_u0|q_reg[1], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~6 , SC_DEBOUNCE1_u0|Add0~6, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~31 , SC_DEBOUNCE1_u0|Add0~31, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[2] , SC_DEBOUNCE1_u0|q_reg[2], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~8 , SC_DEBOUNCE1_u0|Add0~8, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~30 , SC_DEBOUNCE1_u0|Add0~30, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[3] , SC_DEBOUNCE1_u0|q_reg[3], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~10 , SC_DEBOUNCE1_u0|Add0~10, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~29 , SC_DEBOUNCE1_u0|Add0~29, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[4] , SC_DEBOUNCE1_u0|q_reg[4], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~12 , SC_DEBOUNCE1_u0|Add0~12, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~28 , SC_DEBOUNCE1_u0|Add0~28, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[5] , SC_DEBOUNCE1_u0|q_reg[5], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~14 , SC_DEBOUNCE1_u0|Add0~14, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~27 , SC_DEBOUNCE1_u0|Add0~27, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[6] , SC_DEBOUNCE1_u0|q_reg[6], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~16 , SC_DEBOUNCE1_u0|Add0~16, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~26 , SC_DEBOUNCE1_u0|Add0~26, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[7] , SC_DEBOUNCE1_u0|q_reg[7], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~18 , SC_DEBOUNCE1_u0|Add0~18, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~25 , SC_DEBOUNCE1_u0|Add0~25, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[8] , SC_DEBOUNCE1_u0|q_reg[8], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~20 , SC_DEBOUNCE1_u0|Add0~20, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~24 , SC_DEBOUNCE1_u0|Add0~24, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[9] , SC_DEBOUNCE1_u0|q_reg[9], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~22 , SC_DEBOUNCE1_u0|Add0~22, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|Add0~34 , SC_DEBOUNCE1_u0|Add0~34, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|q_reg[10] , SC_DEBOUNCE1_u0|q_reg[10], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out~0 , SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out , SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINELOAD_u0|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_INIT_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|Selector2~0 , SC_STATEMACHINELOAD_u0|Selector2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[0]~26 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[0]~26, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|SC_STATEMACHINEBACKG_reset_OutHigh , SC_STATEMACHINELOAD_u0|SC_STATEMACHINEBACKG_reset_OutHigh, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[0] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[0], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[1]~22 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[1]~22, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[1] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[1], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[2]~24 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[2]~24, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[2] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[2], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[3]~27 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[3]~27, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[3] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[3], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[4]~29 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[4]~29, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[4] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[4], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[5]~31 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[5]~31, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[5] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[5], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[6]~33 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[6]~33, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[6] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[6], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[7]~35 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[7]~35, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[7] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[7], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[8]~37 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[8]~37, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[8] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[8], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[9]~39 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[9]~39, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[9] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[9], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[10]~41 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[10]~41, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[10] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[10], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[11]~43 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[11]~43, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[11] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[11], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[12]~45 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[12]~45, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[12] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[12], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[13]~47 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[13]~47, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[13] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[13], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[14]~49 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[14]~49, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[14] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[14], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[15]~51 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[15]~51, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[15] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[15], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[16]~53 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[16]~53, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[16] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[16], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[17]~55 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[17]~55, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[17] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[17], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[18]~57 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[18]~57, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[18] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[18], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[19]~59 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[19]~59, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[19] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[19], BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~5 , SC_SPEEDCOMPARATOR_u0|Equal0~5, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[20]~61 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[20]~61, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[20] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[20], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[21]~63 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[21]~63, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[21] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[21], BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[22]~65 , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[22]~65, BB_SYSTEM, 1
instance = comp, \SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[22] , SC_upSPEEDCOUNTER_u0|upSPEEDCOUNTER_Register[22], BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~6 , SC_SPEEDCOMPARATOR_u0|Equal0~6, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~2 , SC_SPEEDCOMPARATOR_u0|Equal0~2, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~0 , SC_SPEEDCOMPARATOR_u0|Equal0~0, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~1 , SC_SPEEDCOMPARATOR_u0|Equal0~1, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~3 , SC_SPEEDCOMPARATOR_u0|Equal0~3, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~4 , SC_SPEEDCOMPARATOR_u0|Equal0~4, BB_SYSTEM, 1
instance = comp, \SC_SPEEDCOMPARATOR_u0|Equal0~7 , SC_SPEEDCOMPARATOR_u0|Equal0~7, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|Selector1~0 , SC_STATEMACHINELOAD_u0|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_COUNT_0~feeder , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_COUNT_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_COUNT_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_COUNT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|Selector0~0 , SC_STATEMACHINELOAD_u0|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Signal.STATE_LOAD_0~0 , SC_STATEMACHINELOAD_u0|STATE_Signal.STATE_LOAD_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_LOAD_0 , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_LOAD_0, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[0] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[1]~7 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[1]~7, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[1] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[2]~9 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[2]~9, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[2] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[3]~11 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[3]~11, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[3] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[4]~13 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[4]~13, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[4] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[5]~15 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[5]~15, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[5] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[6]~17 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[6]~17, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[6] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[6], BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~2 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~2, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[7]~19 , SC_RELOJ_u0|upSPEEDCOUNTER_Register[7]~19, BB_SYSTEM, 1
instance = comp, \SC_RELOJ_u0|upSPEEDCOUNTER_Register[7] , SC_RELOJ_u0|upSPEEDCOUNTER_Register[7], BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal0~0 , SC_STATEMACHINE_MULTX_u1|Equal0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal0~1 , SC_STATEMACHINE_MULTX_u1|Equal0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector0~0 , SC_STATEMACHINE_MULTX_u0|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINE_MULTX_u0|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_INIT_0 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector1~0 , SC_STATEMACHINE_MULTX_u0|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal8~0 , SC_STATEMACHINE_MULTX_u1|Equal8~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal5~0 , SC_STATEMACHINE_MULTX_u1|Equal5~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal7~0 , SC_STATEMACHINE_MULTX_u1|Equal7~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal6~0 , SC_STATEMACHINE_MULTX_u1|Equal6~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal6~1 , SC_STATEMACHINE_MULTX_u1|Equal6~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Equal4~0 , SC_STATEMACHINE_REGRESIVA_u0|Equal4~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Equal4~1 , SC_STATEMACHINE_REGRESIVA_u0|Equal4~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|STATE_Register.STATE_LOAD_0~clkctrl , SC_STATEMACHINELOAD_u0|STATE_Register.STATE_LOAD_0~clkctrl, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[2] , SC_RANDOM_u0|RANDOM_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[1]~feeder , SC_RANDOM_u0|RANDOM_Register[1]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[1] , SC_RANDOM_u0|RANDOM_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|funcionpro~0 , SC_RANDOM_u0|funcionpro~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[7] , SC_RANDOM_u0|RANDOM_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[6]~0 , SC_RANDOM_u0|RANDOM_Register[6]~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[6] , SC_RANDOM_u0|RANDOM_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[5]~1 , SC_RANDOM_u0|RANDOM_Register[5]~1, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[5] , SC_RANDOM_u0|RANDOM_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[4] , SC_RANDOM_u0|RANDOM_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[3] , SC_RANDOM_u0|RANDOM_Register[3], BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_senal0_0~0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_senal0_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal0_0~feeder , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal0_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal0_0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal0_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_INIT_0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|Selector1~0 , SC_STATEMACHINE_CAMBIANTE_u0|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|Selector0~0 , SC_STATEMACHINE_CAMBIANTE_u0|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|Selector0~1 , SC_STATEMACHINE_CAMBIANTE_u0|Selector0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_senal1_0~0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Signal.STATE_senal1_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal1_0~feeder , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal1_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal1_0 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_senal1_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|Selector2~0 , SC_STATEMACHINE_CAMBIANTE_u0|Selector2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_2~feeder , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_2~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_2 , SC_STATEMACHINE_CAMBIANTE_u0|STATE_Register.STATE_CHECK_2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_CAMBIANTE_u0|SC_STATEMACHINEBACKG_SenalCambiante , SC_STATEMACHINE_CAMBIANTE_u0|SC_STATEMACHINEBACKG_SenalCambiante, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal1~3 , SC_STATEMACHINE_MULTX_u1|Equal1~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector3~0 , SC_STATEMACHINE_MULTX_u1|Selector3~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI1 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal2~0 , SC_STATEMACHINE_MULTX_u1|Equal2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector4~0 , SC_STATEMACHINE_MULTX_u1|Selector4~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector4~1 , SC_STATEMACHINE_MULTX_u1|Selector4~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM1 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM1, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~10 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~10, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal8~1 , SC_STATEMACHINE_MULTX_u1|Equal8~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal1~2 , SC_STATEMACHINE_MULTX_u1|Equal1~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal8~2 , SC_STATEMACHINE_MULTX_u1|Equal8~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector11~1 , SC_STATEMACHINE_MULTX_u1|Selector11~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector7~3 , SC_STATEMACHINE_MULTX_u1|Selector7~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector6~0 , SC_STATEMACHINE_MULTX_u1|Selector6~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector11~0 , SC_STATEMACHINE_MULTX_u1|Selector11~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector11~2 , SC_STATEMACHINE_MULTX_u1|Selector11~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_LOST , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_LOST, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~1 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~1, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|Equal0~0 , CC_MUX_ESENCIAL1_u1|Equal0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector2~0 , SC_STATEMACHINE_MULTX_u0|Selector2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector2~1 , SC_STATEMACHINE_MULTX_u0|Selector2~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_COMIENZO , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_COMIENZO, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector3~0 , SC_STATEMACHINE_MULTX_u0|Selector3~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI1 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI1, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~8 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~8, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector4~0 , SC_STATEMACHINE_MULTX_u0|Selector4~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector4~1 , SC_STATEMACHINE_MULTX_u0|Selector4~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM1 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector6~0 , SC_STATEMACHINE_MULTX_u0|Selector6~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector6~1 , SC_STATEMACHINE_MULTX_u0|Selector6~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_PUFF1 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_PUFF1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector7~3 , SC_STATEMACHINE_MULTX_u0|Selector7~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Equal4~0 , SC_STATEMACHINE_MULTX_u1|Equal4~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector5~0 , SC_STATEMACHINE_MULTX_u0|Selector5~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI2 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector7~2 , SC_STATEMACHINE_MULTX_u0|Selector7~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM2 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|WideOr14~0 , SC_STATEMACHINE_MULTX_u0|WideOr14~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|WideOr14 , SC_STATEMACHINE_MULTX_u0|WideOr14, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~12 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~12, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~13 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~13, BB_SYSTEM, 1
instance = comp, \CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[4]~3 , CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[4]~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~3 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~8 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~8, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~7 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~7, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~9 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~9, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_senal0_0~0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_senal0_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_senal0_0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_senal0_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~4 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~4, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~5 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~5, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~6 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal~6, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_INIT_0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Selector1~0 , SC_STATEMACHINE_REGRESIVA_u0|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Selector0~0 , SC_STATEMACHINE_REGRESIVA_u0|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Selector0~1 , SC_STATEMACHINE_REGRESIVA_u0|Selector0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_TRANSI_0~0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Signal.STATE_TRANSI_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_TRANSI_0 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_TRANSI_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|Selector2~0 , SC_STATEMACHINE_REGRESIVA_u0|Selector2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_2 , SC_STATEMACHINE_REGRESIVA_u0|STATE_Register.STATE_CHECK_2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_REGRESIVA_u0|SC_STATEMACHINEBACKG_SENALREGRESIVA , SC_STATEMACHINE_REGRESIVA_u0|SC_STATEMACHINEBACKG_SENALREGRESIVA, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out~0 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out~0, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[2]~14 , SC_RegGENERAL_u7|RegGENERAL_Register[2]~14, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~1 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~1, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[5]~1 , SC_RANDOM_u2|RANDOM_Register[5]~1, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[5] , SC_RANDOM_u2|RANDOM_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[4]~0 , SC_RANDOM_u2|RANDOM_Register[4]~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[4] , SC_RANDOM_u2|RANDOM_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[3] , SC_RANDOM_u2|RANDOM_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[2] , SC_RANDOM_u2|RANDOM_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[1] , SC_RANDOM_u2|RANDOM_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|funcionpro~0 , SC_RANDOM_u2|funcionpro~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[7] , SC_RANDOM_u2|RANDOM_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[6] , SC_RANDOM_u2|RANDOM_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[5] , SC_RANDOM_u1|RANDOM_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[4]~feeder , SC_RANDOM_u1|RANDOM_Register[4]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[4] , SC_RANDOM_u1|RANDOM_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[3]~1 , SC_RANDOM_u1|RANDOM_Register[3]~1, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[3] , SC_RANDOM_u1|RANDOM_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[2]~0 , SC_RANDOM_u1|RANDOM_Register[2]~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[2] , SC_RANDOM_u1|RANDOM_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[1] , SC_RANDOM_u1|RANDOM_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|funcionpro~0 , SC_RANDOM_u1|funcionpro~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[7] , SC_RANDOM_u1|RANDOM_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[6] , SC_RANDOM_u1|RANDOM_Register[6], BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~2 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~2, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~3 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[2]~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINELOAD_u0|SC_STATEMACHINEBACKG_CLEAR_Outhigh , SC_STATEMACHINELOAD_u0|SC_STATEMACHINEBACKG_CLEAR_Outhigh, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[2] , SC_RegGENERAL_u7|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u6|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[2] , SC_RegGENERAL_u6|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u5|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[2] , SC_RegGENERAL_u5|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u4|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[2] , SC_RegGENERAL_u4|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u3|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[2] , SC_RegGENERAL_u3|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u2|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[2] , SC_RegGENERAL_u2|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[2]~feeder , SC_RegGENERAL_u1|RegGENERAL_Register[2]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[2] , SC_RegGENERAL_u1|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[2] , SC_RegGENERAL_1_5|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal~7 , SC_RegSHIFTER_u0|RegSHIFTER_Signal~7, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[7] , SC_RegSHIFTER_u0|RegSHIFTER_Register[7], BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_leftButton1_InLow~input , BB_SYSTEM_leftButton1_InLow~input, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|DFF1~0 , SC_DEBOUNCE1_u1|DFF1~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|DFF1 , SC_DEBOUNCE1_u1|DFF1, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|DFF2~0 , SC_DEBOUNCE1_u1|DFF2~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|DFF2 , SC_DEBOUNCE1_u1|DFF2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~2 , SC_DEBOUNCE1_u1|Add0~2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reset , SC_DEBOUNCE1_u1|q_reset, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~33 , SC_DEBOUNCE1_u1|Add0~33, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[0] , SC_DEBOUNCE1_u1|q_reg[0], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~4 , SC_DEBOUNCE1_u1|Add0~4, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~32 , SC_DEBOUNCE1_u1|Add0~32, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[1] , SC_DEBOUNCE1_u1|q_reg[1], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~6 , SC_DEBOUNCE1_u1|Add0~6, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~31 , SC_DEBOUNCE1_u1|Add0~31, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[2] , SC_DEBOUNCE1_u1|q_reg[2], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~8 , SC_DEBOUNCE1_u1|Add0~8, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~30 , SC_DEBOUNCE1_u1|Add0~30, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[3] , SC_DEBOUNCE1_u1|q_reg[3], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~10 , SC_DEBOUNCE1_u1|Add0~10, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~29 , SC_DEBOUNCE1_u1|Add0~29, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[4] , SC_DEBOUNCE1_u1|q_reg[4], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~12 , SC_DEBOUNCE1_u1|Add0~12, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~28 , SC_DEBOUNCE1_u1|Add0~28, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[5] , SC_DEBOUNCE1_u1|q_reg[5], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~14 , SC_DEBOUNCE1_u1|Add0~14, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~27 , SC_DEBOUNCE1_u1|Add0~27, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[6] , SC_DEBOUNCE1_u1|q_reg[6], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~16 , SC_DEBOUNCE1_u1|Add0~16, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~26 , SC_DEBOUNCE1_u1|Add0~26, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[7] , SC_DEBOUNCE1_u1|q_reg[7], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~18 , SC_DEBOUNCE1_u1|Add0~18, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~25 , SC_DEBOUNCE1_u1|Add0~25, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[8] , SC_DEBOUNCE1_u1|q_reg[8], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~20 , SC_DEBOUNCE1_u1|Add0~20, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~24 , SC_DEBOUNCE1_u1|Add0~24, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[9] , SC_DEBOUNCE1_u1|q_reg[9], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~22 , SC_DEBOUNCE1_u1|Add0~22, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|Add0~34 , SC_DEBOUNCE1_u1|Add0~34, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|q_reg[10] , SC_DEBOUNCE1_u1|q_reg[10], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out~0 , SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out , SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|always0~1 , SC_STATEMACHINEPOINT_u0|always0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_0 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0~feeder , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_LEFT_0, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_rightButton1_InLow~input , BB_SYSTEM_rightButton1_InLow~input, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|DFF1~0 , SC_DEBOUNCE1_u2|DFF1~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|DFF1 , SC_DEBOUNCE1_u2|DFF1, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|DFF2~0 , SC_DEBOUNCE1_u2|DFF2~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|DFF2 , SC_DEBOUNCE1_u2|DFF2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reset , SC_DEBOUNCE1_u2|q_reset, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~2 , SC_DEBOUNCE1_u2|Add0~2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~33 , SC_DEBOUNCE1_u2|Add0~33, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[0] , SC_DEBOUNCE1_u2|q_reg[0], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~4 , SC_DEBOUNCE1_u2|Add0~4, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~32 , SC_DEBOUNCE1_u2|Add0~32, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[1] , SC_DEBOUNCE1_u2|q_reg[1], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~6 , SC_DEBOUNCE1_u2|Add0~6, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~31 , SC_DEBOUNCE1_u2|Add0~31, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[2] , SC_DEBOUNCE1_u2|q_reg[2], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~8 , SC_DEBOUNCE1_u2|Add0~8, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~30 , SC_DEBOUNCE1_u2|Add0~30, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[3] , SC_DEBOUNCE1_u2|q_reg[3], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~10 , SC_DEBOUNCE1_u2|Add0~10, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~29 , SC_DEBOUNCE1_u2|Add0~29, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[4] , SC_DEBOUNCE1_u2|q_reg[4], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~12 , SC_DEBOUNCE1_u2|Add0~12, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~28 , SC_DEBOUNCE1_u2|Add0~28, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[5] , SC_DEBOUNCE1_u2|q_reg[5], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~14 , SC_DEBOUNCE1_u2|Add0~14, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~27 , SC_DEBOUNCE1_u2|Add0~27, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[6] , SC_DEBOUNCE1_u2|q_reg[6], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~16 , SC_DEBOUNCE1_u2|Add0~16, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~26 , SC_DEBOUNCE1_u2|Add0~26, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[7] , SC_DEBOUNCE1_u2|q_reg[7], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~18 , SC_DEBOUNCE1_u2|Add0~18, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~25 , SC_DEBOUNCE1_u2|Add0~25, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[8] , SC_DEBOUNCE1_u2|q_reg[8], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~20 , SC_DEBOUNCE1_u2|Add0~20, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~24 , SC_DEBOUNCE1_u2|Add0~24, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[9] , SC_DEBOUNCE1_u2|q_reg[9], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~22 , SC_DEBOUNCE1_u2|Add0~22, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|Add0~34 , SC_DEBOUNCE1_u2|Add0~34, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|q_reg[10] , SC_DEBOUNCE1_u2|q_reg[10], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out~0 , SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out , SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|Selector1~0 , SC_STATEMACHINEPOINT_u0|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RIGHT_0~feeder , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RIGHT_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RIGHT_0 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_RIGHT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|Selector1~1 , SC_STATEMACHINEPOINT_u0|Selector1~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|Selector0~1 , SC_STATEMACHINEPOINT_u0|Selector0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|Selector0~0 , SC_STATEMACHINEPOINT_u0|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|Selector0~2 , SC_STATEMACHINEPOINT_u0|Selector0~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_MOVE_1~0 , SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_MOVE_1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_MOVE_1 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_MOVE_1, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[2]~1 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[2]~1, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[6]~0 , SC_RegSHIFTER_u0|RegSHIFTER_Register[6]~0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[2] , SC_RegSHIFTER_u0|RegSHIFTER_Register[2], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[1]~6 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[1]~6, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[1] , SC_RegSHIFTER_u0|RegSHIFTER_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal~2 , SC_RegSHIFTER_u0|RegSHIFTER_Signal~2, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[0] , SC_RegSHIFTER_u0|RegSHIFTER_Register[0], BB_SYSTEM, 1
instance = comp, \SC_BOTTOMSIDECOMPARATORLEFT_1_u0|Equal0~0 , SC_BOTTOMSIDECOMPARATORLEFT_1_u0|Equal0~0, BB_SYSTEM, 1
instance = comp, \SC_BOTTOMSIDECOMPARATORLEFT_1_u0|Equal0~1 , SC_BOTTOMSIDECOMPARATORLEFT_1_u0|Equal0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|always0~0 , SC_STATEMACHINEPOINT_u0|always0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_MOVE_0~0 , SC_STATEMACHINEPOINT_u0|STATE_Signal.STATE_MOVE_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_MOVE_0 , SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_MOVE_0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[6]~3 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[6]~3, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[6] , SC_RegSHIFTER_u0|RegSHIFTER_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[5]~5 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[5]~5, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[5] , SC_RegSHIFTER_u0|RegSHIFTER_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[4]~0 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[4]~0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[4] , SC_RegSHIFTER_u0|RegSHIFTER_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Signal[3]~4 , SC_RegSHIFTER_u0|RegSHIFTER_Signal[3]~4, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u0|RegSHIFTER_Register[3] , SC_RegSHIFTER_u0|RegSHIFTER_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[3] , SC_RegGENERAL_1_5|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u0|WideOr0~1 , SC_COMPARATORLOST_u0|WideOr0~1, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~12 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~12, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~13 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~13, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~14 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[1]~14, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[1] , SC_RegGENERAL_u7|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[1] , SC_RegGENERAL_u6|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[1] , SC_RegGENERAL_u5|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[1] , SC_RegGENERAL_u4|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[1] , SC_RegGENERAL_u3|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[1] , SC_RegGENERAL_u2|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[1] , SC_RegGENERAL_u1|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[1] , SC_RegGENERAL_1_5|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~15 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~15, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~4 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~4, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~3 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|WideOr12 , SC_STATEMACHINE_MULTX_u0|WideOr12, BB_SYSTEM, 1
instance = comp, \CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[4]~4 , CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[4]~4, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~5 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~5, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~6 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~6, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~7 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[0]~7, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0] , SC_RegGENERAL_u7|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[0] , SC_RegGENERAL_u6|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[0] , SC_RegGENERAL_u5|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[0] , SC_RegGENERAL_u4|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[0] , SC_RegGENERAL_u3|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[0] , SC_RegGENERAL_u2|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[0] , SC_RegGENERAL_u1|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[0] , SC_RegGENERAL_1_5|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u0|WideOr0~0 , SC_COMPARATORLOST_u0|WideOr0~0, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[0]~feeder , SC_RANDOM_u1|RANDOM_Register[0]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u1|RANDOM_Register[0] , SC_RANDOM_u1|RANDOM_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u0|RANDOM_Register[0] , SC_RANDOM_u0|RANDOM_Register[0], BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~0 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|WideOr16~0 , SC_STATEMACHINE_MULTX_u0|WideOr16~0, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~7 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~7, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~9 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~9, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~6 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~6, BB_SYSTEM, 1
instance = comp, \CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[7]~2 , CC_TRANSIGRANDE_u0|CC_SALIDATRANSI_Out[7]~2, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~1 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~1, BB_SYSTEM, 1
instance = comp, \SC_RANDOM_u2|RANDOM_Register[0] , SC_RANDOM_u2|RANDOM_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~2 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~2, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~2 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~2, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4]~0 , SC_RegGENERAL_u7|RegGENERAL_Register[4]~0, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|Equal0~0 , CC_MUX_ESENCIAL1_u0|Equal0~0, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~3 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[0]~3, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[4] , SC_RegGENERAL_u7|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[4] , SC_RegGENERAL_u6|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[4] , SC_RegGENERAL_u5|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[4] , SC_RegGENERAL_u4|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[4] , SC_RegGENERAL_u3|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[4]~feeder , SC_RegGENERAL_u2|RegGENERAL_Register[4]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[4] , SC_RegGENERAL_u2|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[4]~feeder , SC_RegGENERAL_u1|RegGENERAL_Register[4]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[4] , SC_RegGENERAL_u1|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[4] , SC_RegGENERAL_1_5|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out~4 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out~4, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out~5 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out~5, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[5]~16 , SC_RegGENERAL_u7|RegGENERAL_Register[5]~16, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[5]~17 , SC_RegGENERAL_u7|RegGENERAL_Register[5]~17, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~9 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~9, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~10 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~10, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~11 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[1]~11, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[5] , SC_RegGENERAL_u7|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u6|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[5] , SC_RegGENERAL_u6|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u5|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[5] , SC_RegGENERAL_u5|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u4|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[5] , SC_RegGENERAL_u4|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u3|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[5] , SC_RegGENERAL_u3|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u2|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[5] , SC_RegGENERAL_u2|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[5]~feeder , SC_RegGENERAL_u1|RegGENERAL_Register[5]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[5] , SC_RegGENERAL_u1|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[5] , SC_RegGENERAL_1_5|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u0|WideOr0~2 , SC_COMPARATORLOST_u0|WideOr0~2, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~6 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~6, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~7 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~7, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~8 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[2]~8, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[6] , SC_RegGENERAL_u7|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[6]~feeder , SC_RegGENERAL_u6|RegGENERAL_Register[6]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[6] , SC_RegGENERAL_u6|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[6] , SC_RegGENERAL_u5|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[6]~feeder , SC_RegGENERAL_u4|RegGENERAL_Register[6]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[6] , SC_RegGENERAL_u4|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[6] , SC_RegGENERAL_u3|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[6] , SC_RegGENERAL_u2|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[6] , SC_RegGENERAL_u1|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[6] , SC_RegGENERAL_1_5|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u0|WideOr0~3 , SC_COMPARATORLOST_u0|WideOr0~3, BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u0|WideOr0~4 , SC_COMPARATORLOST_u0|WideOr0~4, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector9~3 , SC_STATEMACHINE_MULTX_u0|Selector9~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector9~2 , SC_STATEMACHINE_MULTX_u0|Selector9~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_PUFF2 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_PUFF2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector8~0 , SC_STATEMACHINE_MULTX_u0|Selector8~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI3 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_TRANSI3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector10~0 , SC_STATEMACHINE_MULTX_u0|Selector10~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector10~1 , SC_STATEMACHINE_MULTX_u0|Selector10~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM3 , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_RANDOM3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector11~1 , SC_STATEMACHINE_MULTX_u0|Selector11~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector11~0 , SC_STATEMACHINE_MULTX_u0|Selector11~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|Selector11~2 , SC_STATEMACHINE_MULTX_u0|Selector11~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_LOST , SC_STATEMACHINE_MULTX_u0|STATE_Register.STATE_LOST, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~4 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~4, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~5 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~5, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~12 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~12, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~13 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~13, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~14 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~14, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~15 , CC_MUX_ESENCIAL1_u0|CC_REGISTRO1_Out[3]~15, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[7] , SC_RegGENERAL_u7|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[7] , SC_RegGENERAL_u6|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[7] , SC_RegGENERAL_u5|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[7]~feeder , SC_RegGENERAL_u4|RegGENERAL_Register[7]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[7] , SC_RegGENERAL_u4|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[7] , SC_RegGENERAL_u3|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[7] , SC_RegGENERAL_u2|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[7] , SC_RegGENERAL_u1|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_5|RegGENERAL_Register[7] , SC_RegGENERAL_1_5|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[5]~5 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[5]~5, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[4]~0 , SC_RegSHIFTER_u1|RegSHIFTER_Register[4]~0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[5] , SC_RegSHIFTER_u1|RegSHIFTER_Register[5], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[4]~0 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[4]~0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[4] , SC_RegSHIFTER_u1|RegSHIFTER_Register[4], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[3]~4 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[3]~4, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[3] , SC_RegSHIFTER_u1|RegSHIFTER_Register[3], BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_leftButton2_InLow~input , BB_SYSTEM_leftButton2_InLow~input, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|DFF1~0 , SC_DEBOUNCE1_u3|DFF1~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|DFF1 , SC_DEBOUNCE1_u3|DFF1, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|DFF2~0 , SC_DEBOUNCE1_u3|DFF2~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|DFF2 , SC_DEBOUNCE1_u3|DFF2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reset , SC_DEBOUNCE1_u3|q_reset, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~2 , SC_DEBOUNCE1_u3|Add0~2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~33 , SC_DEBOUNCE1_u3|Add0~33, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[0] , SC_DEBOUNCE1_u3|q_reg[0], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~4 , SC_DEBOUNCE1_u3|Add0~4, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~32 , SC_DEBOUNCE1_u3|Add0~32, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[1] , SC_DEBOUNCE1_u3|q_reg[1], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~6 , SC_DEBOUNCE1_u3|Add0~6, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~31 , SC_DEBOUNCE1_u3|Add0~31, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[2] , SC_DEBOUNCE1_u3|q_reg[2], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~8 , SC_DEBOUNCE1_u3|Add0~8, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~30 , SC_DEBOUNCE1_u3|Add0~30, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[3] , SC_DEBOUNCE1_u3|q_reg[3], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~10 , SC_DEBOUNCE1_u3|Add0~10, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~29 , SC_DEBOUNCE1_u3|Add0~29, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[4] , SC_DEBOUNCE1_u3|q_reg[4], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~12 , SC_DEBOUNCE1_u3|Add0~12, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~28 , SC_DEBOUNCE1_u3|Add0~28, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[5] , SC_DEBOUNCE1_u3|q_reg[5], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~14 , SC_DEBOUNCE1_u3|Add0~14, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~27 , SC_DEBOUNCE1_u3|Add0~27, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[6] , SC_DEBOUNCE1_u3|q_reg[6], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~16 , SC_DEBOUNCE1_u3|Add0~16, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~26 , SC_DEBOUNCE1_u3|Add0~26, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[7] , SC_DEBOUNCE1_u3|q_reg[7], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~18 , SC_DEBOUNCE1_u3|Add0~18, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~25 , SC_DEBOUNCE1_u3|Add0~25, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[8] , SC_DEBOUNCE1_u3|q_reg[8], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~20 , SC_DEBOUNCE1_u3|Add0~20, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~24 , SC_DEBOUNCE1_u3|Add0~24, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[9] , SC_DEBOUNCE1_u3|q_reg[9], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~22 , SC_DEBOUNCE1_u3|Add0~22, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|Add0~34 , SC_DEBOUNCE1_u3|Add0~34, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|q_reg[10] , SC_DEBOUNCE1_u3|q_reg[10], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out~0 , SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out , SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|always0~1 , SC_STATEMACHINEPOINT_u1|always0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_LEFT_0~feeder , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_LEFT_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_LEFT_0 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_LEFT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_RIGHT_0~feeder , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_RIGHT_0~feeder, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_RIGHT_0 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_RIGHT_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_INIT_0~0 , SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_INIT_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_INIT_0 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_INIT_0, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_rightButton2_InLow~input , BB_SYSTEM_rightButton2_InLow~input, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|DFF1~0 , SC_DEBOUNCE1_u4|DFF1~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|DFF1 , SC_DEBOUNCE1_u4|DFF1, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|DFF2~0 , SC_DEBOUNCE1_u4|DFF2~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|DFF2 , SC_DEBOUNCE1_u4|DFF2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reset , SC_DEBOUNCE1_u4|q_reset, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~2 , SC_DEBOUNCE1_u4|Add0~2, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~33 , SC_DEBOUNCE1_u4|Add0~33, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[0] , SC_DEBOUNCE1_u4|q_reg[0], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~4 , SC_DEBOUNCE1_u4|Add0~4, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~32 , SC_DEBOUNCE1_u4|Add0~32, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[1] , SC_DEBOUNCE1_u4|q_reg[1], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~6 , SC_DEBOUNCE1_u4|Add0~6, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~31 , SC_DEBOUNCE1_u4|Add0~31, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[2] , SC_DEBOUNCE1_u4|q_reg[2], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~8 , SC_DEBOUNCE1_u4|Add0~8, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~30 , SC_DEBOUNCE1_u4|Add0~30, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[3] , SC_DEBOUNCE1_u4|q_reg[3], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~10 , SC_DEBOUNCE1_u4|Add0~10, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~29 , SC_DEBOUNCE1_u4|Add0~29, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[4] , SC_DEBOUNCE1_u4|q_reg[4], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~12 , SC_DEBOUNCE1_u4|Add0~12, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~28 , SC_DEBOUNCE1_u4|Add0~28, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[5] , SC_DEBOUNCE1_u4|q_reg[5], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~14 , SC_DEBOUNCE1_u4|Add0~14, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~27 , SC_DEBOUNCE1_u4|Add0~27, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[6] , SC_DEBOUNCE1_u4|q_reg[6], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~16 , SC_DEBOUNCE1_u4|Add0~16, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~26 , SC_DEBOUNCE1_u4|Add0~26, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[7] , SC_DEBOUNCE1_u4|q_reg[7], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~18 , SC_DEBOUNCE1_u4|Add0~18, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~25 , SC_DEBOUNCE1_u4|Add0~25, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[8] , SC_DEBOUNCE1_u4|q_reg[8], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~20 , SC_DEBOUNCE1_u4|Add0~20, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~24 , SC_DEBOUNCE1_u4|Add0~24, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[9] , SC_DEBOUNCE1_u4|q_reg[9], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~22 , SC_DEBOUNCE1_u4|Add0~22, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|Add0~34 , SC_DEBOUNCE1_u4|Add0~34, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|q_reg[10] , SC_DEBOUNCE1_u4|q_reg[10], BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out~0 , SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out~0, BB_SYSTEM, 1
instance = comp, \SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out , SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|Selector1~0 , SC_STATEMACHINEPOINT_u1|Selector1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|Selector1~1 , SC_STATEMACHINEPOINT_u1|Selector1~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_1 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|Selector0~1 , SC_STATEMACHINEPOINT_u1|Selector0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|Selector0~0 , SC_STATEMACHINEPOINT_u1|Selector0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|Selector0~2 , SC_STATEMACHINEPOINT_u1|Selector0~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_MOVE_1~0 , SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_MOVE_1~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_MOVE_1 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_MOVE_1, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal~2 , SC_RegSHIFTER_u1|RegSHIFTER_Signal~2, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[0] , SC_RegSHIFTER_u1|RegSHIFTER_Register[0], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[1]~6 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[1]~6, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[1] , SC_RegSHIFTER_u1|RegSHIFTER_Register[1], BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[2]~1 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[2]~1, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[2] , SC_RegSHIFTER_u1|RegSHIFTER_Register[2], BB_SYSTEM, 1
instance = comp, \SC_BOTTOMSIDECOMPARATORLEFT_2_u0|Equal0~0 , SC_BOTTOMSIDECOMPARATORLEFT_2_u0|Equal0~0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal~7 , SC_RegSHIFTER_u1|RegSHIFTER_Signal~7, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[7] , SC_RegSHIFTER_u1|RegSHIFTER_Register[7], BB_SYSTEM, 1
instance = comp, \SC_BOTTOMSIDECOMPARATORLEFT_2_u0|Equal0~1 , SC_BOTTOMSIDECOMPARATORLEFT_2_u0|Equal0~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|always0~0 , SC_STATEMACHINEPOINT_u1|always0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_MOVE_0~0 , SC_STATEMACHINEPOINT_u1|STATE_Signal.STATE_MOVE_0~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_MOVE_0 , SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_MOVE_0, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Signal[6]~3 , SC_RegSHIFTER_u1|RegSHIFTER_Signal[6]~3, BB_SYSTEM, 1
instance = comp, \SC_RegSHIFTER_u1|RegSHIFTER_Register[6] , SC_RegSHIFTER_u1|RegSHIFTER_Register[6], BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u1|WideOr0~3 , SC_COMPARATORLOST_u1|WideOr0~3, BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u1|WideOr0~0 , SC_COMPARATORLOST_u1|WideOr0~0, BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u1|WideOr0~1 , SC_COMPARATORLOST_u1|WideOr0~1, BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u1|WideOr0~2 , SC_COMPARATORLOST_u1|WideOr0~2, BB_SYSTEM, 1
instance = comp, \SC_COMPARATORLOST_u1|WideOr0~4 , SC_COMPARATORLOST_u1|WideOr0~4, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector6~1 , SC_STATEMACHINE_MULTX_u1|Selector6~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_PUFF1 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_PUFF1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector5~0 , SC_STATEMACHINE_MULTX_u1|Selector5~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI2 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector7~2 , SC_STATEMACHINE_MULTX_u1|Selector7~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM2 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector9~3 , SC_STATEMACHINE_MULTX_u1|Selector9~3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector9~2 , SC_STATEMACHINE_MULTX_u1|Selector9~2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_PUFF2 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_PUFF2, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector8~0 , SC_STATEMACHINE_MULTX_u1|Selector8~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI3 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_TRANSI3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector10~0 , SC_STATEMACHINE_MULTX_u1|Selector10~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector10~1 , SC_STATEMACHINE_MULTX_u1|Selector10~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM3 , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_RANDOM3, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector2~0 , SC_STATEMACHINE_MULTX_u1|Selector2~0, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|Selector2~1 , SC_STATEMACHINE_MULTX_u1|Selector2~1, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_COMIENZO , SC_STATEMACHINE_MULTX_u1|STATE_Register.STATE_COMIENZO, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[0]~11 , SC_RegGENERAL_u7|RegGENERAL_Register[0]~11, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~8 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~8, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~9 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~9, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~10 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~10, BB_SYSTEM, 1
instance = comp, \CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~11 , CC_MUX_ESENCIAL1_u1|CC_REGISTRO1_Out[3]~11, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u7|RegGENERAL_Register[3] , SC_RegGENERAL_u7|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u6|RegGENERAL_Register[3] , SC_RegGENERAL_u6|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[3]~feeder , SC_RegGENERAL_u5|RegGENERAL_Register[3]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u5|RegGENERAL_Register[3] , SC_RegGENERAL_u5|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u4|RegGENERAL_Register[3] , SC_RegGENERAL_u4|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[3]~feeder , SC_RegGENERAL_u3|RegGENERAL_Register[3]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u3|RegGENERAL_Register[3] , SC_RegGENERAL_u3|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[3]~feeder , SC_RegGENERAL_u2|RegGENERAL_Register[3]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u2|RegGENERAL_Register[3] , SC_RegGENERAL_u2|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[3]~feeder , SC_RegGENERAL_u1|RegGENERAL_Register[3]~feeder, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_u1|RegGENERAL_Register[3] , SC_RegGENERAL_u1|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[3]~4 , CC_POSICION_u0|CC_POSICION_Out[3]~4, BB_SYSTEM, 1
instance = comp, \SC_STATEMACHINE_MULTX_u1|WideOr11~0 , SC_STATEMACHINE_MULTX_u1|WideOr11~0, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~4 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~4, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[3] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[3], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Add1~2 , matrix_ctrl_unit_0|Add1~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|Add2~0 , matrix_ctrl_unit_0|Add2~0, BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[1]~6 , CC_POSICION_u0|CC_POSICION_Out[1]~6, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~6 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~6, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[1] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[1], BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[5]~5 , CC_POSICION_u0|CC_POSICION_Out[5]~5, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~5 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~5, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[5] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[5], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~5 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~5, BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[7]~7 , CC_POSICION_u0|CC_POSICION_Out[7]~7, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~7 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~7, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[7] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[7], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~6 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~6, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Decoder0~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Decoder0~0, BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[6]~3 , CC_POSICION_u0|CC_POSICION_Out[6]~3, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~3 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~3, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[6] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[6], BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[0]~2 , CC_POSICION_u0|CC_POSICION_Out[0]~2, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~2 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~2, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[0] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[0], BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[2]~1 , CC_POSICION_u0|CC_POSICION_Out[2]~1, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~1 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~1, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[2] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[2], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~2, BB_SYSTEM, 1
instance = comp, \CC_POSICION_u0|CC_POSICION_Out[4]~0 , CC_POSICION_u0|CC_POSICION_Out[4]~0, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~0 , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Signal~0, BB_SYSTEM, 1
instance = comp, \SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[4] , SC_RegGENERAL_1_2_3_u0|RegGENERAL_Register[4], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~5 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~6 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~6, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~1, BB_SYSTEM, 1
instance = comp, \data_max[3]~2 , data_max[3]~2, BB_SYSTEM, 1
instance = comp, \data_max[3]~3 , data_max[3]~3, BB_SYSTEM, 1
instance = comp, \data_max[3]~0 , data_max[3]~0, BB_SYSTEM, 1
instance = comp, \data_max[3]~1 , data_max[3]~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux12~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[3]~feeder , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[3]~feeder, BB_SYSTEM, 1
instance = comp, \data_max[2]~6 , data_max[2]~6, BB_SYSTEM, 1
instance = comp, \data_max[2]~7 , data_max[2]~7, BB_SYSTEM, 1
instance = comp, \data_max[2]~4 , data_max[2]~4, BB_SYSTEM, 1
instance = comp, \data_max[2]~5 , data_max[2]~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux13~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[2]~feeder , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[2]~feeder, BB_SYSTEM, 1
instance = comp, \data_max[1]~8 , data_max[1]~8, BB_SYSTEM, 1
instance = comp, \data_max[1]~9 , data_max[1]~9, BB_SYSTEM, 1
instance = comp, \data_max[1]~10 , data_max[1]~10, BB_SYSTEM, 1
instance = comp, \data_max[1]~11 , data_max[1]~11, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux14~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[1]~feeder , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[1]~feeder, BB_SYSTEM, 1
instance = comp, \data_max[0]~14 , data_max[0]~14, BB_SYSTEM, 1
instance = comp, \data_max[0]~15 , data_max[0]~15, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~3, BB_SYSTEM, 1
instance = comp, \data_max[0]~12 , data_max[0]~12, BB_SYSTEM, 1
instance = comp, \data_max[0]~13 , data_max[0]~13, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~5 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0]~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15]~1 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15]~1, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[0], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[1] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[1], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[2] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[2], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[3] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[3], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~5 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~6 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~6, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~7 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~7, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~8 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux11~8, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[4] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[4], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~7 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~7, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~8 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux10~8, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[5] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[5], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~2 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~2, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~3 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~3, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~5 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~5, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~6 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~6, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~7 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~7, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~8 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux9~8, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[6] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[6], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~4 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~4, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~7 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~7, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~8 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|Mux8~8, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[7] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[7], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[8] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[8], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[9] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[9], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[10] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[10], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[11] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[11], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[12] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[12], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[13] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[13], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[14] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[14], BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15]~0 , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15]~0, BB_SYSTEM, 1
instance = comp, \matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15] , matrix_ctrl_unit_0|shift_reg_start_done_unit_0|r_reg[15], BB_SYSTEM, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
