{"vcs1":{"timestamp_begin":1681520868.562454389, "rt":0.57, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681520869.166913846, "rt":0.88, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681520870.066466265, "rt":0.71, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681520868.266390803}
{"VCS_COMP_START_TIME": 1681520868.266390803}
{"VCS_COMP_END_TIME": 1681520871.412125669}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337596}}
{"stitch_vcselab": {"peak_mem": 222624}}
