\doxysubsubsection{FLASH Exported Constants}
\hypertarget{group___f_l_a_s_h___exported___constants}{}\label{group___f_l_a_s_h___exported___constants}\index{FLASH Exported Constants@{FLASH Exported Constants}}


FLASH Error source ~\newline
  


\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_l_a_s_h___type___program}{FLASH Type Program}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h___flag__definition}{FLASH Flag definition}}
\begin{DoxyCompactList}\small\item\em Flag definition. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___f_l_a_s_h___interrupt__definition}{FLASH Interrupt definition}}
\begin{DoxyCompactList}\small\item\em FLASH Interrupt definition. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___f_l_a_s_h___program___parallelism}{FLASH Program Parallelism}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h___keys}{FLASH Keys}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___type___erase}{FLASH Type Erase}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___voltage___range}{FLASH Voltage Range}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___w_r_p___state}{FLASH WRP State}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___type}{FLASH Option Type}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes___read___protection}{FLASH Option Bytes Read Protection}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes___i_watchdog}{FLASH Option Bytes IWatchdog}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}{FLASH Option Bytes n\+RST\+\_\+\+STOP}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}{FLASH Option Bytes n\+RST\+\_\+\+STDBY}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___b_o_r___reset___level}{FLASH BOR Reset Level}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___p_c_r_o_p___state}{FLASH PCROP State}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___advanced___option___type}{FLASH Advanced Option Type}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h___latency}{FLASH Latency}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___banks}{FLASH Banks}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___mass_erase__bit}{FLASH Mass Erase bit}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___sectors}{FLASH Sectors}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes___write___protection}{FLASH Option Bytes Write Protection}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___option___bytes___p_c___read_write___protection}{FLASH Option Bytes PC Read\+Write Protection}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___dual___boot}{FLASH Dual Boot}}
\item 
\mbox{\hyperlink{group___f_l_a_s_h_ex___selection___protection___mode}{FLASH Selection Protection Mode}}
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___constants_gaeaca61fbcff69df08100280868bff214}{ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C00)
\begin{DoxyCompactList}\small\item\em ACR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___constants_ga8223df020203a97af44e4b14e219d01e}{OPTCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C14)
\begin{DoxyCompactList}\small\item\em OPTCR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___constants_ga3c08568a9b3a9d213a70eff8e87117ac}{OPTCR\+\_\+\+BYTE1\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C15)
\begin{DoxyCompactList}\small\item\em OPTCR register byte 1 (Bits\mbox{[}15\+:8\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___constants_ga600e8029b876676da246a62924a294c7}{OPTCR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C16)
\begin{DoxyCompactList}\small\item\em OPTCR register byte 2 (Bits\mbox{[}23\+:16\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___constants_gab0cdb1b585010a65ca09ecf67055fb94}{OPTCR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C17)
\begin{DoxyCompactList}\small\item\em OPTCR register byte 3 (Bits\mbox{[}31\+:24\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
FLASH Error source ~\newline
 



\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___f_l_a_s_h___exported___constants_gaeaca61fbcff69df08100280868bff214}\label{group___f_l_a_s_h___exported___constants_gaeaca61fbcff69df08100280868bff214} 
\index{FLASH Exported Constants@{FLASH Exported Constants}!ACR\_BYTE0\_ADDRESS@{ACR\_BYTE0\_ADDRESS}}
\index{ACR\_BYTE0\_ADDRESS@{ACR\_BYTE0\_ADDRESS}!FLASH Exported Constants@{FLASH Exported Constants}}
\doxysubsubsubsubsection{\texorpdfstring{ACR\_BYTE0\_ADDRESS}{ACR\_BYTE0\_ADDRESS}}
{\footnotesize\ttfamily \#define ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C00)}



ACR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 

\Hypertarget{group___f_l_a_s_h___exported___constants_ga8223df020203a97af44e4b14e219d01e}\label{group___f_l_a_s_h___exported___constants_ga8223df020203a97af44e4b14e219d01e} 
\index{FLASH Exported Constants@{FLASH Exported Constants}!OPTCR\_BYTE0\_ADDRESS@{OPTCR\_BYTE0\_ADDRESS}}
\index{OPTCR\_BYTE0\_ADDRESS@{OPTCR\_BYTE0\_ADDRESS}!FLASH Exported Constants@{FLASH Exported Constants}}
\doxysubsubsubsubsection{\texorpdfstring{OPTCR\_BYTE0\_ADDRESS}{OPTCR\_BYTE0\_ADDRESS}}
{\footnotesize\ttfamily \#define OPTCR\+\_\+\+BYTE0\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C14)}



OPTCR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 

\Hypertarget{group___f_l_a_s_h___exported___constants_ga3c08568a9b3a9d213a70eff8e87117ac}\label{group___f_l_a_s_h___exported___constants_ga3c08568a9b3a9d213a70eff8e87117ac} 
\index{FLASH Exported Constants@{FLASH Exported Constants}!OPTCR\_BYTE1\_ADDRESS@{OPTCR\_BYTE1\_ADDRESS}}
\index{OPTCR\_BYTE1\_ADDRESS@{OPTCR\_BYTE1\_ADDRESS}!FLASH Exported Constants@{FLASH Exported Constants}}
\doxysubsubsubsubsection{\texorpdfstring{OPTCR\_BYTE1\_ADDRESS}{OPTCR\_BYTE1\_ADDRESS}}
{\footnotesize\ttfamily \#define OPTCR\+\_\+\+BYTE1\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C15)}



OPTCR register byte 1 (Bits\mbox{[}15\+:8\mbox{]}) base address ~\newline
 

\Hypertarget{group___f_l_a_s_h___exported___constants_ga600e8029b876676da246a62924a294c7}\label{group___f_l_a_s_h___exported___constants_ga600e8029b876676da246a62924a294c7} 
\index{FLASH Exported Constants@{FLASH Exported Constants}!OPTCR\_BYTE2\_ADDRESS@{OPTCR\_BYTE2\_ADDRESS}}
\index{OPTCR\_BYTE2\_ADDRESS@{OPTCR\_BYTE2\_ADDRESS}!FLASH Exported Constants@{FLASH Exported Constants}}
\doxysubsubsubsubsection{\texorpdfstring{OPTCR\_BYTE2\_ADDRESS}{OPTCR\_BYTE2\_ADDRESS}}
{\footnotesize\ttfamily \#define OPTCR\+\_\+\+BYTE2\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C16)}



OPTCR register byte 2 (Bits\mbox{[}23\+:16\mbox{]}) base address ~\newline
 

\Hypertarget{group___f_l_a_s_h___exported___constants_gab0cdb1b585010a65ca09ecf67055fb94}\label{group___f_l_a_s_h___exported___constants_gab0cdb1b585010a65ca09ecf67055fb94} 
\index{FLASH Exported Constants@{FLASH Exported Constants}!OPTCR\_BYTE3\_ADDRESS@{OPTCR\_BYTE3\_ADDRESS}}
\index{OPTCR\_BYTE3\_ADDRESS@{OPTCR\_BYTE3\_ADDRESS}!FLASH Exported Constants@{FLASH Exported Constants}}
\doxysubsubsubsubsection{\texorpdfstring{OPTCR\_BYTE3\_ADDRESS}{OPTCR\_BYTE3\_ADDRESS}}
{\footnotesize\ttfamily \#define OPTCR\+\_\+\+BYTE3\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C17)}



OPTCR register byte 3 (Bits\mbox{[}31\+:24\mbox{]}) base address ~\newline
 

\input{group___f_l_a_s_h___type___program}
\input{group___f_l_a_s_h___flag__definition}
\input{group___f_l_a_s_h___interrupt__definition}
\input{group___f_l_a_s_h___program___parallelism}
\input{group___f_l_a_s_h___keys}
\input{group___f_l_a_s_h_ex___type___erase}
\input{group___f_l_a_s_h_ex___voltage___range}
\input{group___f_l_a_s_h_ex___w_r_p___state}
\input{group___f_l_a_s_h_ex___option___type}
\input{group___f_l_a_s_h_ex___option___bytes___read___protection}
\input{group___f_l_a_s_h_ex___option___bytes___i_watchdog}
\input{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}
\input{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}
\input{group___f_l_a_s_h_ex___b_o_r___reset___level}
\input{group___f_l_a_s_h_ex___p_c_r_o_p___state}
\input{group___f_l_a_s_h_ex___advanced___option___type}
\input{group___f_l_a_s_h___latency}
\input{group___f_l_a_s_h_ex___banks}
\input{group___f_l_a_s_h_ex___mass_erase__bit}
\input{group___f_l_a_s_h_ex___sectors}
\input{group___f_l_a_s_h_ex___option___bytes___write___protection}
\input{group___f_l_a_s_h_ex___option___bytes___p_c___read_write___protection}
\input{group___f_l_a_s_h_ex___dual___boot}
\input{group___f_l_a_s_h_ex___selection___protection___mode}
