#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  5 16:55:16 2021
# Process ID: 23764
# Current directory: C:/Users/94582/Documents/GitHub/CPU/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11116 C:\Users\94582\Documents\GitHub\CPU\Vivado\Lab_04.xpr
# Log file: C:/Users/94582/Documents/GitHub/CPU/Vivado/vivado.log
# Journal file: C:/Users/94582/Documents/GitHub/CPU/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/94582/Documents/GitHub/CPU' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/94582/Documents/Desktop/Lab_04 _3/testbench_behav.wcfg'; using path 'C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run data_ram_synth_1
launch_runs data_ram_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
[Tue Oct  5 17:17:03 2021] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/runme.log
wait_on_run data_ram_synth_1
[Tue Oct  5 17:17:03 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:08 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:13 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:18 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:28 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:38 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:48 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:17:58 2021] Waiting for data_ram_synth_1 to finish...
[Tue Oct  5 17:18:18 2021] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a35tcsg325-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg325-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 684.270 ; gain = 177.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (9#1) [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 964.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg325-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_3       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 964.715 ; gain = 458.125
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 964.715 ; gain = 458.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 964.715 ; gain = 683.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/data_ram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP data_ram, cache-ID = 3a662734d0838625
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  5 17:18:26 2021...
[Tue Oct  5 17:18:28 2021] data_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 747.941 ; gain = 0.000
generate_target all [get_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci]
launch_runs inst_ram_synth_1
[Tue Oct  5 17:18:29 2021] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/runme.log
wait_on_run inst_ram_synth_1
[Tue Oct  5 17:18:30 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:18:35 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:18:40 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:18:45 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:18:55 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:19:05 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:19:15 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:19:25 2021] Waiting for inst_ram_synth_1 to finish...
[Tue Oct  5 17:19:45 2021] Waiting for inst_ram_synth_1 to finish...

*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Command: synth_design -top inst_ram -part xc7a35tcsg325-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg325-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 684.781 ; gain = 177.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inst_ram' [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.53845 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (9#1) [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 966.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg325-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_3            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 966.684 ; gain = 458.922
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 966.684 ; gain = 458.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 966.684 ; gain = 665.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP inst_ram, cache-ID = da953d46dd07bab8
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inst_ram_utilization_synth.rpt -pb inst_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  5 17:19:54 2021...
[Tue Oct  5 17:20:00 2021] inst_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:30 . Memory (MB): peak = 747.941 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg325-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcsg325-1
WARNING: [Synth 8-992] alucontrolD is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_rdata is not allowed [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:34]
WARNING: [Synth 8-976] mem_rdata has already been declared [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:34]
WARNING: [Synth 8-2654] second declaration of mem_rdata ignored [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:34]
INFO: [Synth 8-994] mem_rdata is declared here [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:25]
WARNING: [Synth 8-992] overflow is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:250]
WARNING: [Synth 8-992] forwardAE is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:361]
WARNING: [Synth 8-992] forwardBE is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:361]
WARNING: [Synth 8-992] forwardAD is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:362]
WARNING: [Synth 8-992] forwardBD is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:362]
WARNING: [Synth 8-992] stallD is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:46]
WARNING: [Synth 8-992] pcsrcD is already implicitly declared earlier [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.371 ; gain = 178.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (1#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (2#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_dec' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v:23]
INFO: [Synth 8-251] alu_dec, alucontrol:3'bxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_dec' (3#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (3#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (3#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-251] controller,regwriteD:1'bx,regwriteE:1'bx,regwriteM:1'bx,regwriteW:1'bx, alucontrolE:3'bxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:108]
INFO: [Synth 8-251] controller, funct:6'bxxxxxx,aluop:2'bxx,alucontrolD:3'bxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:109]
WARNING: [Synth 8-3848] Net rst in module/entity controller does not have driver. [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (7#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (8#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (9#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-251] regfile, we3:1'bx, wd3:32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rf[x]:x, rf[5]:x, rf[2]:x, rf[3]:x,rf[4]:x,rf[7]:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized2' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized2' (10#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (10#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_always' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_always' (12#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized3' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized3' (12#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'q' does not match port width (32) of module 'floprc' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:298]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-251] hazard,lwstall:1'bx,branch_stall:1'bx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v:51]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (13#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'forwardAD' does not match port width (2) of module 'hazard' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:380]
WARNING: [Synth 8-689] width (1) of port connection 'forwardBD' does not match port width (2) of module 'hazard' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:381]
INFO: [Synth 8-251] clka:1'bx $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:389]
INFO: [Synth 8-251] datapath, write2reg5'bxxxxx, regwrite: x, pc: xxxxxxxx, instr: xxxxxxxx, instr[25:21]: 5'bxxxxx, instr[20:16]: 5'bxxxxx, rd1D: x, rd1E: x, alu_srcB: x, alucontrol:3'bxxx, alu_result:x,memtorg:1'bx, wd3:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:390]
INFO: [Synth 8-251] datapath, rd1D:x,forwardAD:x,rd2D:x,forwardBD:x,alu_resultM:x, eql1:x,eql2:x,branch:x,pcsrc:1'bx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:391]
INFO: [Synth 8-251] datapath, pcsrc:1'bx, pc_next:xxxxxxxx,pc_branchM:xxxxxxxx, jump:1'bx,pc_jump:xxxxxxxx, pc_next_jump:xxxxxxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:392]
INFO: [Synth 8-251] datapath, pc_branch:xxxxxxxx, pc_plus4E:x, imm_sl2:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:393]
INFO: [Synth 8-251] rsD:x, rtD:x, rsE:x, rtE:x, writeregE:x, writeregM:x, writeregW:x, [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:394]
INFO: [Synth 8-251] regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:395]
INFO: [Synth 8-251] ~stallF:1'bx,pc:xxxxxxxx,instr:xxxxxxxx,instrD:xxxxxxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:396]
INFO: [Synth 8-251] pc_plus4:xxxxxxxx,pc_plus4D:xxxxxxxx [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:397]
INFO: [Synth 8-251] rd1D:x,rd1E:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:398]
INFO: [Synth 8-251] rd2D:x,rd2E:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:399]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (14#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-251] mips,data_ram_wea:x,alu_result:x, mem_wdata:x [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:79]
WARNING: [Synth 8-567] referenced signal 'mem_wdata' should be on the sensitivity list [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:78]
INFO: [Synth 8-6155] done synthesizing module 'mips' (15#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Users/94582/Documents/GitHub/CPU/Vivado/.Xil/Vivado-23764-DESKTOP-L0IVESM/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (16#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/.Xil/Vivado-23764-DESKTOP-L0IVESM/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/94582/Documents/GitHub/CPU/Vivado/.Xil/Vivado-23764-DESKTOP-L0IVESM/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (17#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/.Xil/Vivado-23764-DESKTOP-L0IVESM/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'wea' does not match port width (1) of module 'data_ram' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design alu_always has unconnected port clk
WARNING: [Synth 8-3331] design regfile has unconnected port clk
WARNING: [Synth 8-3331] design datapath has unconnected port pcsrc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.332 ; gain = 223.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.332 ; gain = 223.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.332 ; gain = 223.289
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/data_ram.dcp' for cell 'data_ram'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 80 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.074 ; gain = 389.031
74 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.074 ; gain = 598.133
close [ open C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v w ]
add_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_always
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol alucontrolD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:39]
WARNING: [VRFC 10-2938] 'alucontrolD' is already implicitly declared on line 39 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:45]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_rdata' is not allowed [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:34]
INFO: [VRFC 10-2458] undeclared symbol forwardAD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:47]
INFO: [VRFC 10-2458] undeclared symbol forwardBD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:54]
INFO: [VRFC 10-2458] undeclared symbol forwardAE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:227]
INFO: [VRFC 10-2458] undeclared symbol forwardBE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:247]
WARNING: [VRFC 10-2938] 'overflow' is already implicitly declared on line 247 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:250]
WARNING: [VRFC 10-2938] 'forwardAE' is already implicitly declared on line 227 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:361]
WARNING: [VRFC 10-2938] 'forwardAD' is already implicitly declared on line 47 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol stallD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:40]
INFO: [VRFC 10-2458] undeclared symbol pcsrcD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:41]
WARNING: [VRFC 10-2938] 'stallD' is already implicitly declared on line 40 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:46]
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regdst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteM, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteW, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
"xelab -wto 94a4270e26a84f979e0bc174100393f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94a4270e26a84f979e0bc174100393f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:297]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:380]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:381]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_dec
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu_always
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_3_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.660 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.660 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_always
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol alucontrolD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:39]
WARNING: [VRFC 10-2938] 'alucontrolD' is already implicitly declared on line 39 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:45]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_rdata' is not allowed [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:34]
INFO: [VRFC 10-2458] undeclared symbol forwardAD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:48]
INFO: [VRFC 10-2458] undeclared symbol forwardBD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:55]
INFO: [VRFC 10-2458] undeclared symbol forwardAE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol forwardBE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:229]
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:248]
WARNING: [VRFC 10-2938] 'overflow' is already implicitly declared on line 248 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:251]
WARNING: [VRFC 10-2938] 'forwardAE' is already implicitly declared on line 228 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:362]
WARNING: [VRFC 10-2938] 'forwardAD' is already implicitly declared on line 48 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol stallD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:40]
INFO: [VRFC 10-2458] undeclared symbol pcsrcD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:41]
WARNING: [VRFC 10-2938] 'stallD' is already implicitly declared on line 40 [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:46]
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regdst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteM, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteW, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
"xelab -wto 94a4270e26a84f979e0bc174100393f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94a4270e26a84f979e0bc174100393f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:298]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:381]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBD' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v:382]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_dec
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu_always
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_3_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct  6 13:37:04 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.941 ; gain = 12.379
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  6 13:37:04 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.testtop1.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
clka:x $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2regxxxxx, regwrite: x, pc: xxxxxxxx, instr: xxxxxxxx, instr[25:21]: xxxxx, instr[20:16]: xxxxx, rd1D:          x, rd1E:          x, alu_srcB:          x, alucontrol:xxx, alu_result:         x,memtorg:x, wd3:         x
datapath, rd1D:         x,forwardAD:x,rd2D:         x,forwardBD:x,alu_resultM:         x, eql1:         x,eql2:         x,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:xxxxxxxx,pc_branchE:xxxxxxxx, jump:x,pc_jump:xxxxxxxX, pc_next_jump:xxxxxxxx
datapath, pc_branchD:xxxxxxxx, pc_plus4E:         x, imm_sl2:         X
rsD: x, rtD: x, rsE: x, rtE: x, writeregE: x, writeregM: x, writeregW: x,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:xxxxxxxx,instr:xxxxxxxx,instrD:xxxxxxxx
pc_plus4:xxxxxxxx,pc_plus4D:xxxxxxxx
rd1D:         x,rd1E:         x
rd2D:         x,rd2E:         x
clka:x $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2regxxxxx, regwrite: x, pc: xxxxxxxx, instr: xxxxxxxx, instr[25:21]: xxxxx, instr[20:16]: xxxxx, rd1D:          x, rd1E:          x, alu_srcB:          x, alucontrol:xxx, alu_result:         x,memtorg:x, wd3:         x
datapath, rd1D:         x,forwardAD:x,rd2D:         x,forwardBD:x,alu_resultM:         x, eql1:         x,eql2:         x,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:xxxxxxxx,pc_branchE:xxxxxxxx, jump:x,pc_jump:xxxxxxxX, pc_next_jump:xxxxxxxx
datapath, pc_branchD:xxxxxxxx, pc_plus4E:         x, imm_sl2:         X
rsD: x, rtD: x, rsE: x, rtE: x, writeregE: x, writeregM: x, writeregW: x,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:xxxxxxxx,instr:00000000,instrD:xxxxxxxx
pc_plus4:xxxxxxxx,pc_plus4D:xxxxxxxx
rd1D:         x,rd1E:         x
rd2D:         x,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2regxxxxx, regwrite: x, pc: xxxxxxxx, instr: xxxxxxxx, instr[25:21]: xxxxx, instr[20:16]: xxxxx, rd1D:          x, rd1E:          x, alu_srcB:          x, alucontrol:xxx, alu_result:         x,memtorg:x, wd3:         x
datapath, rd1D:         x,forwardAD:x,rd2D:         x,forwardBD:x,alu_resultM:         x, eql1:         x,eql2:         x,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:xxxxxxxx,pc_branchE:xxxxxxxx, jump:x,pc_jump:xxxxxxxX, pc_next_jump:xxxxxxxx
datapath, pc_branchD:xxxxxxxx, pc_plus4E:         x, imm_sl2:         X
rsD: x, rtD: x, rsE: x, rtE: x, writeregE: x, writeregM: x, writeregW: x,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:xxxxxxxx,instr:00000000,instrD:xxxxxxxx
pc_plus4:xxxxxxxx,pc_plus4D:xxxxxxxx
rd1D:         x,rd1E:         x
rd2D:         x,rd2E:         x
mips,data_ram_wea:x,alu_result:         x, mem_wdata:         x
controller,regwriteD:x,regwriteE:x,regwriteM:x,regwriteW:x, alucontrolE:xxx
controller, funct:xxxxxx,aluop:xx,alucontrolD:xxx
alu_dec, alucontrol:xxx
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          x, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:x,rd2D:         0,forwardBD:x,alu_resultM:         0, eql1:         0,eql2:         0,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:xxxxxxxx,pc_branchE:00000000, jump:x,pc_jump:00000000, pc_next_jump:xxxxxxxx
datapath, pc_branchD:xxxxxxxx, pc_plus4E:         0, imm_sl2:         X
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:x,alu_result:         0, mem_wdata:         0
regfile, we3:x, wd3:00000000000000000000000000000000, rf[ 0]:         x, rf[5]:         x, rf[2]:         x, rf[3]:         x,rf[4]:         x,rf[7]:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:x,rd2D:         0,forwardBD:x,alu_resultM:         0, eql1:         0,eql2:         0,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:xxxxxxxx,pc_branchE:00000000, jump:x,pc_jump:00000000, pc_next_jump:xxxxxxxx
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:x,rd2D:         0,forwardBD:x,alu_resultM:         0, eql1:         0,eql2:         0,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:0000000X,pc_branchE:00000000, jump:x,pc_jump:00000000, pc_next_jump:0000000X
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:x,pcsrc:x
datapath, pcsrc:x, pc_next:0000000X,pc_branchE:00000000, jump:x,pc_jump:00000000, pc_next_jump:0000000X
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:x
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:x
datapath, pcsrc:x, pc_next:0000000X,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:0000000X
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:0000000X
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
hazard,lwstall:x,branch_stall:0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: x, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:00000000,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:x,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: x, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:xxx, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:x, regwriteM:x, regwriteW:x, memtoregE:x, branchD:0
~stallF:x,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:x,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:x,regwriteM:x,regwriteW:x, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:x, regwriteW:x, memtoregE:0, branchD:0
~stallF:x,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
hazard,lwstall:0,branch_stall:0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:x, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: x, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:x, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:x,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:x, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:x,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:x,regwriteW:x, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:x, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:x, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:x, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
regfile, we3:1, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:         x, rf[2]:         x, rf[3]:         x,rf[4]:         x,rf[7]:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000000, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000000,instr:20020005,instrD:00000000
pc_plus4:00000004,pc_plus4D:00000000
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000004, instr: 20020005, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000004,pc_branchE:00000000, jump:0,pc_jump:00080014, pc_next_jump:00000004
datapath, pc_branchD:00000004, pc_plus4E:         0, imm_sl2:         0
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000004,instr:20020005,instrD:20020005
pc_plus4:00000008,pc_plus4D:00000004
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000004, instr: 20020005, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000008,pc_branchE:00000000, jump:0,pc_jump:00080014, pc_next_jump:00000008
datapath, pc_branchD:00000018, pc_plus4E:         0, imm_sl2:        20
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000004,instr:20020005,instrD:20020005
pc_plus4:00000008,pc_plus4D:00000004
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         0
alu_dec, alucontrol:000
alu_dec, alucontrol:010
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000004, instr: 20020005, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000008,pc_branchE:00000000, jump:0,pc_jump:00080014, pc_next_jump:00000008
datapath, pc_branchD:00000018, pc_plus4E:         0, imm_sl2:        20
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000004,instr:20020005,instrD:20020005
pc_plus4:00000008,pc_plus4D:00000004
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000004, instr: 20020005, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000008,pc_branchE:00000000, jump:0,pc_jump:00080014, pc_next_jump:00000008
datapath, pc_branchD:00000018, pc_plus4E:         0, imm_sl2:        20
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000004,instr:2003000c,instrD:20020005
pc_plus4:00000008,pc_plus4D:00000004
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000004, instr: 20020005, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000008,pc_branchE:00000000, jump:0,pc_jump:00080014, pc_next_jump:00000008
datapath, pc_branchD:00000018, pc_plus4E:         0, imm_sl2:        20
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000004,instr:2003000c,instrD:20020005
pc_plus4:00000008,pc_plus4D:00000004
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:000101,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000008, instr: 2003000c, instr[25:21]: 00000, instr[20:16]: 00011, rd1D:          0, rd1E:          0, alu_srcB:          5, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000008,pc_branchE:00000018, jump:0,pc_jump:000c0030, pc_next_jump:00000008
datapath, pc_branchD:0000001c, pc_plus4E:         4, imm_sl2:        20
rsD: 0, rtD: 3, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000008,instr:2003000c,instrD:2003000c
pc_plus4:0000000c,pc_plus4D:00000008
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000008, instr: 2003000c, instr[25:21]: 00000, instr[20:16]: 00011, rd1D:          0, rd1E:          0, alu_srcB:          5, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000000c,pc_branchE:00000018, jump:0,pc_jump:000c0030, pc_next_jump:0000000c
datapath, pc_branchD:00000038, pc_plus4E:         4, imm_sl2:        48
rsD: 0, rtD: 3, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000008,instr:2003000c,instrD:2003000c
pc_plus4:0000000c,pc_plus4D:00000008
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         x
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000008, instr: 2003000c, instr[25:21]: 00000, instr[20:16]: 00011, rd1D:          0, rd1E:          0, alu_srcB:          5, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000000c,pc_branchE:00000018, jump:0,pc_jump:000c0030, pc_next_jump:0000000c
datapath, pc_branchD:00000038, pc_plus4E:         4, imm_sl2:        48
rsD: 0, rtD: 3, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000008,instr:2003000c,instrD:2003000c
pc_plus4:0000000c,pc_plus4D:00000008
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000008, instr: 2003000c, instr[25:21]: 00000, instr[20:16]: 00011, rd1D:          0, rd1E:          0, alu_srcB:          5, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000000c,pc_branchE:00000018, jump:0,pc_jump:000c0030, pc_next_jump:0000000c
datapath, pc_branchD:00000038, pc_plus4E:         4, imm_sl2:        48
rsD: 0, rtD: 3, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000008,instr:2067fff7,instrD:2003000c
pc_plus4:0000000c,pc_plus4D:00000008
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000008, instr: 2003000c, instr[25:21]: 00000, instr[20:16]: 00011, rd1D:          0, rd1E:          0, alu_srcB:          5, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000000c,pc_branchE:00000018, jump:0,pc_jump:000c0030, pc_next_jump:0000000c
datapath, pc_branchD:00000038, pc_plus4E:         4, imm_sl2:        48
rsD: 0, rtD: 3, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000008,instr:2067fff7,instrD:2003000c
pc_plus4:0000000c,pc_plus4D:00000008
rd1D:         0,rd1E:         0
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:001100,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00011, regwrite: 1, pc: 0000000c, instr: 2067fff7, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:         12, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         5, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000000c,pc_branchE:00000038, jump:0,pc_jump:019fffdc, pc_next_jump:0000000c
datapath, pc_branchD:0000003c, pc_plus4E:         8, imm_sl2:        48
rsD: 3, rtD: 7, rsE: 0, rtE: 3, writeregE: 3, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000000c,instr:2067fff7,instrD:2067fff7
pc_plus4:00000010,pc_plus4D:0000000c
rd1D:         x,rd1E:         0
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         5, mem_wdata:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00011, regwrite: 1, pc: 0000000c, instr: 2067fff7, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:         12, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         5, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000010,pc_branchE:00000038, jump:0,pc_jump:019fffdc, pc_next_jump:00000010
datapath, pc_branchD:ffffffe8, pc_plus4E:         8, imm_sl2:4294967260
rsD: 3, rtD: 7, rsE: 0, rtE: 3, writeregE: 3, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000000c,instr:2067fff7,instrD:2067fff7
pc_plus4:00000010,pc_plus4D:0000000c
rd1D:         x,rd1E:         0
rd2D:         x,rd2E:         x
data_ram_wea: 0, alu_result:          5, mem_wdata: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00011, regwrite: 1, pc: 0000000c, instr: 2067fff7, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:         12, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         5, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000010,pc_branchE:00000038, jump:0,pc_jump:019fffdc, pc_next_jump:00000010
datapath, pc_branchD:ffffffe8, pc_plus4E:         8, imm_sl2:4294967260
rsD: 3, rtD: 7, rsE: 0, rtE: 3, writeregE: 3, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000000c,instr:2067fff7,instrD:2067fff7
pc_plus4:00000010,pc_plus4D:0000000c
rd1D:         x,rd1E:         0
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         5, mem_wdata:         x
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00011, regwrite: 1, pc: 0000000c, instr: 2067fff7, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:         12, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         5, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000010,pc_branchE:00000038, jump:0,pc_jump:019fffdc, pc_next_jump:00000010
datapath, pc_branchD:ffffffe8, pc_plus4E:         8, imm_sl2:4294967260
rsD: 3, rtD: 7, rsE: 0, rtE: 3, writeregE: 3, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000000c,instr:00e22025,instrD:2067fff7
pc_plus4:00000010,pc_plus4D:0000000c
rd1D:         x,rd1E:         0
rd2D:         x,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00011, regwrite: 1, pc: 0000000c, instr: 2067fff7, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:         12, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         5, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000010,pc_branchE:00000038, jump:0,pc_jump:019fffdc, pc_next_jump:00000010
datapath, pc_branchD:ffffffe8, pc_plus4E:         8, imm_sl2:4294967260
rsD: 3, rtD: 7, rsE: 0, rtE: 3, writeregE: 3, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000000c,instr:00e22025,instrD:2067fff7
pc_plus4:00000010,pc_plus4D:0000000c
rd1D:         x,rd1E:         0
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         5, mem_wdata:         x
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:110111,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000010, instr: 00e22025, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          x, rd1E:          x, alu_srcB: 4294967287, alucontrol:010, alu_result:         5,memtorg:0, wd3:         5
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:        12, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000010,pc_branchE:ffffffe8, jump:0,pc_jump:03888094, pc_next_jump:00000010
datapath, pc_branchD:ffffffec, pc_plus4E:        12, imm_sl2:4294967260
rsD: 7, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 3, writeregW: 2,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000010,instr:00e22025,instrD:00e22025
pc_plus4:00000014,pc_plus4D:00000010
rd1D:         x,rd1E:         x
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:        12, mem_wdata:         x
regfile, we3:1, wd3:00000000000000000000000000000101, rf[ 2]:         5, rf[5]:         x, rf[2]:         5, rf[3]:         x,rf[4]:         x,rf[7]:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000010, instr: 00e22025, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          x, rd1E:          x, alu_srcB: 4294967287, alucontrol:010, alu_result:         5,memtorg:0, wd3:         5
datapath, rd1D:         x,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:        12, eql1:         x,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000014,pc_branchE:ffffffe8, jump:0,pc_jump:03888094, pc_next_jump:00000014
datapath, pc_branchD:000080a4, pc_plus4E:        12, imm_sl2:     32916
rsD: 7, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 3, writeregW: 2,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000010,instr:00e22025,instrD:00e22025
pc_plus4:00000014,pc_plus4D:00000010
rd1D:         x,rd1E:         x
rd2D:         5,rd2E:         x
alu_dec, alucontrol:010
alu_dec, alucontrol:001
data_ram_wea: 0, alu_result:         12, mem_wdata: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000010, instr: 00e22025, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          x, rd1E:          x, alu_srcB: 4294967287, alucontrol:010, alu_result:         5,memtorg:0, wd3:         5
datapath, rd1D:         x,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:        12, eql1:         x,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000014,pc_branchE:ffffffe8, jump:0,pc_jump:03888094, pc_next_jump:00000014
datapath, pc_branchD:000080a4, pc_plus4E:        12, imm_sl2:     32916
rsD: 7, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 3, writeregW: 2,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000010,instr:00e22025,instrD:00e22025
pc_plus4:00000014,pc_plus4D:00000010
rd1D:         x,rd1E:         x
rd2D:         5,rd2E:         x
mips,data_ram_wea:0,alu_result:        12, mem_wdata:         x
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000010, instr: 00e22025, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          x, rd1E:          x, alu_srcB: 4294967287, alucontrol:010, alu_result:         5,memtorg:0, wd3:         5
datapath, rd1D:         x,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:        12, eql1:         x,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000014,pc_branchE:ffffffe8, jump:0,pc_jump:03888094, pc_next_jump:00000014
datapath, pc_branchD:000080a4, pc_plus4E:        12, imm_sl2:     32916
rsD: 7, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 3, writeregW: 2,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000010,instr:00642824,instrD:00e22025
pc_plus4:00000014,pc_plus4D:00000010
rd1D:         x,rd1E:         x
rd2D:         5,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000010, instr: 00e22025, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          x, rd1E:          x, alu_srcB: 4294967287, alucontrol:010, alu_result:         5,memtorg:0, wd3:         5
datapath, rd1D:         x,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:        12, eql1:         x,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000014,pc_branchE:ffffffe8, jump:0,pc_jump:03888094, pc_next_jump:00000014
datapath, pc_branchD:000080a4, pc_plus4E:        12, imm_sl2:     32916
rsD: 7, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 3, writeregW: 2,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000010,instr:00642824,instrD:00e22025
pc_plus4:00000014,pc_plus4D:00000010
rd1D:         x,rd1E:         x
rd2D:         5,rd2E:         x
mips,data_ram_wea:0,alu_result:        12, mem_wdata:         x
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:001
controller, funct:100101,aluop:10,alucontrolD:001
alu_dec, alucontrol:001
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000014, instr: 00642824, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:          x, rd1E:          x, alu_srcB:          5, alucontrol:001, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         3, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000014,pc_branchE:000080a4, jump:0,pc_jump:0190a090, pc_next_jump:00000014
datapath, pc_branchD:000080a8, pc_plus4E:        16, imm_sl2:     32916
rsD: 3, rtD: 4, rsE: 7, rtE: 2, writeregE: 4, writeregM: 7, writeregW: 3,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000014,instr:00642824,instrD:00642824
pc_plus4:00000018,pc_plus4D:00000014
rd1D:         x,rd1E:         x
rd2D:         x,rd2E:         5
mips,data_ram_wea:0,alu_result:         3, mem_wdata:         x
regfile, we3:1, wd3:00000000000000000000000000001100, rf[ 3]:        12, rf[5]:         x, rf[2]:         5, rf[3]:        12,rf[4]:         x,rf[7]:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000014, instr: 00642824, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          x, alu_srcB:          5, alucontrol:001, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:        12,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         3, eql1:        12,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000018,pc_branchE:000080a4, jump:0,pc_jump:0190a090, pc_next_jump:00000018
datapath, pc_branchD:0000a0a4, pc_plus4E:        16, imm_sl2:     41104
rsD: 3, rtD: 4, rsE: 7, rtE: 2, writeregE: 4, writeregM: 7, writeregW: 3,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000014,instr:00642824,instrD:00642824
pc_plus4:00000018,pc_plus4D:00000014
rd1D:        12,rd1E:         x
rd2D:         x,rd2E:         5
alu_dec, alucontrol:000
data_ram_wea: 0, alu_result:          3, mem_wdata: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000014, instr: 00642824, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          x, alu_srcB:          5, alucontrol:001, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:        12,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         3, eql1:        12,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000018,pc_branchE:000080a4, jump:0,pc_jump:0190a090, pc_next_jump:00000018
datapath, pc_branchD:0000a0a4, pc_plus4E:        16, imm_sl2:     41104
rsD: 3, rtD: 4, rsE: 7, rtE: 2, writeregE: 4, writeregM: 7, writeregW: 3,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000014,instr:00642824,instrD:00642824
pc_plus4:00000018,pc_plus4D:00000014
rd1D:        12,rd1E:         x
rd2D:         x,rd2E:         5
mips,data_ram_wea:0,alu_result:         3, mem_wdata:         x
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000014, instr: 00642824, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          x, alu_srcB:          5, alucontrol:001, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:        12,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         3, eql1:        12,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000018,pc_branchE:000080a4, jump:0,pc_jump:0190a090, pc_next_jump:00000018
datapath, pc_branchD:0000a0a4, pc_plus4E:        16, imm_sl2:     41104
rsD: 3, rtD: 4, rsE: 7, rtE: 2, writeregE: 4, writeregM: 7, writeregW: 3,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000014,instr:00a42820,instrD:00642824
pc_plus4:00000018,pc_plus4D:00000014
rd1D:        12,rd1E:         x
rd2D:         x,rd2E:         5
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000014, instr: 00642824, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          x, alu_srcB:          5, alucontrol:001, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:        12,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         3, eql1:        12,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000018,pc_branchE:000080a4, jump:0,pc_jump:0190a090, pc_next_jump:00000018
datapath, pc_branchD:0000a0a4, pc_plus4E:        16, imm_sl2:     41104
rsD: 3, rtD: 4, rsE: 7, rtE: 2, writeregE: 4, writeregM: 7, writeregW: 3,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000014,instr:00a42820,instrD:00642824
pc_plus4:00000018,pc_plus4D:00000014
rd1D:        12,rd1E:         x
rd2D:         x,rd2E:         5
mips,data_ram_wea:0,alu_result:         3, mem_wdata:         x
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:000
controller, funct:100100,aluop:10,alucontrolD:000
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          x, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         7, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000018,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:00000018
datapath, pc_branchD:0000a0a8, pc_plus4E:        20, imm_sl2:     41104
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:00a42820,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
regfile, we3:1, wd3:00000000000000000000000000000011, rf[ 7]:         3, rf[5]:         x, rf[2]:         5, rf[3]:        12,rf[4]:         x,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          7, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:0,alu_resultM:         7, eql1:         x,eql2:         x,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:0000001c
datapath, pc_branchD:0000a098, pc_plus4E:        20, imm_sl2:     41088
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:00a42820,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          7, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:1,alu_resultM:         7, eql1:         x,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:0000001c
datapath, pc_branchD:0000a098, pc_plus4E:        20, imm_sl2:     41088
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:00a42820,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
alu_dec, alucontrol:010
data_ram_wea: 0, alu_result:          7, mem_wdata: 00000000000000000000000000000101
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          7, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:1,alu_resultM:         7, eql1:         x,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:0000001c
datapath, pc_branchD:0000a098, pc_plus4E:        20, imm_sl2:     41088
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:00a42820,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          7, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:1,alu_resultM:         7, eql1:         x,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:0000001c
datapath, pc_branchD:0000a098, pc_plus4E:        20, imm_sl2:     41088
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:10a7000a,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 00000018, instr: 00a42820, instr[25:21]: 00101, instr[20:16]: 00100, rd1D:          x, rd1E:         12, alu_srcB:          7, alucontrol:000, alu_result:         3,memtorg:0, wd3:         3
datapath, rd1D:         x,forwardAD:0,rd2D:         x,forwardBD:1,alu_resultM:         7, eql1:         x,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a0a4, jump:0,pc_jump:0290a080, pc_next_jump:0000001c
datapath, pc_branchD:0000a098, pc_plus4E:        20, imm_sl2:     41088
rsD: 5, rtD: 4, rsE: 3, rtE: 4, writeregE: 5, writeregM: 4, writeregW: 7,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000018,instr:10a7000a,instrD:00a42820
pc_plus4:0000001c,pc_plus4D:00000018
rd1D:         x,rd1E:        12
rd2D:         x,rd2E:         x
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:100000,aluop:10,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:         4, eql1:         x,eql2:         4,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000001c,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:0000001c
datapath, pc_branchD:0000a09c, pc_plus4E:        24, imm_sl2:     41088
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
mips,data_ram_wea:0,alu_result:         4, mem_wdata:         7
regfile, we3:1, wd3:00000000000000000000000000000111, rf[ 4]:         7, rf[5]:         x, rf[2]:         5, rf[3]:        12,rf[4]:         7,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:         4, eql1:         x,eql2:         4,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
hazard,lwstall:0,branch_stall:1
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:0,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
alu_dec, alucontrol:110
data_ram_wea: 0, alu_result:          4, mem_wdata: 00000000000000000000000000000111
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:0,pc:0000001c,instr:10a7000a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
mips,data_ram_wea:0,alu_result:         4, mem_wdata:         7
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:0,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00101, regwrite: 1, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          x, alu_srcB:          7, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:         4, eql1:         4,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:0000a098, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:        24, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 5, rtE: 4, writeregE: 5, writeregM: 5, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:0,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         x
rd2D:         3,rd2E:         x
mips,data_ram_wea:0,alu_result:         4, mem_wdata:         7
controller,regwriteD:0,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:110
controller, funct:001010,aluop:01,alucontrolD:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          x, rd1E:          0, alu_srcB:          7, alucontrol:110, alu_result:         4,memtorg:0, wd3:         4
datapath, rd1D:         x,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:        11, eql1:        11,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:00000044, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:         0, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 0, rtE: 0, writeregE: 0, writeregM: 5, writeregW: 5,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:0,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         x,rd1E:         0
rd2D:         3,rd2E:         0
mips,data_ram_wea:0,alu_result:        11, mem_wdata:         7
regfile, we3:1, wd3:00000000000000000000000000000100, rf[ 5]:         4, rf[5]:         4, rf[2]:         5, rf[3]:        12,rf[4]:         7,rf[7]:         3
hazard,lwstall:0,branch_stall:0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          4, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         4,memtorg:0, wd3:         4
datapath, rd1D:         4,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:        11, eql1:        11,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:00000044, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:         0, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 0, rtE: 0, writeregE: 0, writeregM: 5, writeregW: 5,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         4,rd1E:         0
rd2D:         3,rd2E:         0
data_ram_wea: 0, alu_result:         11, mem_wdata: 00000000000000000000000000000111
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          4, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         4,memtorg:0, wd3:         4
datapath, rd1D:         4,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:        11, eql1:        11,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:00000044, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:         0, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 0, rtE: 0, writeregE: 0, writeregM: 5, writeregW: 5,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         4,rd1E:         0
rd2D:         3,rd2E:         0
mips,data_ram_wea:0,alu_result:        11, mem_wdata:         7
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 0000001c, instr: 10a7000a, instr[25:21]: 00101, instr[20:16]: 00111, rd1D:          4, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         4,memtorg:0, wd3:         4
datapath, rd1D:         4,forwardAD:1,rd2D:         3,forwardBD:0,alu_resultM:        11, eql1:        11,eql2:         3,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:00000044, jump:0,pc_jump:029c0028, pc_next_jump:00000020
datapath, pc_branchD:00000044, pc_plus4E:         0, imm_sl2:        40
rsD: 5, rtD: 7, rsE: 0, rtE: 0, writeregE: 0, writeregM: 5, writeregW: 5,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:0000001c,instr:0064202a,instrD:10a7000a
pc_plus4:00000020,pc_plus4D:0000001c
rd1D:         4,rd1E:         0
rd2D:         3,rd2E:         0
mips,data_ram_wea:0,alu_result:        11, mem_wdata:         7
controller,regwriteD:0,regwriteE:0,regwriteM:1,regwriteW:1, alucontrolE:110
controller, funct:001010,aluop:01,alucontrolD:110
alu_dec, alucontrol:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:1,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000020,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000020
datapath, pc_branchD:00000048, pc_plus4E:        28, imm_sl2:        40
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000020,instr:0064202a,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
regfile, we3:1, wd3:00000000000000000000000000001011, rf[ 5]:        11, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         7,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:1,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000020,instr:0064202a,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:        12,eql2:         7,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000020,instr:0064202a,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
alu_dec, alucontrol:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:        12,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000020,instr:0064202a,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
alu_dec, alucontrol:111
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:        12,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000020,instr:0064202a,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:        12,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000020,instr:10800001,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 00000020, instr: 0064202a, instr[25:21]: 00011, instr[20:16]: 00100, rd1D:         12, rd1E:          4, alu_srcB:          3, alucontrol:110, alu_result:        11,memtorg:0, wd3:        11
datapath, rd1D:        12,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:        12,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:00000044, jump:0,pc_jump:019080a8, pc_next_jump:00000024
datapath, pc_branchD:000080c8, pc_plus4E:        28, imm_sl2:     32936
rsD: 3, rtD: 4, rsE: 5, rtE: 7, writeregE: 7, writeregM: 0, writeregW: 5,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000020,instr:10800001,instrD:0064202a
pc_plus4:00000024,pc_plus4D:00000020
rd1D:        12,rd1E:         4
rd2D:         7,rd2E:         3
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:0,regwriteM:0,regwriteW:1, alucontrolE:111
controller, funct:101010,aluop:10,alucontrolD:111
alu_dec, alucontrol:111
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000024,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000024
datapath, pc_branchD:000080cc, pc_plus4E:        32, imm_sl2:     32936
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000024,instr:10800001,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
mips,data_ram_wea:0,alu_result:         8, mem_wdata:         3
regfile, we3:0, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         7,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000024,instr:10800001,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:10800001,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
hazard,lwstall:0,branch_stall:1
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:1
~stallF:0,pc:00000024,instr:10800001,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
alu_dec, alucontrol:110
data_ram_wea: 0, alu_result:          8, mem_wdata: 00000000000000000000000000000011
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:1
~stallF:0,pc:00000024,instr:10800001,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
mips,data_ram_wea:0,alu_result:         8, mem_wdata:         3
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:1
~stallF:0,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:         12, alu_srcB:          7, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         8, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:000080c8, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:        32, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 3, rtE: 4, writeregE: 4, writeregM: 7, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:1
~stallF:0,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:        12
rd2D:         0,rd2E:         7
mips,data_ram_wea:0,alu_result:         8, mem_wdata:         3
controller,regwriteD:0,regwriteE:1,regwriteM:0,regwriteW:0, alucontrolE:110
controller, funct:000001,aluop:01,alucontrolD:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:0,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         7
regfile, we3:0, wd3:00000000000000000000000000001000, rf[ 7]:         3, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         7,rf[7]:         3
hazard,lwstall:0,branch_stall:0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         7,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:0
datapath, pcsrc:0, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000111
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         7
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000024, instr: 10800001, instr[25:21]: 00100, instr[20:16]: 00000, rd1D:          7, rd1E:          0, alu_srcB:          0, alucontrol:110, alu_result:         8,memtorg:0, wd3:         8
datapath, rd1D:         7,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:02000004, pc_next_jump:00000028
datapath, pc_branchD:00000028, pc_plus4E:         0, imm_sl2:         4
rsD: 4, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 4, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:1
~stallF:1,pc:00000024,instr:20050000,instrD:10800001
pc_plus4:00000028,pc_plus4D:00000024
rd1D:         7,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         7
controller,regwriteD:0,regwriteE:0,regwriteM:1,regwriteW:0, alucontrolE:110
controller, funct:000001,aluop:01,alucontrolD:110
alu_dec, alucontrol:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000028,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:00000028
datapath, pc_branchD:00000004, pc_plus4E:        36, imm_sl2:         4
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
regfile, we3:1, wd3:00000000000000000000000000000000, rf[ 4]:         0, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         0,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000004,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:00000004
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:1,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000000,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:00000000
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:1,pcsrc:1
datapath, pcsrc:1, pc_next:00000000,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:00000000
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:1
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
alu_dec, alucontrol:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000000,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:00000000
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000002c,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:0000002c
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
alu_dec, alucontrol:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000002c,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:0000002c
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000028,instr:20050000,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000002c,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:0000002c
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000028,instr:00e2202a,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000028, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          7, alu_srcB:          0, alucontrol:110, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000002c,pc_branchE:00000028, jump:0,pc_jump:00000000, pc_next_jump:0000002c
datapath, pc_branchD:00000000, pc_plus4E:        36, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 4, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 4,
regwriteE:0, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000028,instr:00e2202a,instrD:00000000
pc_plus4:0000002c,pc_plus4D:00000000
rd1D:         0,rd1E:         7
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:0,regwriteM:0,regwriteW:1, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
alu_dec, alucontrol:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 0000002c, instr: 00e2202a, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000002c,pc_branchE:00000000, jump:0,pc_jump:038880a8, pc_next_jump:0000002c
datapath, pc_branchD:0000002c, pc_plus4E:         0, imm_sl2:         0
rsD: 7, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000002c,instr:00e2202a,instrD:00e2202a
pc_plus4:00000030,pc_plus4D:0000002c
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:         0
regfile, we3:0, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         0,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 0000002c, instr: 00e2202a, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000030,pc_branchE:00000000, jump:0,pc_jump:038880a8, pc_next_jump:00000030
datapath, pc_branchD:000080d4, pc_plus4E:         0, imm_sl2:     32936
rsD: 7, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000002c,instr:00e2202a,instrD:00e2202a
pc_plus4:00000030,pc_plus4D:0000002c
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:         0
alu_dec, alucontrol:111
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 0000002c, instr: 00e2202a, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000030,pc_branchE:00000000, jump:0,pc_jump:038880a8, pc_next_jump:00000030
datapath, pc_branchD:000080d4, pc_plus4E:         0, imm_sl2:     32936
rsD: 7, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000002c,instr:00e2202a,instrD:00e2202a
pc_plus4:00000030,pc_plus4D:0000002c
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 0000002c, instr: 00e2202a, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000030,pc_branchE:00000000, jump:0,pc_jump:038880a8, pc_next_jump:00000030
datapath, pc_branchD:000080d4, pc_plus4E:         0, imm_sl2:     32936
rsD: 7, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000002c,instr:00853820,instrD:00e2202a
pc_plus4:00000030,pc_plus4D:0000002c
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 0000002c, instr: 00e2202a, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000030,pc_branchE:00000000, jump:0,pc_jump:038880a8, pc_next_jump:00000030
datapath, pc_branchD:000080d4, pc_plus4E:         0, imm_sl2:     32936
rsD: 7, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000002c,instr:00853820,instrD:00e2202a
pc_plus4:00000030,pc_plus4D:0000002c
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:0,regwriteW:0, alucontrolE:111
controller, funct:101010,aluop:10,alucontrolD:111
alu_dec, alucontrol:111
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000030, instr: 00853820, instr[25:21]: 00100, instr[20:16]: 00101, rd1D:          0, rd1E:          3, alu_srcB:          5, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:        11,forwardBD:0,alu_resultM:         0, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000030,pc_branchE:000080d4, jump:0,pc_jump:0214e080, pc_next_jump:00000030
datapath, pc_branchD:000080d8, pc_plus4E:        44, imm_sl2:     32936
rsD: 4, rtD: 5, rsE: 7, rtE: 2, writeregE: 4, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000030,instr:00853820,instrD:00853820
pc_plus4:00000034,pc_plus4D:00000030
rd1D:         0,rd1E:         3
rd2D:        11,rd2E:         5
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000030, instr: 00853820, instr[25:21]: 00100, instr[20:16]: 00101, rd1D:          0, rd1E:          3, alu_srcB:          5, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:        11,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:        11,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000034,pc_branchE:000080d4, jump:0,pc_jump:0214e080, pc_next_jump:00000034
datapath, pc_branchD:0000e0b0, pc_plus4E:        44, imm_sl2:     57472
rsD: 4, rtD: 5, rsE: 7, rtE: 2, writeregE: 4, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000030,instr:00853820,instrD:00853820
pc_plus4:00000034,pc_plus4D:00000030
rd1D:         0,rd1E:         3
rd2D:        11,rd2E:         5
alu_dec, alucontrol:010
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000030, instr: 00853820, instr[25:21]: 00100, instr[20:16]: 00101, rd1D:          0, rd1E:          3, alu_srcB:          5, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:        11,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:        11,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000034,pc_branchE:000080d4, jump:0,pc_jump:0214e080, pc_next_jump:00000034
datapath, pc_branchD:0000e0b0, pc_plus4E:        44, imm_sl2:     57472
rsD: 4, rtD: 5, rsE: 7, rtE: 2, writeregE: 4, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000030,instr:00853820,instrD:00853820
pc_plus4:00000034,pc_plus4D:00000030
rd1D:         0,rd1E:         3
rd2D:        11,rd2E:         5
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000030, instr: 00853820, instr[25:21]: 00100, instr[20:16]: 00101, rd1D:          0, rd1E:          3, alu_srcB:          5, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:        11,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:        11,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000034,pc_branchE:000080d4, jump:0,pc_jump:0214e080, pc_next_jump:00000034
datapath, pc_branchD:0000e0b0, pc_plus4E:        44, imm_sl2:     57472
rsD: 4, rtD: 5, rsE: 7, rtE: 2, writeregE: 4, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000030,instr:00e23822,instrD:00853820
pc_plus4:00000034,pc_plus4D:00000030
rd1D:         0,rd1E:         3
rd2D:        11,rd2E:         5
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00100, regwrite: 1, pc: 00000030, instr: 00853820, instr[25:21]: 00100, instr[20:16]: 00101, rd1D:          0, rd1E:          3, alu_srcB:          5, alucontrol:111, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:        11,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:        11,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000034,pc_branchE:000080d4, jump:0,pc_jump:0214e080, pc_next_jump:00000034
datapath, pc_branchD:0000e0b0, pc_plus4E:        44, imm_sl2:     57472
rsD: 4, rtD: 5, rsE: 7, rtE: 2, writeregE: 4, writeregM: 0, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000030,instr:00e23822,instrD:00853820
pc_plus4:00000034,pc_plus4D:00000030
rd1D:         0,rd1E:         3
rd2D:        11,rd2E:         5
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:0, alucontrolE:010
controller, funct:100000,aluop:10,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000034, instr: 00e23822, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:         11, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         1, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000034,pc_branchE:0000e0b0, jump:0,pc_jump:0388e088, pc_next_jump:00000034
datapath, pc_branchD:0000e0b4, pc_plus4E:        48, imm_sl2:     57472
rsD: 7, rtD: 2, rsE: 4, rtE: 5, writeregE: 7, writeregM: 4, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000034,instr:00e23822,instrD:00e23822
pc_plus4:00000038,pc_plus4D:00000034
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:        11
mips,data_ram_wea:0,alu_result:         1, mem_wdata:         5
regfile, we3:1, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         0,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000034, instr: 00e23822, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:         11, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         1, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000038,pc_branchE:0000e0b0, jump:0,pc_jump:0388e088, pc_next_jump:00000038
datapath, pc_branchD:0000e0bc, pc_plus4E:        48, imm_sl2:     57480
rsD: 7, rtD: 2, rsE: 4, rtE: 5, writeregE: 7, writeregM: 4, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000034,instr:00e23822,instrD:00e23822
pc_plus4:00000038,pc_plus4D:00000034
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:        11
alu_dec, alucontrol:110
data_ram_wea: 0, alu_result:          1, mem_wdata: 00000000000000000000000000000101
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000034, instr: 00e23822, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:         11, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         1, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000038,pc_branchE:0000e0b0, jump:0,pc_jump:0388e088, pc_next_jump:00000038
datapath, pc_branchD:0000e0bc, pc_plus4E:        48, imm_sl2:     57480
rsD: 7, rtD: 2, rsE: 4, rtE: 5, writeregE: 7, writeregM: 4, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000034,instr:00e23822,instrD:00e23822
pc_plus4:00000038,pc_plus4D:00000034
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:        11
mips,data_ram_wea:0,alu_result:         1, mem_wdata:         5
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000034, instr: 00e23822, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:         11, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         1, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000038,pc_branchE:0000e0b0, jump:0,pc_jump:0388e088, pc_next_jump:00000038
datapath, pc_branchD:0000e0bc, pc_plus4E:        48, imm_sl2:     57480
rsD: 7, rtD: 2, rsE: 4, rtE: 5, writeregE: 7, writeregM: 4, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000034,instr:ac670044,instrD:00e23822
pc_plus4:00000038,pc_plus4D:00000034
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:        11
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000034, instr: 00e23822, instr[25:21]: 00111, instr[20:16]: 00010, rd1D:          3, rd1E:          0, alu_srcB:         11, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         3,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         1, eql1:         3,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000038,pc_branchE:0000e0b0, jump:0,pc_jump:0388e088, pc_next_jump:00000038
datapath, pc_branchD:0000e0bc, pc_plus4E:        48, imm_sl2:     57480
rsD: 7, rtD: 2, rsE: 4, rtE: 5, writeregE: 7, writeregM: 4, writeregW: 0,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000034,instr:ac670044,instrD:00e23822
pc_plus4:00000038,pc_plus4D:00000034
rd1D:         3,rd1E:         0
rd2D:         5,rd2E:        11
mips,data_ram_wea:0,alu_result:         1, mem_wdata:         5
controller,regwriteD:1,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:110
controller, funct:100010,aluop:10,alucontrolD:110
alu_dec, alucontrol:110
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:0,alu_resultM:        12, eql1:        12,eql2:         3,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000038,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:00000038
datapath, pc_branchD:0000e0c0, pc_plus4E:        52, imm_sl2:     57480
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:ac670044,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
mips,data_ram_wea:0,alu_result:        12, mem_wdata:        11
regfile, we3:1, wd3:00000000000000000000000000000001, rf[ 4]:         1, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         1,rf[7]:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:0,alu_resultM:        12, eql1:        12,eql2:         3,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:0000003c
datapath, pc_branchD:00000148, pc_plus4E:        52, imm_sl2:       272
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:ac670044,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:        12, eql1:        12,eql2:        12,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:0000003c
datapath, pc_branchD:00000148, pc_plus4E:        52, imm_sl2:       272
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:ac670044,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
alu_dec, alucontrol:000
alu_dec, alucontrol:010
data_ram_wea: 0, alu_result:         12, mem_wdata: 00000000000000000000000000001011
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:        12, eql1:        12,eql2:        12,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:0000003c
datapath, pc_branchD:00000148, pc_plus4E:        52, imm_sl2:       272
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:ac670044,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
mips,data_ram_wea:0,alu_result:        12, mem_wdata:        11
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:        12, eql1:        12,eql2:        12,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:0000003c
datapath, pc_branchD:00000148, pc_plus4E:        52, imm_sl2:       272
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:8c020050,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 1, pc: 00000038, instr: ac670044, instr[25:21]: 00011, instr[20:16]: 00111, rd1D:         12, rd1E:          3, alu_srcB:          5, alucontrol:110, alu_result:         1,memtorg:0, wd3:         1
datapath, rd1D:        12,forwardAD:0,rd2D:         3,forwardBD:1,alu_resultM:        12, eql1:        12,eql2:        12,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:0000e0bc, jump:0,pc_jump:019c0110, pc_next_jump:0000003c
datapath, pc_branchD:00000148, pc_plus4E:        52, imm_sl2:       272
rsD: 3, rtD: 7, rsE: 7, rtE: 2, writeregE: 7, writeregM: 7, writeregW: 4,
regwriteE:1, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000038,instr:8c020050,instrD:ac670044
pc_plus4:0000003c,pc_plus4D:00000038
rd1D:        12,rd1E:         3
rd2D:         3,rd2E:         5
mips,data_ram_wea:0,alu_result:        12, mem_wdata:        11
controller,regwriteD:0,regwriteE:1,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:000100,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:1,alu_resultM:         7, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000003c,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:0000003c
datapath, pc_branchD:0000014c, pc_plus4E:        56, imm_sl2:       272
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:8c020050,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
regfile, we3:1, wd3:00000000000000000000000000001100, rf[ 7]:        12, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         1,rf[7]:        12
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:1,alu_resultM:         7, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:00000040
datapath, pc_branchD:0000017c, pc_plus4E:        56, imm_sl2:       320
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:8c020050,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         7, eql1:         0,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:00000040
datapath, pc_branchD:0000017c, pc_plus4E:        56, imm_sl2:       320
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:8c020050,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
data_ram_wea: 0, alu_result:          7, mem_wdata: 00000000000000000000000000000101
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         7, eql1:         0,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:00000040
datapath, pc_branchD:0000017c, pc_plus4E:        56, imm_sl2:       320
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:8c020050,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         7, eql1:         0,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:00000040
datapath, pc_branchD:0000017c, pc_plus4E:        56, imm_sl2:       320
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:08000011,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00111, regwrite: 0, pc: 0000003c, instr: 8c020050, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:         12, alu_srcB:         68, alucontrol:010, alu_result:        12,memtorg:0, wd3:        12
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         7, eql1:         0,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:00000148, jump:0,pc_jump:00080140, pc_next_jump:00000040
datapath, pc_branchD:0000017c, pc_plus4E:        56, imm_sl2:       320
rsD: 0, rtD: 2, rsE: 3, rtE: 7, writeregE: 7, writeregM: 7, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:0000003c,instr:08000011,instrD:8c020050
pc_plus4:00000040,pc_plus4D:0000003c
rd1D:         0,rd1E:        12
rd2D:         5,rd2E:         3
mips,data_ram_wea:0,alu_result:         7, mem_wdata:         5
controller,regwriteD:1,regwriteE:0,regwriteM:1,regwriteW:1, alucontrolE:010
controller, funct:010000,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000040,pc_branchE:0000017c, jump:0,pc_jump:00000044, pc_next_jump:00000040
datapath, pc_branchD:00000180, pc_plus4E:        60, imm_sl2:       320
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:08000011,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
mips,data_ram_wea:1,alu_result:        80, mem_wdata:         7
regfile, we3:1, wd3:00000000000000000000000000000111, rf[ 7]:         7, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         1,rf[7]:         7
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:0000017c, jump:0,pc_jump:00000044, pc_next_jump:00000044
datapath, pc_branchD:00000084, pc_plus4E:        60, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:08000011,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:0000017c, jump:1,pc_jump:00000044, pc_next_jump:00000044
datapath, pc_branchD:00000084, pc_plus4E:        60, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:08000011,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
data_ram_wea: 1, alu_result:         80, mem_wdata: 00000000000000000000000000000111
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:0000017c, jump:1,pc_jump:00000044, pc_next_jump:00000044
datapath, pc_branchD:00000084, pc_plus4E:        60, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:08000011,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
mips,data_ram_wea:1,alu_result:        80, mem_wdata:         7
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:0000017c, jump:1,pc_jump:00000044, pc_next_jump:00000044
datapath, pc_branchD:00000084, pc_plus4E:        60, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:20020001,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 1, pc: 00000040, instr: 08000011, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         80, alucontrol:010, alu_result:         7,memtorg:0, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:0000017c, jump:1,pc_jump:00000044, pc_next_jump:00000044
datapath, pc_branchD:00000084, pc_plus4E:        60, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 7, writeregW: 7,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:1, branchD:0
~stallF:1,pc:00000040,instr:20020001,instrD:08000011
pc_plus4:00000044,pc_plus4D:00000040
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         5
mips,data_ram_wea:1,alu_result:        80, mem_wdata:         7
controller,regwriteD:0,regwriteE:1,regwriteM:0,regwriteW:1, alucontrolE:010
controller, funct:010001,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000044,pc_branchE:00000084, jump:1,pc_jump:00000000, pc_next_jump:00000044
datapath, pc_branchD:00000088, pc_plus4E:        64, imm_sl2:        68
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:20020001,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:        80, mem_wdata:         5
regfile, we3:0, wd3:00000000000000000000000001010000, rf[ 7]:         7, rf[5]:        11, rf[2]:         5, rf[3]:        12,rf[4]:         1,rf[7]:         7
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000084, jump:1,pc_jump:00000000, pc_next_jump:00000000
datapath, pc_branchD:00000044, pc_plus4E:        64, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:20020001,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000084, jump:0,pc_jump:00000000, pc_next_jump:00000048
datapath, pc_branchD:00000044, pc_plus4E:        64, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:20020001,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: 0, alu_result:         80, mem_wdata: 00000000000000000000000000000101
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000084, jump:0,pc_jump:00000000, pc_next_jump:00000048
datapath, pc_branchD:00000044, pc_plus4E:        64, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:20020001,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:        80, mem_wdata:         5
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000084, jump:0,pc_jump:00000000, pc_next_jump:00000048
datapath, pc_branchD:00000044, pc_plus4E:        64, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:ac020054,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 0, pc: 00000044, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:0, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        80, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000084, jump:0,pc_jump:00000000, pc_next_jump:00000048
datapath, pc_branchD:00000044, pc_plus4E:        64, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 7,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:00000044,instr:ac020054,instrD:00000000
pc_plus4:00000048,pc_plus4D:00000044
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:0,alu_result:        80, mem_wdata:         5
controller,regwriteD:1,regwriteE:0,regwriteM:1,regwriteW:0, alucontrolE:010
controller, funct:000001,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:        80
datapath, rd1D:         0,forwardAD:0,rd2D:         5,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         5,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000048,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:00000048
datapath, pc_branchD:00000048, pc_plus4E:        68, imm_sl2:         0
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:ac020054,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:         5,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
regfile, we3:1, wd3:00000000000000000000000001010000, rf[ 2]:        80, rf[5]:        11, rf[2]:        80, rf[3]:        12,rf[4]:         1,rf[7]:         7
regfile, we3:1, wd3:00000000000000000000000000000111, rf[ 2]:         7, rf[5]:        11, rf[2]:         7, rf[3]:        12,rf[4]:         1,rf[7]:         7
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:        80,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:        80,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:0000004c
datapath, pc_branchD:00000198, pc_plus4E:        68, imm_sl2:       336
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:ac020054,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:        80,rd2E:         0
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:0000004c
datapath, pc_branchD:00000198, pc_plus4E:        68, imm_sl2:       336
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:ac020054,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:         7,rd2E:         0
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:0000004c
datapath, pc_branchD:00000198, pc_plus4E:        68, imm_sl2:       336
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:ac020054,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:         7,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:0000004c
datapath, pc_branchD:00000198, pc_plus4E:        68, imm_sl2:       336
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:00000000,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:         7,rd2E:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000048, instr: ac020054, instr[25:21]: 00000, instr[20:16]: 00010, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:010, alu_result:        80,memtorg:1, wd3:         7
datapath, rd1D:         0,forwardAD:0,rd2D:         7,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000044, jump:0,pc_jump:00080150, pc_next_jump:0000004c
datapath, pc_branchD:00000198, pc_plus4E:        68, imm_sl2:       336
rsD: 0, rtD: 2, rsE: 0, rtE: 0, writeregE: 0, writeregM: 0, writeregW: 2,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000048,instr:00000000,instrD:ac020054
pc_plus4:0000004c,pc_plus4D:00000048
rd1D:         0,rd1E:         0
rd2D:         7,rd2E:         0
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:0,regwriteE:1,regwriteM:0,regwriteW:1, alucontrolE:010
controller, funct:010100,aluop:00,alucontrolD:010
alu_dec, alucontrol:010
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 0, pc: 0000004c, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         84, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         7,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:0000004c,pc_branchE:00000198, jump:0,pc_jump:00000000, pc_next_jump:0000004c
datapath, pc_branchD:0000019c, pc_plus4E:        72, imm_sl2:       336
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000004c,instr:00000000,instrD:00000000
pc_plus4:00000050,pc_plus4D:0000004c
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         7
regfile, we3:0, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:        11, rf[2]:         7, rf[3]:        12,rf[4]:         1,rf[7]:         7
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 0, pc: 0000004c, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         84, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000050,pc_branchE:00000198, jump:0,pc_jump:00000000, pc_next_jump:00000050
datapath, pc_branchD:0000004c, pc_plus4E:        72, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000004c,instr:00000000,instrD:00000000
pc_plus4:00000050,pc_plus4D:0000004c
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         7
alu_dec, alucontrol:010
alu_dec, alucontrol:000
data_ram_wea: 0, alu_result:          0, mem_wdata: 00000000000000000000000000000000
clka:0 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 0, pc: 0000004c, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         84, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000050,pc_branchE:00000198, jump:0,pc_jump:00000000, pc_next_jump:00000050
datapath, pc_branchD:0000004c, pc_plus4E:        72, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000004c,instr:00000000,instrD:00000000
pc_plus4:00000050,pc_plus4D:0000004c
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         7
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
clka:1---------------------------------------
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00010, regwrite: 0, pc: 0000004c, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:         84, alucontrol:010, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:         0, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000050,pc_branchE:00000198, jump:0,pc_jump:00000000, pc_next_jump:00000050
datapath, pc_branchD:0000004c, pc_plus4E:        72, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 2, writeregE: 2, writeregM: 0, writeregW: 0,
regwriteE:0, regwriteM:1, regwriteW:0, memtoregE:0, branchD:0
~stallF:1,pc:0000004c,instr:00000000,instrD:00000000
pc_plus4:00000050,pc_plus4D:0000004c
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         7
mips,data_ram_wea:0,alu_result:         0, mem_wdata:         0
controller,regwriteD:1,regwriteE:0,regwriteM:1,regwriteW:0, alucontrolE:000
controller, funct:000000,aluop:10,alucontrolD:000
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000050, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        84, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000050,pc_branchE:0000004c, jump:0,pc_jump:00000000, pc_next_jump:00000050
datapath, pc_branchD:00000050, pc_plus4E:        76, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000050,instr:00000000,instrD:00000000
pc_plus4:00000054,pc_plus4D:00000050
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
mips,data_ram_wea:1,alu_result:        84, mem_wdata:         7
regfile, we3:1, wd3:00000000000000000000000000000000, rf[ 0]:         0, rf[5]:        11, rf[2]:         7, rf[3]:        12,rf[4]:         1,rf[7]:         7
clka:1 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
datapath, write2reg00000, regwrite: 1, pc: 00000050, instr: 00000000, instr[25:21]: 00000, instr[20:16]: 00000, rd1D:          0, rd1E:          0, alu_srcB:          0, alucontrol:000, alu_result:         0,memtorg:0, wd3:         0
datapath, rd1D:         0,forwardAD:0,rd2D:         0,forwardBD:0,alu_resultM:        84, eql1:         0,eql2:         0,branch:0,pcsrc:0
datapath, pcsrc:0, pc_next:00000054,pc_branchE:0000004c, jump:0,pc_jump:00000000, pc_next_jump:00000054
datapath, pc_branchD:00000050, pc_plus4E:        76, imm_sl2:         0
rsD: 0, rtD: 0, rsE: 0, rtE: 0, writeregE: 0, writeregM: 2, writeregW: 0,
regwriteE:1, regwriteM:0, regwriteW:1, memtoregE:0, branchD:0
~stallF:1,pc:00000050,instr:00000000,instrD:00000000
pc_plus4:00000054,pc_plus4D:00000050
rd1D:         0,rd1E:         0
rd2D:         0,rd2E:         0
data_ram_wea: 1, alu_result:         84, mem_wdata: 00000000000000000000000000000111
Simulation succeeded
$stop called at time : 630 ns : File "C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sim_1/new/testbench.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1369.656 ; gain = 20.996
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1435.750 ; gain = 6.305
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  6 14:14:38 2021...
