// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        threshold_0_V_address0,
        threshold_0_V_ce0,
        threshold_0_V_q0,
        threshold_1_V_address0,
        threshold_1_V_ce0,
        threshold_1_V_q0,
        M,
        N,
        I,
        L
);

parameter    ap_ST_st1_fsm_0 = 28'b1;
parameter    ap_ST_st2_fsm_1 = 28'b10;
parameter    ap_ST_st3_fsm_2 = 28'b100;
parameter    ap_ST_st4_fsm_3 = 28'b1000;
parameter    ap_ST_st5_fsm_4 = 28'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 28'b100000;
parameter    ap_ST_pp0_stg1_fsm_6 = 28'b1000000;
parameter    ap_ST_pp0_stg2_fsm_7 = 28'b10000000;
parameter    ap_ST_pp0_stg3_fsm_8 = 28'b100000000;
parameter    ap_ST_pp0_stg4_fsm_9 = 28'b1000000000;
parameter    ap_ST_st30_fsm_10 = 28'b10000000000;
parameter    ap_ST_st31_fsm_11 = 28'b100000000000;
parameter    ap_ST_st32_fsm_12 = 28'b1000000000000;
parameter    ap_ST_st33_fsm_13 = 28'b10000000000000;
parameter    ap_ST_st34_fsm_14 = 28'b100000000000000;
parameter    ap_ST_st35_fsm_15 = 28'b1000000000000000;
parameter    ap_ST_st36_fsm_16 = 28'b10000000000000000;
parameter    ap_ST_st37_fsm_17 = 28'b100000000000000000;
parameter    ap_ST_st38_fsm_18 = 28'b1000000000000000000;
parameter    ap_ST_st39_fsm_19 = 28'b10000000000000000000;
parameter    ap_ST_st40_fsm_20 = 28'b100000000000000000000;
parameter    ap_ST_st41_fsm_21 = 28'b1000000000000000000000;
parameter    ap_ST_st42_fsm_22 = 28'b10000000000000000000000;
parameter    ap_ST_st43_fsm_23 = 28'b100000000000000000000000;
parameter    ap_ST_st44_fsm_24 = 28'b1000000000000000000000000;
parameter    ap_ST_st45_fsm_25 = 28'b10000000000000000000000000;
parameter    ap_ST_st46_fsm_26 = 28'b100000000000000000000000000;
parameter    ap_ST_st47_fsm_27 = 28'b1000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv13_A20 = 13'b101000100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_6 = 13'b110;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_4 = 13'b100;
parameter    ap_const_lv13_7 = 13'b111;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv13_8 = 13'b1000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] input_0_address0;
output   input_0_ce0;
input  [0:0] input_0_q0;
output  [11:0] input_0_address1;
output   input_0_ce1;
input  [0:0] input_0_q1;
output  [11:0] input_1_address0;
output   input_1_ce0;
input  [0:0] input_1_q0;
output  [11:0] input_1_address1;
output   input_1_ce1;
input  [0:0] input_1_q1;
output  [11:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [0:0] output_0_d0;
output  [11:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [0:0] output_1_d0;
output  [11:0] threshold_0_V_address0;
output   threshold_0_V_ce0;
input  [7:0] threshold_0_V_q0;
output  [11:0] threshold_1_V_address0;
output   threshold_1_V_ce0;
input  [7:0] threshold_1_V_q0;
input  [6:0] M;
input  [6:0] N;
input  [5:0] I;
input  [0:0] L;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] input_0_address0;
reg input_0_ce0;
reg[11:0] input_0_address1;
reg input_0_ce1;
reg[11:0] input_1_address0;
reg input_1_ce0;
reg[11:0] input_1_address1;
reg input_1_ce1;
reg output_0_ce0;
reg output_0_we0;
reg output_1_ce0;
reg output_1_we0;
reg threshold_0_V_ce0;
reg threshold_1_V_ce0;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_45;
reg   [12:0] w_conv1_address0;
reg    w_conv1_ce0;
wire   [0:0] w_conv1_q0;
reg   [12:0] w_conv1_address1;
reg    w_conv1_ce1;
wire   [0:0] w_conv1_q1;
reg   [12:0] w_conv2_address0;
reg    w_conv2_ce0;
wire   [0:0] w_conv2_q0;
reg   [12:0] w_conv2_address1;
reg    w_conv2_ce1;
wire   [0:0] w_conv2_q1;
reg   [31:0] sum_reg_541;
reg   [4:0] m_reg_553;
reg   [8:0] phi_mul_reg_564;
reg   [8:0] phi_mul1_reg_576;
wire   [8:0] grp_fu_863_p2;
reg   [8:0] reg_880;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_189;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
wire   [0:0] tmp_25_fu_1234_p2;
reg   [0:0] sel_tmp1_i1_reg_2225;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_6;
reg    ap_sig_216;
reg   [0:0] tmp_25_reg_2263;
reg   [0:0] sel_tmp1_i4_reg_2237;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_7;
reg    ap_sig_233;
reg   [0:0] sel_tmp1_i7_reg_2249;
wire   [8:0] grp_fu_875_p2;
reg   [8:0] reg_884;
reg   [0:0] sel_tmp1_i2_reg_2229;
reg   [0:0] sel_tmp1_i5_reg_2241;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_8;
reg    ap_sig_260;
reg   [0:0] sel_tmp1_i8_reg_2253;
wire   [0:0] L_read_read_fu_122_p2;
wire   [4:0] O_fu_892_p2;
reg   [4:0] O_reg_2056;
wire   [12:0] O_cast123_cast_fu_898_p1;
reg   [12:0] O_cast123_cast_reg_2062;
wire   [8:0] O_cast122_cast_fu_902_p1;
reg   [8:0] O_cast122_cast_reg_2067;
wire   [5:0] tmp_28_fu_906_p1;
reg   [5:0] tmp_28_reg_2072;
wire   [8:0] I_cast4_fu_910_p1;
reg   [8:0] I_cast4_reg_2077;
wire   [8:0] N_cast_fu_914_p1;
reg   [8:0] N_cast_reg_2082;
wire   [4:0] tmp_i_fu_918_p2;
reg   [4:0] tmp_i_reg_2087;
wire   [12:0] I_cast6_fu_924_p1;
reg   [12:0] I_cast6_reg_2097;
wire   [5:0] n_2_fu_937_p2;
reg   [5:0] n_2_reg_2113;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_299;
wire   [8:0] n_cast1_fu_943_p1;
reg   [8:0] n_cast1_reg_2118;
wire   [0:0] tmp_s_fu_932_p2;
wire   [8:0] tmp_22_fu_947_p2;
reg   [8:0] tmp_22_reg_2123;
wire   [4:0] x_fu_957_p2;
reg   [4:0] x_reg_2131;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_316;
wire   [12:0] x_cast_fu_963_p1;
reg   [12:0] x_cast_reg_2136;
wire   [0:0] exitcond_fu_952_p2;
wire   [12:0] tmp_51_1_cast1_fu_967_p1;
reg   [12:0] tmp_51_1_cast1_reg_2144;
wire   [12:0] tmp_51_2_cast1_fu_977_p1;
reg   [12:0] tmp_51_2_cast1_reg_2151;
wire   [0:0] notlhs_i_fu_981_p2;
reg   [0:0] notlhs_i_reg_2158;
wire   [0:0] sel_tmp_i_fu_986_p2;
reg   [0:0] sel_tmp_i_reg_2165;
wire   [0:0] notlhs_i3_fu_992_p2;
reg   [0:0] notlhs_i3_reg_2172;
wire   [0:0] sel_tmp_i3_fu_997_p2;
reg   [0:0] sel_tmp_i3_reg_2179;
wire   [0:0] notlhs_i6_fu_1003_p2;
reg   [0:0] notlhs_i6_reg_2186;
wire   [0:0] sel_tmp_i6_fu_1008_p2;
reg   [0:0] sel_tmp_i6_reg_2193;
wire   [4:0] y_fu_1019_p2;
reg   [4:0] y_reg_2203;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_346;
wire   [8:0] y_cast_fu_1025_p1;
reg   [8:0] y_cast_reg_2208;
wire   [0:0] exitcond3_fu_1014_p2;
wire   [12:0] tmp5_fu_1038_p2;
reg   [12:0] tmp5_reg_2216;
wire   [0:0] sel_tmp1_i_fu_1070_p2;
reg   [0:0] sel_tmp1_i_reg_2221;
wire   [0:0] sel_tmp1_i1_fu_1097_p2;
wire   [0:0] sel_tmp1_i2_fu_1124_p2;
wire   [0:0] sel_tmp1_i3_fu_1140_p2;
reg   [0:0] sel_tmp1_i3_reg_2233;
wire   [0:0] sel_tmp1_i4_fu_1156_p2;
wire   [0:0] sel_tmp1_i5_fu_1172_p2;
wire   [0:0] sel_tmp1_i6_fu_1188_p2;
reg   [0:0] sel_tmp1_i6_reg_2245;
wire   [0:0] sel_tmp1_i7_fu_1204_p2;
wire   [0:0] sel_tmp1_i8_fu_1220_p2;
wire   [12:0] o_index_fu_1226_p2;
reg   [12:0] o_index_reg_2257;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_374;
reg   [0:0] ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4;
wire   [4:0] m_4_fu_1239_p2;
reg   [4:0] m_4_reg_2267;
wire   [8:0] next_mul2_fu_1245_p2;
reg   [8:0] next_mul2_reg_2272;
wire   [8:0] tmp_29_fu_1250_p2;
reg   [8:0] tmp_29_reg_2277;
reg   [8:0] ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1;
reg   [8:0] ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2;
wire   [12:0] tmp7_fu_1259_p2;
reg   [12:0] tmp7_reg_2283;
wire   [12:0] tmp7_1_fu_1273_p2;
reg   [12:0] tmp7_1_reg_2288;
wire   [12:0] i_index_fu_1278_p2;
wire   [0:0] tmp_34_fu_1288_p2;
reg   [0:0] tmp_34_reg_2298;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3;
wire   [12:0] i_index_0_1_fu_1303_p2;
reg   [12:0] i_index_0_1_reg_2303;
wire   [12:0] i_index_0_2_fu_1317_p2;
reg   [12:0] i_index_0_2_reg_2309;
wire   [12:0] i_index_1_fu_1322_p2;
wire   [0:0] tmp_40_fu_1332_p2;
reg   [0:0] tmp_40_reg_2320;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3;
wire   [0:0] tmp_36_fu_1343_p2;
reg   [0:0] tmp_36_reg_2325;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3;
wire   [0:0] tmp_37_fu_1353_p2;
reg   [0:0] tmp_37_reg_2330;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3;
wire   [12:0] i_index_1_1_fu_1367_p2;
reg   [12:0] i_index_1_1_reg_2335;
wire   [12:0] i_index_1_2_fu_1381_p2;
reg   [12:0] i_index_1_2_reg_2341;
wire   [8:0] next_mul_fu_1386_p2;
reg   [8:0] next_mul_reg_2347;
wire   [0:0] tmp_41_fu_1396_p2;
reg   [0:0] tmp_41_reg_2352;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3;
wire   [0:0] tmp_42_fu_1406_p2;
reg   [0:0] tmp_42_reg_2357;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3;
wire   [12:0] tmp7_2_fu_1415_p2;
reg   [12:0] tmp7_2_reg_2362;
wire   [12:0] tmp7_2_1_fu_1424_p2;
reg   [12:0] tmp7_2_1_reg_2367;
wire   [12:0] i_index_2_fu_1429_p2;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_9;
reg    ap_sig_509;
wire   [0:0] tmp_43_fu_1439_p2;
reg   [0:0] tmp_43_reg_2377;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3;
wire   [12:0] i_index_2_1_fu_1445_p2;
wire   [0:0] tmp_44_fu_1455_p2;
reg   [0:0] tmp_44_reg_2387;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3;
wire   [12:0] i_index_2_2_fu_1470_p2;
reg   [12:0] i_index_2_2_reg_2392;
wire   [0:0] tmp_45_fu_1480_p2;
reg   [0:0] tmp_45_reg_2398;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4;
wire   [12:0] tmp_30_fu_1499_p2;
reg   [12:0] tmp_30_reg_2403;
wire   [0:0] p_pn_in_fu_1592_p2;
wire   [0:0] input_load_1_1_0_phi_fu_1610_p3;
reg   [0:0] input_load_1_1_0_phi_reg_2559;
wire   [1:0] one_out_3_cast_fu_1639_p1;
wire   [1:0] mac_num_2_cast_fu_1643_p1;
wire   [1:0] one_out_2_0_1_fu_1670_p2;
wire   [1:0] mac_num_3_0_1_fu_1676_p3;
wire   [0:0] input_load_1_0_2_phi_fu_1684_p3;
reg   [0:0] input_load_1_0_2_phi_reg_2624;
wire   [1:0] one_out_2_0_2_fu_1729_p2;
wire   [1:0] mac_num_3_0_2_fu_1735_p2;
wire   [0:0] input_load_1_1_1_phi_fu_1741_p3;
reg   [0:0] input_load_1_1_1_phi_reg_2689;
wire   [0:0] input_load_1_1_2_phi_fu_1748_p3;
reg   [0:0] input_load_1_1_2_phi_reg_2694;
wire   [2:0] one_out_2_1_1_fu_1821_p2;
wire   [2:0] mac_num_3_1_1_fu_1827_p2;
wire   [0:0] input_load_1_2_0_phi_fu_1833_p3;
reg   [0:0] input_load_1_2_0_phi_reg_2739;
wire   [0:0] input_load_1_2_1_phi_fu_1840_p3;
reg   [0:0] input_load_1_2_1_phi_reg_2744;
wire   [3:0] one_out_3_2_cast_fu_1911_p1;
wire   [3:0] mac_num_2_2_cast_fu_1915_p1;
wire   [3:0] one_out_2_2_1_fu_1934_p2;
reg   [3:0] one_out_2_2_1_reg_2769;
wire   [3:0] mac_num_3_2_1_fu_1940_p2;
reg   [3:0] mac_num_3_2_1_reg_2774;
wire   [0:0] input_load_1_2_2_phi_fu_1946_p3;
reg   [0:0] input_load_1_2_2_phi_reg_2779;
wire   [31:0] sum_1_fu_2004_p2;
wire   [0:0] tmp_31_fu_2015_p2;
reg   [0:0] tmp_31_reg_2789;
reg    ap_sig_cseq_ST_st30_fsm_10;
reg    ap_sig_849;
reg    ap_sig_cseq_ST_st46_fsm_26;
reg    ap_sig_858;
reg   [11:0] output_0_addr_reg_2804;
reg   [11:0] output_1_addr_reg_2809;
reg   [5:0] n_reg_508;
reg   [4:0] x_assign_reg_519;
reg   [4:0] y_assign_reg_530;
reg    ap_sig_cseq_ST_st47_fsm_27;
reg    ap_sig_891;
reg   [4:0] m_phi_fu_557_p4;
reg   [8:0] phi_mul_phi_fu_568_p4;
reg   [8:0] phi_mul1_phi_fu_580_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3;
wire   [0:0] ap_reg_phiprechg_one_out_3_reg_596pp0_it2;
reg   [0:0] ap_reg_phiprechg_one_out_3_reg_596pp0_it3;
wire   [0:0] ap_reg_phiprechg_mac_num_2_reg_607pp0_it2;
reg   [0:0] ap_reg_phiprechg_mac_num_2_reg_607pp0_it3;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4;
wire   [2:0] one_out_2_1_fu_1792_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4;
reg   [2:0] one_out_3_1_phi_fu_690_p4;
wire   [2:0] one_out_3_0_2_cast_fu_1767_p1;
wire   [2:0] mac_num_3_1_fu_1799_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4;
reg   [2:0] mac_num_2_1_phi_fu_700_p4;
wire   [2:0] mac_num_2_0_2_cast_fu_1772_p1;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4;
wire   [2:0] one_out_2_1_2_fu_1868_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4;
reg   [2:0] one_out_3_1_2_phi_fu_748_p4;
wire   [2:0] mac_num_3_1_2_fu_1875_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4;
reg   [2:0] mac_num_2_1_2_phi_fu_758_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4;
wire   [2:0] one_out_2_2_fu_1897_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4;
reg   [2:0] one_out_3_2_phi_fu_777_p4;
wire   [2:0] mac_num_3_2_fu_1904_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4;
reg   [2:0] mac_num_2_2_phi_fu_787_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4;
reg   [3:0] one_out_3_2_1_phi_fu_806_p4;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4;
reg   [3:0] mac_num_2_2_1_phi_fu_815_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4;
wire   [3:0] one_out_2_2_2_fu_1968_p2;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4;
reg   [3:0] one_out_3_2_2_phi_fu_833_p4;
wire   [3:0] mac_num_3_2_2_fu_1975_p2;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4;
reg   [3:0] mac_num_2_2_2_phi_fu_843_p4;
wire   [63:0] tmp_35_fu_1505_p1;
wire   [63:0] tmp_60_0_1_fu_1517_p1;
wire   [63:0] tmp_60_0_2_fu_1528_p1;
wire   [63:0] tmp_60_1_fu_1539_p1;
wire   [63:0] newIndex6_fu_1545_p1;
wire   [63:0] newIndex11_fu_1551_p1;
wire   [63:0] tmp_60_1_1_fu_1562_p1;
wire   [63:0] tmp_60_1_2_fu_1573_p1;
wire   [63:0] newIndex7_fu_1598_p1;
wire   [63:0] newIndex9_fu_1604_p1;
wire   [63:0] tmp_60_2_fu_1622_p1;
wire   [63:0] tmp_60_2_1_fu_1633_p1;
wire   [63:0] newIndex13_fu_1691_p1;
wire   [63:0] newIndex15_fu_1697_p1;
wire   [63:0] tmp_60_2_2_fu_1708_p1;
wire   [63:0] newIndex18_fu_1755_p1;
wire   [63:0] newIndex19_fu_1761_p1;
wire   [63:0] newIndex4_fu_1847_p1;
wire   [63:0] newIndex3_fu_2020_p1;
wire   [0:0] tmp_33_fu_2039_p2;
reg   [8:0] grp_fu_850_p0;
reg   [8:0] grp_fu_856_p0;
wire   [8:0] grp_fu_856_p2;
reg   [8:0] grp_fu_868_p0;
wire   [8:0] grp_fu_868_p2;
wire   [4:0] tmp_27_fu_888_p1;
wire   [6:0] n_cast_fu_928_p1;
wire   [5:0] tmp_22_fu_947_p0;
wire   [4:0] tmp_22_fu_947_p1;
wire   [4:0] x_assign_2_fu_971_p2;
wire   [8:0] tmp4_fu_1029_p2;
wire   [8:0] tmp5_fu_1038_p0;
wire   [4:0] tmp5_fu_1038_p1;
wire   [0:0] notrhs_i_fu_1049_p2;
wire   [0:0] tmp_5_i_fu_1055_p2;
wire   [0:0] tmp15_fu_1065_p2;
wire   [0:0] tmp14_fu_1060_p2;
wire   [0:0] notrhs_i1_fu_1076_p2;
wire   [0:0] tmp_5_i1_fu_1082_p2;
wire   [0:0] tmp17_fu_1092_p2;
wire   [0:0] tmp16_fu_1087_p2;
wire   [4:0] y_assign_2_fu_1043_p2;
wire   [0:0] notrhs_i2_fu_1103_p2;
wire   [0:0] tmp_5_i2_fu_1109_p2;
wire   [0:0] tmp20_fu_1119_p2;
wire   [0:0] tmp19_fu_1114_p2;
wire   [0:0] tmp23_fu_1135_p2;
wire   [0:0] tmp22_fu_1130_p2;
wire   [0:0] tmp25_fu_1151_p2;
wire   [0:0] tmp24_fu_1146_p2;
wire   [0:0] tmp28_fu_1167_p2;
wire   [0:0] tmp27_fu_1162_p2;
wire   [0:0] tmp31_fu_1183_p2;
wire   [0:0] tmp30_fu_1178_p2;
wire   [0:0] tmp33_fu_1199_p2;
wire   [0:0] tmp32_fu_1194_p2;
wire   [0:0] tmp36_fu_1215_p2;
wire   [0:0] tmp35_fu_1210_p2;
wire   [5:0] m_cast_fu_1230_p1;
wire   [8:0] grp_fu_850_p2;
wire   [5:0] tmp7_fu_1259_p0;
wire   [8:0] tmp7_fu_1259_p1;
wire   [8:0] tmp6_1_fu_1264_p2;
wire   [5:0] tmp7_1_fu_1273_p0;
wire   [8:0] tmp7_1_fu_1273_p1;
wire   [5:0] tmp7_0_1_fu_1298_p0;
wire   [8:0] tmp7_0_1_fu_1298_p1;
wire   [12:0] tmp7_0_1_fu_1298_p2;
wire   [5:0] tmp7_0_2_fu_1312_p0;
wire   [8:0] tmp7_0_2_fu_1312_p1;
wire   [12:0] tmp7_0_2_fu_1312_p2;
wire   [5:0] tmp7_1_1_fu_1362_p0;
wire   [8:0] tmp7_1_1_fu_1362_p1;
wire   [12:0] tmp7_1_1_fu_1362_p2;
wire   [5:0] tmp7_1_2_fu_1376_p0;
wire   [8:0] tmp7_1_2_fu_1376_p1;
wire   [12:0] tmp7_1_2_fu_1376_p2;
wire   [5:0] tmp7_2_fu_1415_p0;
wire   [8:0] tmp7_2_fu_1415_p1;
wire   [5:0] tmp7_2_1_fu_1424_p0;
wire   [8:0] tmp7_2_1_fu_1424_p1;
wire   [5:0] tmp7_2_2_fu_1465_p0;
wire   [8:0] tmp7_2_2_fu_1465_p1;
wire   [12:0] tmp7_2_2_fu_1465_p2;
wire   [11:0] p_shl_fu_1488_p3;
wire   [12:0] p_shl_cast_fu_1495_p1;
wire   [12:0] tmp_34_cast1_fu_1485_p1;
wire   [12:0] w_index_0_1_fu_1511_p2;
wire   [12:0] w_index_0_2_fu_1523_p2;
wire   [12:0] w_index_1_fu_1534_p2;
wire   [12:0] grp_fu_1282_p2;
wire   [12:0] grp_fu_1326_p2;
wire   [12:0] w_index_1_1_fu_1557_p2;
wire   [12:0] w_index_1_2_fu_1568_p2;
wire   [0:0] input_load_1_0_0_phi_fu_1579_p3;
wire   [0:0] p_pn_in_in_fu_1586_p2;
wire   [12:0] grp_fu_1338_p2;
wire   [12:0] grp_fu_1348_p2;
wire   [12:0] w_index_2_fu_1617_p2;
wire   [12:0] w_index_2_1_fu_1628_p2;
wire   [0:0] input_load_1_0_1_phi_fu_1647_p3;
wire   [0:0] p_pn_in_in_0_1_fu_1654_p2;
wire   [0:0] p_pn_in_0_1_fu_1660_p2;
wire   [1:0] p_pn_0_1_cast_fu_1666_p1;
wire   [12:0] grp_fu_1391_p2;
wire   [12:0] grp_fu_1401_p2;
wire   [12:0] w_index_2_2_fu_1703_p2;
wire   [0:0] p_pn_in_in_0_2_fu_1714_p2;
wire   [0:0] p_pn_in_0_2_fu_1719_p2;
wire   [1:0] p_pn_0_2_cast_fu_1725_p1;
wire   [12:0] grp_fu_1433_p2;
wire   [12:0] grp_fu_1449_p2;
wire   [0:0] p_pn_in_in_1_fu_1777_p2;
wire   [0:0] p_pn_in_1_fu_1782_p2;
wire   [2:0] p_pn_1_cast_fu_1788_p1;
wire   [0:0] p_pn_in_in_1_1_fu_1806_p2;
wire   [0:0] p_pn_in_1_1_fu_1811_p2;
wire   [2:0] p_pn_1_1_cast_fu_1817_p1;
wire   [12:0] grp_fu_1475_p2;
wire   [0:0] p_pn_in_in_1_2_fu_1853_p2;
wire   [0:0] p_pn_in_1_2_fu_1858_p2;
wire   [2:0] p_pn_1_2_cast_fu_1864_p1;
wire   [0:0] p_pn_in_in_2_fu_1882_p2;
wire   [0:0] p_pn_in_2_fu_1887_p2;
wire   [2:0] p_pn_2_cast_fu_1893_p1;
wire   [0:0] p_pn_in_in_2_1_fu_1919_p2;
wire   [0:0] p_pn_in_2_1_fu_1924_p2;
wire   [3:0] p_pn_2_1_cast_fu_1930_p1;
wire   [0:0] p_pn_in_in_2_2_fu_1953_p2;
wire   [0:0] p_pn_in_2_2_fu_1958_p2;
wire   [3:0] p_pn_2_2_cast_fu_1964_p1;
wire   [4:0] tmp_38_fu_1986_p3;
wire   [31:0] mac_num_2_2_2_cast_fu_1982_p1;
wire   [31:0] tmp_38_cast_fu_1994_p1;
wire   [31:0] tmp_39_fu_1998_p2;
wire   [12:0] grp_fu_2010_p2;
wire   [7:0] threshold_V_load_phi_fu_2028_p3;
wire  signed [31:0] tmp_32_fu_2035_p1;
reg   [27:0] ap_NS_fsm;
wire   [12:0] tmp5_fu_1038_p00;
wire   [12:0] tmp7_0_1_fu_1298_p10;
wire   [12:0] tmp7_0_2_fu_1312_p10;
wire   [12:0] tmp7_1_1_fu_1362_p10;
wire   [12:0] tmp7_1_2_fu_1376_p10;
wire   [12:0] tmp7_1_fu_1273_p10;
wire   [12:0] tmp7_2_1_fu_1424_p10;
wire   [12:0] tmp7_2_2_fu_1465_p10;
wire   [12:0] tmp7_2_fu_1415_p10;
wire   [12:0] tmp7_fu_1259_p10;
wire   [8:0] tmp_22_fu_947_p00;
reg    ap_sig_661;
reg    ap_sig_927;
reg    ap_sig_745;
reg    ap_sig_695;
reg    ap_sig_699;
reg    ap_sig_703;
reg    ap_sig_707;
reg    ap_sig_1977;
reg    ap_sig_1979;
reg    ap_sig_842;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dut_conv_w_conv1 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_address0),
    .ce0(w_conv1_ce0),
    .q0(w_conv1_q0),
    .address1(w_conv1_address1),
    .ce1(w_conv1_ce1),
    .q1(w_conv1_q1)
);

dut_conv_w_conv2 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv2_address0),
    .ce0(w_conv2_ce0),
    .q0(w_conv2_q0),
    .address1(w_conv2_address1),
    .ce1(w_conv2_ce1),
    .q1(w_conv2_q1)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_fu_1278_p2),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1282_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_fu_1322_p2),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1326_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_1_reg_2303),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1338_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_2_reg_2309),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1348_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_1_reg_2335),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1391_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_2_reg_2341),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1401_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_fu_1429_p2),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1433_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_1_fu_1445_p2),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1449_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_2_reg_2392),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_1475_p2)
);

dut_urem_13ns_13ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_13ns_13_17_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(o_index_reg_2257),
    .din1(ap_const_lv13_A20),
    .ce(1'b1),
    .dout(grp_fu_2010_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (tmp_25_fu_1234_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | ((1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_745) begin
        if (ap_sig_927) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= mac_num_2_cast_fu_1643_p1;
        end else if (ap_sig_661) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= mac_num_3_0_1_fu_1676_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i2_reg_2229) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i2_reg_2229) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= mac_num_3_0_2_fu_1735_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i4_reg_2237) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= mac_num_2_1_phi_fu_700_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i4_reg_2237) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= mac_num_3_1_1_fu_1827_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i7_reg_2249) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4 <= mac_num_2_2_cast_fu_1915_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i_reg_2221) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_reg_607pp0_it3 <= 1'b1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_reg_607pp0_it3 <= ap_reg_phiprechg_mac_num_2_reg_607pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_745) begin
        if (ap_sig_927) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= one_out_3_cast_fu_1639_p1;
        end else if (ap_sig_661) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= one_out_2_0_1_fu_1670_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i2_reg_2229) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i2_reg_2229) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= one_out_2_0_2_fu_1729_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i4_reg_2237) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= one_out_3_1_phi_fu_690_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i4_reg_2237) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= one_out_2_1_1_fu_1821_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i7_reg_2249) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4 <= one_out_3_2_cast_fu_1911_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4 <= ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i_reg_2221) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_reg_596pp0_it3 <= p_pn_in_fu_1592_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_reg_596pp0_it3 <= ap_reg_phiprechg_one_out_3_reg_596pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i1_reg_2225) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i1_reg_2225) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_2229) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_2229) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i3_reg_2233) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i3_reg_2233) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_2237) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_2237) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i5_reg_2241) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i5_reg_2241) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_745) begin
        if (ap_sig_699) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= w_conv2_q0;
        end else if (ap_sig_695) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= w_conv1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_745) begin
        if (ap_sig_707) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= w_conv2_q1;
        end else if (ap_sig_703) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= w_conv1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i8_reg_2253) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= w_conv2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i8_reg_2253) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_2221) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_2221) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        m_reg_553 <= m_4_reg_2267;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        m_reg_553 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_952_p2))) begin
        n_reg_508 <= n_2_reg_2113;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        n_reg_508 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        phi_mul1_reg_576 <= next_mul2_reg_2272;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul1_reg_576 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        phi_mul_reg_564 <= next_mul_reg_2347;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul_reg_564 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        sum_reg_541 <= sum_1_fu_2004_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        sum_reg_541 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_fu_1014_p2))) begin
        x_assign_reg_519 <= x_reg_2131;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_s_fu_932_p2))) begin
        x_assign_reg_519 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_27)) begin
        y_assign_reg_530 <= y_reg_2203;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_952_p2))) begin
        y_assign_reg_530 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        I_cast4_reg_2077[5 : 0] <= I_cast4_fu_910_p1[5 : 0];
        I_cast6_reg_2097[5 : 0] <= I_cast6_fu_924_p1[5 : 0];
        N_cast_reg_2082[6 : 0] <= N_cast_fu_914_p1[6 : 0];
        O_cast122_cast_reg_2067[4 : 0] <= O_cast122_cast_fu_902_p1[4 : 0];
        O_cast123_cast_reg_2062[4 : 0] <= O_cast123_cast_fu_898_p1[4 : 0];
        O_reg_2056 <= O_fu_892_p2;
        tmp_28_reg_2072 <= tmp_28_fu_906_p1;
        tmp_i_reg_2087 <= tmp_i_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3;
        ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3;
        ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4 <= ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3;
        ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4 <= ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3;
        ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4 <= ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3;
        ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4 <= ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3;
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3;
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3;
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3;
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
        ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1 <= tmp_25_reg_2263;
        ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1;
        ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2;
        ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3;
        ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1 <= tmp_29_reg_2277;
        ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2 <= ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1;
        ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2 <= tmp_45_reg_2398;
        ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3 <= ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2;
        ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4 <= ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3;
        tmp_25_reg_2263 <= tmp_25_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
        ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1 <= tmp_34_reg_2298;
        ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2 <= ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1;
        ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3 <= ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2;
        ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1 <= tmp_40_reg_2320;
        ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2 <= ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1;
        ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3 <= ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
        ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1 <= tmp_36_reg_2325;
        ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2 <= ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1;
        ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3 <= ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2;
        ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1 <= tmp_37_reg_2330;
        ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2 <= ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1;
        ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3 <= ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
        ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1 <= tmp_41_reg_2352;
        ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2 <= ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1;
        ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3 <= ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2;
        ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1 <= tmp_42_reg_2357;
        ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2 <= ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1;
        ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3 <= ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
        ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1 <= tmp_43_reg_2377;
        ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2 <= ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1;
        ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3 <= ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2;
        ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1 <= tmp_44_reg_2387;
        ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2 <= ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1;
        ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3 <= ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i1_reg_2225) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263))) begin
        i_index_0_1_reg_2303 <= i_index_0_1_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i2_reg_2229))) begin
        i_index_0_2_reg_2309 <= i_index_0_2_fu_1317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i4_reg_2237) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        i_index_1_1_reg_2335 <= i_index_1_1_fu_1367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i5_reg_2241))) begin
        i_index_1_2_reg_2341 <= i_index_1_2_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i8_reg_2253) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_2_reg_2392 <= i_index_2_2_fu_1470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i2_reg_2229) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        input_load_1_0_2_phi_reg_2624 <= input_load_1_0_2_phi_fu_1684_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i3_reg_2233) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        input_load_1_1_0_phi_reg_2559 <= input_load_1_1_0_phi_fu_1610_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i4_reg_2237) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        input_load_1_1_1_phi_reg_2689 <= input_load_1_1_1_phi_fu_1741_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i5_reg_2241) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3))) begin
        input_load_1_1_2_phi_reg_2694 <= input_load_1_1_2_phi_fu_1748_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i6_reg_2245) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        input_load_1_2_0_phi_reg_2739 <= input_load_1_2_0_phi_fu_1833_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i7_reg_2249) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        input_load_1_2_1_phi_reg_2744 <= input_load_1_2_1_phi_fu_1840_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i8_reg_2253) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        input_load_1_2_2_phi_reg_2779 <= input_load_1_2_2_phi_fu_1946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        m_4_reg_2267 <= m_4_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i7_reg_2249) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        mac_num_3_2_1_reg_2774 <= mac_num_3_2_1_fu_1940_p2;
        one_out_2_2_1_reg_2769 <= one_out_2_2_1_fu_1934_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        n_2_reg_2113 <= n_2_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_s_fu_932_p2))) begin
        n_cast1_reg_2118[5 : 0] <= n_cast1_fu_943_p1[5 : 0];
        tmp_22_reg_2123 <= tmp_22_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_25_fu_1234_p2 == 1'b0))) begin
        next_mul2_reg_2272 <= next_mul2_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        next_mul_reg_2347 <= next_mul_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_952_p2))) begin
        notlhs_i3_reg_2172 <= notlhs_i3_fu_992_p2;
        notlhs_i6_reg_2186 <= notlhs_i6_fu_1003_p2;
        notlhs_i_reg_2158 <= notlhs_i_fu_981_p2;
        sel_tmp_i3_reg_2179 <= sel_tmp_i3_fu_997_p2;
        sel_tmp_i6_reg_2193 <= sel_tmp_i6_fu_1008_p2;
        sel_tmp_i_reg_2165 <= sel_tmp_i_fu_986_p2;
        tmp_51_1_cast1_reg_2144[4 : 0] <= tmp_51_1_cast1_fu_967_p1[4 : 0];
        tmp_51_2_cast1_reg_2151[4 : 0] <= tmp_51_2_cast1_fu_977_p1[4 : 0];
        x_cast_reg_2136[4 : 0] <= x_cast_fu_963_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        o_index_reg_2257 <= o_index_fu_1226_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        output_0_addr_reg_2804 <= newIndex3_fu_2020_p1;
        output_1_addr_reg_2809 <= newIndex3_fu_2020_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_25_fu_1234_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i1_reg_2225)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i4_reg_2237)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i7_reg_2249)))) begin
        reg_880 <= grp_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_25_fu_1234_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i2_reg_2229)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i5_reg_2241)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i8_reg_2253)))) begin
        reg_884 <= grp_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_fu_1014_p2))) begin
        sel_tmp1_i1_reg_2225 <= sel_tmp1_i1_fu_1097_p2;
        sel_tmp1_i2_reg_2229 <= sel_tmp1_i2_fu_1124_p2;
        sel_tmp1_i3_reg_2233 <= sel_tmp1_i3_fu_1140_p2;
        sel_tmp1_i4_reg_2237 <= sel_tmp1_i4_fu_1156_p2;
        sel_tmp1_i5_reg_2241 <= sel_tmp1_i5_fu_1172_p2;
        sel_tmp1_i6_reg_2245 <= sel_tmp1_i6_fu_1188_p2;
        sel_tmp1_i7_reg_2249 <= sel_tmp1_i7_fu_1204_p2;
        sel_tmp1_i8_reg_2253 <= sel_tmp1_i8_fu_1220_p2;
        sel_tmp1_i_reg_2221 <= sel_tmp1_i_fu_1070_p2;
        tmp5_reg_2216 <= tmp5_fu_1038_p2;
        y_cast_reg_2208[4 : 0] <= y_cast_fu_1025_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_25_fu_1234_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i3_reg_2233))) begin
        tmp7_1_reg_2288 <= tmp7_1_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i7_reg_2249) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        tmp7_2_1_reg_2367 <= tmp7_2_1_fu_1424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i6_reg_2245))) begin
        tmp7_2_reg_2362 <= tmp7_2_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_25_fu_1234_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i_reg_2221))) begin
        tmp7_reg_2283 <= tmp7_fu_1259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_25_fu_1234_p2 == 1'b0))) begin
        tmp_29_reg_2277 <= tmp_29_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2))) begin
        tmp_30_reg_2403 <= tmp_30_fu_1499_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_10)) begin
        tmp_31_reg_2789 <= tmp_31_fu_2015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i_reg_2221))) begin
        tmp_34_reg_2298 <= tmp_34_fu_1288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i1_reg_2225) & ~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        tmp_36_reg_2325 <= tmp_36_fu_1343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_2229))) begin
        tmp_37_reg_2330 <= tmp_37_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i3_reg_2233))) begin
        tmp_40_reg_2320 <= tmp_40_fu_1332_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i4_reg_2237) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        tmp_41_reg_2352 <= tmp_41_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i5_reg_2241) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        tmp_42_reg_2357 <= tmp_42_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i6_reg_2245) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        tmp_43_reg_2377 <= tmp_43_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i7_reg_2249) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        tmp_44_reg_2387 <= tmp_44_fu_1455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == tmp_25_reg_2263) & ~(1'b0 == sel_tmp1_i8_reg_2253))) begin
        tmp_45_reg_2398 <= tmp_45_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        x_reg_2131 <= x_fu_957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        y_reg_2203 <= y_fu_1019_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_fu_932_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_fu_932_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_189) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_216) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_233) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_260) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_509) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_45) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_299) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_849) begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_316) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_858) begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_891) begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_346) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_374) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            grp_fu_850_p0 = phi_mul_reg_564;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            grp_fu_850_p0 = phi_mul_phi_fu_568_p4;
        end else begin
            grp_fu_850_p0 = 'bx;
        end
    end else begin
        grp_fu_850_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)))) begin
        grp_fu_856_p0 = phi_mul_reg_564;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_856_p0 = phi_mul_phi_fu_568_p4;
    end else begin
        grp_fu_856_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)))) begin
        grp_fu_868_p0 = phi_mul_reg_564;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_868_p0 = phi_mul_phi_fu_568_p4;
    end else begin
        grp_fu_868_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_0_address0 = newIndex4_fu_1847_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address0 = newIndex18_fu_1755_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address0 = newIndex15_fu_1697_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address0 = newIndex9_fu_1604_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address0 = newIndex11_fu_1551_p1;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address1 = newIndex19_fu_1761_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address1 = newIndex13_fu_1691_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address1 = newIndex7_fu_1598_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address1 = newIndex6_fu_1545_p1;
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_1_address0 = newIndex4_fu_1847_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address0 = newIndex18_fu_1755_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address0 = newIndex15_fu_1697_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address0 = newIndex9_fu_1604_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address0 = newIndex11_fu_1551_p1;
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address1 = newIndex19_fu_1761_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address1 = newIndex13_fu_1691_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address1 = newIndex7_fu_1598_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address1 = newIndex6_fu_1545_p1;
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        m_phi_fu_557_p4 = m_4_reg_2267;
    end else begin
        m_phi_fu_557_p4 = m_reg_553;
    end
end

always @ (*) begin
    if (ap_sig_1977) begin
        if ((1'b0 == sel_tmp1_i5_reg_2241)) begin
            mac_num_2_1_2_phi_fu_758_p4 = ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_2241)) begin
            mac_num_2_1_2_phi_fu_758_p4 = mac_num_3_1_2_fu_1875_p2;
        end else begin
            mac_num_2_1_2_phi_fu_758_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4;
        end
    end else begin
        mac_num_2_1_2_phi_fu_758_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1979) begin
        if ((1'b0 == sel_tmp1_i3_reg_2233)) begin
            mac_num_2_1_phi_fu_700_p4 = mac_num_2_0_2_cast_fu_1772_p1;
        end else if (~(1'b0 == sel_tmp1_i3_reg_2233)) begin
            mac_num_2_1_phi_fu_700_p4 = mac_num_3_1_fu_1799_p2;
        end else begin
            mac_num_2_1_phi_fu_700_p4 = ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4;
        end
    end else begin
        mac_num_2_1_phi_fu_700_p4 = ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_2249) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        mac_num_2_2_1_phi_fu_815_p4 = mac_num_3_2_1_reg_2774;
    end else begin
        mac_num_2_2_1_phi_fu_815_p4 = ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_842) begin
        if ((1'b0 == sel_tmp1_i8_reg_2253)) begin
            mac_num_2_2_2_phi_fu_843_p4 = mac_num_2_2_1_phi_fu_815_p4;
        end else if (~(1'b0 == sel_tmp1_i8_reg_2253)) begin
            mac_num_2_2_2_phi_fu_843_p4 = mac_num_3_2_2_fu_1975_p2;
        end else begin
            mac_num_2_2_2_phi_fu_843_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4;
        end
    end else begin
        mac_num_2_2_2_phi_fu_843_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1977) begin
        if ((1'b0 == sel_tmp1_i6_reg_2245)) begin
            mac_num_2_2_phi_fu_787_p4 = mac_num_2_1_2_phi_fu_758_p4;
        end else if (~(1'b0 == sel_tmp1_i6_reg_2245)) begin
            mac_num_2_2_phi_fu_787_p4 = mac_num_3_2_fu_1904_p2;
        end else begin
            mac_num_2_2_phi_fu_787_p4 = ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4;
        end
    end else begin
        mac_num_2_2_phi_fu_787_p4 = ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1977) begin
        if ((1'b0 == sel_tmp1_i5_reg_2241)) begin
            one_out_3_1_2_phi_fu_748_p4 = ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_2241)) begin
            one_out_3_1_2_phi_fu_748_p4 = one_out_2_1_2_fu_1868_p2;
        end else begin
            one_out_3_1_2_phi_fu_748_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4;
        end
    end else begin
        one_out_3_1_2_phi_fu_748_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1979) begin
        if ((1'b0 == sel_tmp1_i3_reg_2233)) begin
            one_out_3_1_phi_fu_690_p4 = one_out_3_0_2_cast_fu_1767_p1;
        end else if (~(1'b0 == sel_tmp1_i3_reg_2233)) begin
            one_out_3_1_phi_fu_690_p4 = one_out_2_1_fu_1792_p2;
        end else begin
            one_out_3_1_phi_fu_690_p4 = ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4;
        end
    end else begin
        one_out_3_1_phi_fu_690_p4 = ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_2249) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4))) begin
        one_out_3_2_1_phi_fu_806_p4 = one_out_2_2_1_reg_2769;
    end else begin
        one_out_3_2_1_phi_fu_806_p4 = ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_842) begin
        if ((1'b0 == sel_tmp1_i8_reg_2253)) begin
            one_out_3_2_2_phi_fu_833_p4 = one_out_3_2_1_phi_fu_806_p4;
        end else if (~(1'b0 == sel_tmp1_i8_reg_2253)) begin
            one_out_3_2_2_phi_fu_833_p4 = one_out_2_2_2_fu_1968_p2;
        end else begin
            one_out_3_2_2_phi_fu_833_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4;
        end
    end else begin
        one_out_3_2_2_phi_fu_833_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1977) begin
        if ((1'b0 == sel_tmp1_i6_reg_2245)) begin
            one_out_3_2_phi_fu_777_p4 = one_out_3_1_2_phi_fu_748_p4;
        end else if (~(1'b0 == sel_tmp1_i6_reg_2245)) begin
            one_out_3_2_phi_fu_777_p4 = one_out_2_2_fu_1897_p2;
        end else begin
            one_out_3_2_phi_fu_777_p4 = ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4;
        end
    end else begin
        one_out_3_2_phi_fu_777_p4 = ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_27)) begin
        output_0_ce0 = 1'b1;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(1'b0 == tmp_31_reg_2789) & (1'b1 == ap_sig_cseq_ST_st47_fsm_27))) begin
        output_0_we0 = 1'b1;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_27)) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == tmp_31_reg_2789) & (1'b1 == ap_sig_cseq_ST_st47_fsm_27))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        phi_mul1_phi_fu_580_p4 = next_mul2_reg_2272;
    end else begin
        phi_mul1_phi_fu_580_p4 = phi_mul1_reg_576;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_25_reg_2263))) begin
        phi_mul_phi_fu_568_p4 = next_mul_reg_2347;
    end else begin
        phi_mul_phi_fu_568_p4 = phi_mul_reg_564;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_0_V_ce0 = 1'b1;
    end else begin
        threshold_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_1_V_ce0 = 1'b1;
    end else begin
        threshold_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv1_address0 = tmp_60_2_2_fu_1708_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address0 = tmp_60_2_fu_1622_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address0 = tmp_60_1_1_fu_1562_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address0 = tmp_60_0_2_fu_1528_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address0 = tmp_35_fu_1505_p1;
        end else begin
            w_conv1_address0 = 'bx;
        end
    end else begin
        w_conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address1 = tmp_60_2_1_fu_1633_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address1 = tmp_60_1_2_fu_1573_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address1 = tmp_60_1_fu_1539_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address1 = tmp_60_0_1_fu_1517_p1;
        end else begin
            w_conv1_address1 = 'bx;
        end
    end else begin
        w_conv1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce0 = 1'b1;
    end else begin
        w_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce1 = 1'b1;
    end else begin
        w_conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv2_address0 = tmp_60_2_2_fu_1708_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address0 = tmp_60_2_fu_1622_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address0 = tmp_60_1_1_fu_1562_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address0 = tmp_60_0_2_fu_1528_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address0 = tmp_35_fu_1505_p1;
        end else begin
            w_conv2_address0 = 'bx;
        end
    end else begin
        w_conv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address1 = tmp_60_2_1_fu_1633_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address1 = tmp_60_1_2_fu_1573_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address1 = tmp_60_1_fu_1539_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address1 = tmp_60_0_1_fu_1517_p1;
        end else begin
            w_conv2_address1 = 'bx;
        end
    end else begin
        w_conv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce0 = 1'b1;
    end else begin
        w_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce1 = 1'b1;
    end else begin
        w_conv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_s_fu_932_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond_fu_952_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond3_fu_1014_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (tmp_25_fu_1234_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg1_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_7;
        end
        ap_ST_pp0_stg2_fsm_7 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_8;
        end
        ap_ST_pp0_stg3_fsm_8 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b1 == ap_reg_ppiten_pp0_it3))) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg4_fsm_9 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_st30_fsm_10 : begin
            ap_NS_fsm = ap_ST_st31_fsm_11;
        end
        ap_ST_st31_fsm_11 : begin
            ap_NS_fsm = ap_ST_st32_fsm_12;
        end
        ap_ST_st32_fsm_12 : begin
            ap_NS_fsm = ap_ST_st33_fsm_13;
        end
        ap_ST_st33_fsm_13 : begin
            ap_NS_fsm = ap_ST_st34_fsm_14;
        end
        ap_ST_st34_fsm_14 : begin
            ap_NS_fsm = ap_ST_st35_fsm_15;
        end
        ap_ST_st35_fsm_15 : begin
            ap_NS_fsm = ap_ST_st36_fsm_16;
        end
        ap_ST_st36_fsm_16 : begin
            ap_NS_fsm = ap_ST_st37_fsm_17;
        end
        ap_ST_st37_fsm_17 : begin
            ap_NS_fsm = ap_ST_st38_fsm_18;
        end
        ap_ST_st38_fsm_18 : begin
            ap_NS_fsm = ap_ST_st39_fsm_19;
        end
        ap_ST_st39_fsm_19 : begin
            ap_NS_fsm = ap_ST_st40_fsm_20;
        end
        ap_ST_st40_fsm_20 : begin
            ap_NS_fsm = ap_ST_st41_fsm_21;
        end
        ap_ST_st41_fsm_21 : begin
            ap_NS_fsm = ap_ST_st42_fsm_22;
        end
        ap_ST_st42_fsm_22 : begin
            ap_NS_fsm = ap_ST_st43_fsm_23;
        end
        ap_ST_st43_fsm_23 : begin
            ap_NS_fsm = ap_ST_st44_fsm_24;
        end
        ap_ST_st44_fsm_24 : begin
            ap_NS_fsm = ap_ST_st45_fsm_25;
        end
        ap_ST_st45_fsm_25 : begin
            ap_NS_fsm = ap_ST_st46_fsm_26;
        end
        ap_ST_st46_fsm_26 : begin
            ap_NS_fsm = ap_ST_st47_fsm_27;
        end
        ap_ST_st47_fsm_27 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign I_cast4_fu_910_p1 = I;

assign I_cast6_fu_924_p1 = I;

assign L_read_read_fu_122_p2 = L;

assign N_cast_fu_914_p1 = N;

assign O_cast122_cast_fu_902_p1 = O_fu_892_p2;

assign O_cast123_cast_fu_898_p1 = O_fu_892_p2;

assign O_fu_892_p2 = ($signed(ap_const_lv5_1E) + $signed(tmp_27_fu_888_p1));

assign ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_reg_607pp0_it2 = 1'b0;

assign ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_reg_596pp0_it2 = 1'b0;

assign ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_189 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_1977 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4));
end

always @ (*) begin
    ap_sig_1979 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4));
end

always @ (*) begin
    ap_sig_216 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_233 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_260 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_299 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_316 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_346 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_374 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_45 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_509 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_661 = (~(1'b0 == sel_tmp1_i1_reg_2225) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

always @ (*) begin
    ap_sig_695 = (~(1'b0 == sel_tmp1_i6_reg_2245) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

always @ (*) begin
    ap_sig_699 = (~(1'b0 == sel_tmp1_i6_reg_2245) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

always @ (*) begin
    ap_sig_703 = (~(1'b0 == sel_tmp1_i7_reg_2249) & (1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

always @ (*) begin
    ap_sig_707 = (~(1'b0 == sel_tmp1_i7_reg_2249) & ~(1'b0 == L_read_read_fu_122_p2) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

always @ (*) begin
    ap_sig_745 = ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9));
end

always @ (*) begin
    ap_sig_842 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4));
end

always @ (*) begin
    ap_sig_849 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_858 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_891 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_927 = ((1'b0 == sel_tmp1_i1_reg_2225) & ~(1'b0 == ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3));
end

assign exitcond3_fu_1014_p2 = ((y_assign_reg_530 == O_reg_2056) ? 1'b1 : 1'b0);

assign exitcond_fu_952_p2 = ((x_assign_reg_519 == O_reg_2056) ? 1'b1 : 1'b0);

assign grp_fu_850_p2 = (grp_fu_850_p0 + y_cast_reg_2208);

assign grp_fu_856_p2 = (grp_fu_856_p0 + ap_const_lv9_1);

assign grp_fu_863_p2 = (y_cast_reg_2208 + grp_fu_856_p2);

assign grp_fu_868_p2 = (grp_fu_868_p0 + ap_const_lv9_2);

assign grp_fu_875_p2 = (y_cast_reg_2208 + grp_fu_868_p2);

assign i_index_0_1_fu_1303_p2 = (tmp7_0_1_fu_1298_p2 + x_cast_reg_2136);

assign i_index_0_2_fu_1317_p2 = (tmp7_0_2_fu_1312_p2 + x_cast_reg_2136);

assign i_index_1_1_fu_1367_p2 = (tmp7_1_1_fu_1362_p2 + tmp_51_1_cast1_reg_2144);

assign i_index_1_2_fu_1381_p2 = (tmp7_1_2_fu_1376_p2 + tmp_51_1_cast1_reg_2144);

assign i_index_1_fu_1322_p2 = (tmp7_1_reg_2288 + tmp_51_1_cast1_reg_2144);

assign i_index_2_1_fu_1445_p2 = (tmp7_2_1_reg_2367 + tmp_51_2_cast1_reg_2151);

assign i_index_2_2_fu_1470_p2 = (tmp7_2_2_fu_1465_p2 + tmp_51_2_cast1_reg_2151);

assign i_index_2_fu_1429_p2 = (tmp7_2_reg_2362 + tmp_51_2_cast1_reg_2151);

assign i_index_fu_1278_p2 = (tmp7_reg_2283 + x_cast_reg_2136);

assign input_load_1_0_0_phi_fu_1579_p3 = ((ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3[0:0] === 1'b1) ? input_0_q1 : input_1_q1);

assign input_load_1_0_1_phi_fu_1647_p3 = ((ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3[0:0] === 1'b1) ? input_0_q1 : input_1_q1);

assign input_load_1_0_2_phi_fu_1684_p3 = ((ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3[0:0] === 1'b1) ? input_0_q0 : input_1_q0);

assign input_load_1_1_0_phi_fu_1610_p3 = ((ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3[0:0] === 1'b1) ? input_0_q0 : input_1_q0);

assign input_load_1_1_1_phi_fu_1741_p3 = ((ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3[0:0] === 1'b1) ? input_0_q1 : input_1_q1);

assign input_load_1_1_2_phi_fu_1748_p3 = ((ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3[0:0] === 1'b1) ? input_0_q0 : input_1_q0);

assign input_load_1_2_0_phi_fu_1833_p3 = ((ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3[0:0] === 1'b1) ? input_0_q0 : input_1_q0);

assign input_load_1_2_1_phi_fu_1840_p3 = ((ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3[0:0] === 1'b1) ? input_0_q1 : input_1_q1);

assign input_load_1_2_2_phi_fu_1946_p3 = ((ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4[0:0] === 1'b1) ? input_0_q0 : input_1_q0);

assign m_4_fu_1239_p2 = (m_phi_fu_557_p4 + ap_const_lv5_1);

assign m_cast_fu_1230_p1 = m_phi_fu_557_p4;

assign mac_num_2_0_2_cast_fu_1772_p1 = ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4;

assign mac_num_2_2_2_cast_fu_1982_p1 = mac_num_2_2_2_phi_fu_843_p4;

assign mac_num_2_2_cast_fu_1915_p1 = mac_num_2_2_phi_fu_787_p4;

assign mac_num_2_cast_fu_1643_p1 = ap_reg_phiprechg_mac_num_2_reg_607pp0_it3;

assign mac_num_3_0_1_fu_1676_p3 = ((ap_reg_phiprechg_mac_num_2_reg_607pp0_it3[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign mac_num_3_0_2_fu_1735_p2 = (ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 + ap_const_lv2_1);

assign mac_num_3_1_1_fu_1827_p2 = (mac_num_2_1_phi_fu_700_p4 + ap_const_lv3_1);

assign mac_num_3_1_2_fu_1875_p2 = (ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 + ap_const_lv3_1);

assign mac_num_3_1_fu_1799_p2 = (mac_num_2_0_2_cast_fu_1772_p1 + ap_const_lv3_1);

assign mac_num_3_2_1_fu_1940_p2 = (mac_num_2_2_cast_fu_1915_p1 + ap_const_lv4_1);

assign mac_num_3_2_2_fu_1975_p2 = (mac_num_2_2_1_phi_fu_815_p4 + ap_const_lv4_1);

assign mac_num_3_2_fu_1904_p2 = (mac_num_2_1_2_phi_fu_758_p4 + ap_const_lv3_1);

assign n_2_fu_937_p2 = (n_reg_508 + ap_const_lv6_1);

assign n_cast1_fu_943_p1 = n_reg_508;

assign n_cast_fu_928_p1 = n_reg_508;

assign newIndex11_fu_1551_p1 = grp_fu_1326_p2;

assign newIndex13_fu_1691_p1 = grp_fu_1391_p2;

assign newIndex15_fu_1697_p1 = grp_fu_1401_p2;

assign newIndex18_fu_1755_p1 = grp_fu_1433_p2;

assign newIndex19_fu_1761_p1 = grp_fu_1449_p2;

assign newIndex3_fu_2020_p1 = grp_fu_2010_p2;

assign newIndex4_fu_1847_p1 = grp_fu_1475_p2;

assign newIndex6_fu_1545_p1 = grp_fu_1282_p2;

assign newIndex7_fu_1598_p1 = grp_fu_1338_p2;

assign newIndex9_fu_1604_p1 = grp_fu_1348_p2;

assign next_mul2_fu_1245_p2 = (phi_mul1_phi_fu_580_p4 + N_cast_reg_2082);

assign next_mul_fu_1386_p2 = (phi_mul_reg_564 + I_cast4_reg_2077);

assign notlhs_i3_fu_992_p2 = ((tmp_i_reg_2087 > x_fu_957_p2) ? 1'b1 : 1'b0);

assign notlhs_i6_fu_1003_p2 = ((tmp_i_reg_2087 > x_assign_2_fu_971_p2) ? 1'b1 : 1'b0);

assign notlhs_i_fu_981_p2 = ((tmp_i_reg_2087 > x_assign_reg_519) ? 1'b1 : 1'b0);

assign notrhs_i1_fu_1076_p2 = ((y_fu_1019_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i2_fu_1103_p2 = ((y_assign_2_fu_1043_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i_fu_1049_p2 = ((y_assign_reg_530 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign o_index_fu_1226_p2 = (tmp5_reg_2216 + x_cast_reg_2136);

assign one_out_2_0_1_fu_1670_p2 = (one_out_3_cast_fu_1639_p1 + p_pn_0_1_cast_fu_1666_p1);

assign one_out_2_0_2_fu_1729_p2 = (ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 + p_pn_0_2_cast_fu_1725_p1);

assign one_out_2_1_1_fu_1821_p2 = (one_out_3_1_phi_fu_690_p4 + p_pn_1_1_cast_fu_1817_p1);

assign one_out_2_1_2_fu_1868_p2 = (ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 + p_pn_1_2_cast_fu_1864_p1);

assign one_out_2_1_fu_1792_p2 = (one_out_3_0_2_cast_fu_1767_p1 + p_pn_1_cast_fu_1788_p1);

assign one_out_2_2_1_fu_1934_p2 = (one_out_3_2_cast_fu_1911_p1 + p_pn_2_1_cast_fu_1930_p1);

assign one_out_2_2_2_fu_1968_p2 = (one_out_3_2_1_phi_fu_806_p4 + p_pn_2_2_cast_fu_1964_p1);

assign one_out_2_2_fu_1897_p2 = (one_out_3_1_2_phi_fu_748_p4 + p_pn_2_cast_fu_1893_p1);

assign one_out_3_0_2_cast_fu_1767_p1 = ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4;

assign one_out_3_2_cast_fu_1911_p1 = one_out_3_2_phi_fu_777_p4;

assign one_out_3_cast_fu_1639_p1 = ap_reg_phiprechg_one_out_3_reg_596pp0_it3;

assign output_0_address0 = output_0_addr_reg_2804;

assign output_0_d0 = tmp_33_fu_2039_p2;

assign output_1_address0 = output_1_addr_reg_2809;

assign output_1_d0 = tmp_33_fu_2039_p2;

assign p_pn_0_1_cast_fu_1666_p1 = p_pn_in_0_1_fu_1660_p2;

assign p_pn_0_2_cast_fu_1725_p1 = p_pn_in_0_2_fu_1719_p2;

assign p_pn_1_1_cast_fu_1817_p1 = p_pn_in_1_1_fu_1811_p2;

assign p_pn_1_2_cast_fu_1864_p1 = p_pn_in_1_2_fu_1858_p2;

assign p_pn_1_cast_fu_1788_p1 = p_pn_in_1_fu_1782_p2;

assign p_pn_2_1_cast_fu_1930_p1 = p_pn_in_2_1_fu_1924_p2;

assign p_pn_2_2_cast_fu_1964_p1 = p_pn_in_2_2_fu_1958_p2;

assign p_pn_2_cast_fu_1893_p1 = p_pn_in_2_fu_1887_p2;

assign p_pn_in_0_1_fu_1660_p2 = (p_pn_in_in_0_1_fu_1654_p2 ^ 1'b1);

assign p_pn_in_0_2_fu_1719_p2 = (p_pn_in_in_0_2_fu_1714_p2 ^ 1'b1);

assign p_pn_in_1_1_fu_1811_p2 = (p_pn_in_in_1_1_fu_1806_p2 ^ 1'b1);

assign p_pn_in_1_2_fu_1858_p2 = (p_pn_in_in_1_2_fu_1853_p2 ^ 1'b1);

assign p_pn_in_1_fu_1782_p2 = (p_pn_in_in_1_fu_1777_p2 ^ 1'b1);

assign p_pn_in_2_1_fu_1924_p2 = (p_pn_in_in_2_1_fu_1919_p2 ^ 1'b1);

assign p_pn_in_2_2_fu_1958_p2 = (p_pn_in_in_2_2_fu_1953_p2 ^ 1'b1);

assign p_pn_in_2_fu_1887_p2 = (p_pn_in_in_2_fu_1882_p2 ^ 1'b1);

assign p_pn_in_fu_1592_p2 = (p_pn_in_in_fu_1586_p2 ^ 1'b1);

assign p_pn_in_in_0_1_fu_1654_p2 = (ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 ^ input_load_1_0_1_phi_fu_1647_p3);

assign p_pn_in_in_0_2_fu_1714_p2 = (ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4 ^ input_load_1_0_2_phi_reg_2624);

assign p_pn_in_in_1_1_fu_1806_p2 = (ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4 ^ input_load_1_1_1_phi_reg_2689);

assign p_pn_in_in_1_2_fu_1853_p2 = (ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4 ^ input_load_1_1_2_phi_reg_2694);

assign p_pn_in_in_1_fu_1777_p2 = (ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4 ^ input_load_1_1_0_phi_reg_2559);

assign p_pn_in_in_2_1_fu_1919_p2 = (ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 ^ input_load_1_2_1_phi_reg_2744);

assign p_pn_in_in_2_2_fu_1953_p2 = (ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 ^ input_load_1_2_2_phi_reg_2779);

assign p_pn_in_in_2_fu_1882_p2 = (ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 ^ input_load_1_2_0_phi_reg_2739);

assign p_pn_in_in_fu_1586_p2 = (ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 ^ input_load_1_0_0_phi_fu_1579_p3);

assign p_shl_cast_fu_1495_p1 = p_shl_fu_1488_p3;

assign p_shl_fu_1488_p3 = {{ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2}, {ap_const_lv3_0}};

assign sel_tmp1_i1_fu_1097_p2 = (tmp17_fu_1092_p2 & tmp16_fu_1087_p2);

assign sel_tmp1_i2_fu_1124_p2 = (tmp20_fu_1119_p2 & tmp19_fu_1114_p2);

assign sel_tmp1_i3_fu_1140_p2 = (tmp23_fu_1135_p2 & tmp22_fu_1130_p2);

assign sel_tmp1_i4_fu_1156_p2 = (tmp25_fu_1151_p2 & tmp24_fu_1146_p2);

assign sel_tmp1_i5_fu_1172_p2 = (tmp28_fu_1167_p2 & tmp27_fu_1162_p2);

assign sel_tmp1_i6_fu_1188_p2 = (tmp31_fu_1183_p2 & tmp30_fu_1178_p2);

assign sel_tmp1_i7_fu_1204_p2 = (tmp33_fu_1199_p2 & tmp32_fu_1194_p2);

assign sel_tmp1_i8_fu_1220_p2 = (tmp36_fu_1215_p2 & tmp35_fu_1210_p2);

assign sel_tmp1_i_fu_1070_p2 = (tmp15_fu_1065_p2 & tmp14_fu_1060_p2);

assign sel_tmp_i3_fu_997_p2 = ((x_fu_957_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i6_fu_1008_p2 = ((x_assign_2_fu_971_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_986_p2 = ((x_assign_reg_519 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sum_1_fu_2004_p2 = (tmp_38_cast_fu_1994_p1 + tmp_39_fu_1998_p2);

assign threshold_0_V_address0 = newIndex3_fu_2020_p1;

assign threshold_1_V_address0 = newIndex3_fu_2020_p1;

assign threshold_V_load_phi_fu_2028_p3 = ((tmp_31_reg_2789[0:0] === 1'b1) ? threshold_0_V_q0 : threshold_1_V_q0);

assign tmp14_fu_1060_p2 = (notrhs_i_fu_1049_p2 & notlhs_i_reg_2158);

assign tmp15_fu_1065_p2 = (tmp_5_i_fu_1055_p2 & sel_tmp_i_reg_2165);

assign tmp16_fu_1087_p2 = (notrhs_i1_fu_1076_p2 & notlhs_i_reg_2158);

assign tmp17_fu_1092_p2 = (tmp_5_i1_fu_1082_p2 & sel_tmp_i_reg_2165);

assign tmp19_fu_1114_p2 = (notrhs_i2_fu_1103_p2 & notlhs_i_reg_2158);

assign tmp20_fu_1119_p2 = (tmp_5_i2_fu_1109_p2 & sel_tmp_i_reg_2165);

assign tmp22_fu_1130_p2 = (notrhs_i_fu_1049_p2 & notlhs_i3_reg_2172);

assign tmp23_fu_1135_p2 = (tmp_5_i_fu_1055_p2 & sel_tmp_i3_reg_2179);

assign tmp24_fu_1146_p2 = (notrhs_i1_fu_1076_p2 & notlhs_i3_reg_2172);

assign tmp25_fu_1151_p2 = (tmp_5_i1_fu_1082_p2 & sel_tmp_i3_reg_2179);

assign tmp27_fu_1162_p2 = (notrhs_i2_fu_1103_p2 & notlhs_i3_reg_2172);

assign tmp28_fu_1167_p2 = (tmp_5_i2_fu_1109_p2 & sel_tmp_i3_reg_2179);

assign tmp30_fu_1178_p2 = (notrhs_i_fu_1049_p2 & notlhs_i6_reg_2186);

assign tmp31_fu_1183_p2 = (tmp_5_i_fu_1055_p2 & sel_tmp_i6_reg_2193);

assign tmp32_fu_1194_p2 = (notrhs_i1_fu_1076_p2 & notlhs_i6_reg_2186);

assign tmp33_fu_1199_p2 = (tmp_5_i1_fu_1082_p2 & sel_tmp_i6_reg_2193);

assign tmp35_fu_1210_p2 = (notrhs_i2_fu_1103_p2 & notlhs_i6_reg_2186);

assign tmp36_fu_1215_p2 = (tmp_5_i2_fu_1109_p2 & sel_tmp_i6_reg_2193);

assign tmp4_fu_1029_p2 = (y_cast_fu_1025_p1 + tmp_22_reg_2123);

assign tmp5_fu_1038_p0 = tmp5_fu_1038_p00;

assign tmp5_fu_1038_p00 = tmp4_fu_1029_p2;

assign tmp5_fu_1038_p1 = O_cast123_cast_reg_2062;

assign tmp5_fu_1038_p2 = (tmp5_fu_1038_p0 * tmp5_fu_1038_p1);

assign tmp6_1_fu_1264_p2 = (phi_mul_phi_fu_568_p4 + y_cast_reg_2208);

assign tmp7_0_1_fu_1298_p0 = I_cast6_reg_2097;

assign tmp7_0_1_fu_1298_p1 = tmp7_0_1_fu_1298_p10;

assign tmp7_0_1_fu_1298_p10 = reg_880;

assign tmp7_0_1_fu_1298_p2 = (tmp7_0_1_fu_1298_p0 * tmp7_0_1_fu_1298_p1);

assign tmp7_0_2_fu_1312_p0 = I_cast6_reg_2097;

assign tmp7_0_2_fu_1312_p1 = tmp7_0_2_fu_1312_p10;

assign tmp7_0_2_fu_1312_p10 = reg_884;

assign tmp7_0_2_fu_1312_p2 = (tmp7_0_2_fu_1312_p0 * tmp7_0_2_fu_1312_p1);

assign tmp7_1_1_fu_1362_p0 = I_cast6_reg_2097;

assign tmp7_1_1_fu_1362_p1 = tmp7_1_1_fu_1362_p10;

assign tmp7_1_1_fu_1362_p10 = reg_880;

assign tmp7_1_1_fu_1362_p2 = (tmp7_1_1_fu_1362_p0 * tmp7_1_1_fu_1362_p1);

assign tmp7_1_2_fu_1376_p0 = I_cast6_reg_2097;

assign tmp7_1_2_fu_1376_p1 = tmp7_1_2_fu_1376_p10;

assign tmp7_1_2_fu_1376_p10 = reg_884;

assign tmp7_1_2_fu_1376_p2 = (tmp7_1_2_fu_1376_p0 * tmp7_1_2_fu_1376_p1);

assign tmp7_1_fu_1273_p0 = I_cast6_reg_2097;

assign tmp7_1_fu_1273_p1 = tmp7_1_fu_1273_p10;

assign tmp7_1_fu_1273_p10 = tmp6_1_fu_1264_p2;

assign tmp7_1_fu_1273_p2 = (tmp7_1_fu_1273_p0 * tmp7_1_fu_1273_p1);

assign tmp7_2_1_fu_1424_p0 = I_cast6_reg_2097;

assign tmp7_2_1_fu_1424_p1 = tmp7_2_1_fu_1424_p10;

assign tmp7_2_1_fu_1424_p10 = reg_880;

assign tmp7_2_1_fu_1424_p2 = (tmp7_2_1_fu_1424_p0 * tmp7_2_1_fu_1424_p1);

assign tmp7_2_2_fu_1465_p0 = I_cast6_reg_2097;

assign tmp7_2_2_fu_1465_p1 = tmp7_2_2_fu_1465_p10;

assign tmp7_2_2_fu_1465_p10 = reg_884;

assign tmp7_2_2_fu_1465_p2 = (tmp7_2_2_fu_1465_p0 * tmp7_2_2_fu_1465_p1);

assign tmp7_2_fu_1415_p0 = I_cast6_reg_2097;

assign tmp7_2_fu_1415_p1 = tmp7_2_fu_1415_p10;

assign tmp7_2_fu_1415_p10 = grp_fu_850_p2;

assign tmp7_2_fu_1415_p2 = (tmp7_2_fu_1415_p0 * tmp7_2_fu_1415_p1);

assign tmp7_fu_1259_p0 = I_cast6_reg_2097;

assign tmp7_fu_1259_p1 = tmp7_fu_1259_p10;

assign tmp7_fu_1259_p10 = grp_fu_850_p2;

assign tmp7_fu_1259_p2 = (tmp7_fu_1259_p0 * tmp7_fu_1259_p1);

assign tmp_22_fu_947_p0 = tmp_22_fu_947_p00;

assign tmp_22_fu_947_p00 = n_reg_508;

assign tmp_22_fu_947_p1 = O_cast122_cast_reg_2067;

assign tmp_22_fu_947_p2 = (tmp_22_fu_947_p0 * tmp_22_fu_947_p1);

assign tmp_25_fu_1234_p2 = (($signed(m_cast_fu_1230_p1) < $signed(tmp_28_reg_2072)) ? 1'b1 : 1'b0);

assign tmp_27_fu_888_p1 = I[4:0];

assign tmp_28_fu_906_p1 = M[5:0];

assign tmp_29_fu_1250_p2 = (n_cast1_reg_2118 + phi_mul1_phi_fu_580_p4);

assign tmp_30_fu_1499_p2 = (p_shl_cast_fu_1495_p1 + tmp_34_cast1_fu_1485_p1);

assign tmp_31_fu_2015_p2 = ((o_index_reg_2257 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_32_fu_2035_p1 = $signed(threshold_V_load_phi_fu_2028_p3);

assign tmp_33_fu_2039_p2 = (($signed(sum_reg_541) > $signed(tmp_32_fu_2035_p1)) ? 1'b1 : 1'b0);

assign tmp_34_cast1_fu_1485_p1 = ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2;

assign tmp_34_fu_1288_p2 = ((i_index_fu_1278_p2 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_35_fu_1505_p1 = tmp_30_fu_1499_p2;

assign tmp_36_fu_1343_p2 = ((i_index_0_1_reg_2303 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_37_fu_1353_p2 = ((i_index_0_2_reg_2309 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_38_cast_fu_1994_p1 = tmp_38_fu_1986_p3;

assign tmp_38_fu_1986_p3 = {{one_out_3_2_2_phi_fu_833_p4}, {1'b0}};

assign tmp_39_fu_1998_p2 = (sum_reg_541 - mac_num_2_2_2_cast_fu_1982_p1);

assign tmp_40_fu_1332_p2 = ((i_index_1_fu_1322_p2 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_41_fu_1396_p2 = ((i_index_1_1_reg_2335 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_42_fu_1406_p2 = ((i_index_1_2_reg_2341 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_43_fu_1439_p2 = ((i_index_2_fu_1429_p2 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_44_fu_1455_p2 = ((i_index_2_1_fu_1445_p2 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_45_fu_1480_p2 = ((i_index_2_2_reg_2392 < ap_const_lv13_A20) ? 1'b1 : 1'b0);

assign tmp_51_1_cast1_fu_967_p1 = x_fu_957_p2;

assign tmp_51_2_cast1_fu_977_p1 = x_assign_2_fu_971_p2;

assign tmp_5_i1_fu_1082_p2 = ((tmp_i_reg_2087 > y_fu_1019_p2) ? 1'b1 : 1'b0);

assign tmp_5_i2_fu_1109_p2 = ((tmp_i_reg_2087 > y_assign_2_fu_1043_p2) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_1055_p2 = ((tmp_i_reg_2087 > y_assign_reg_530) ? 1'b1 : 1'b0);

assign tmp_60_0_1_fu_1517_p1 = w_index_0_1_fu_1511_p2;

assign tmp_60_0_2_fu_1528_p1 = w_index_0_2_fu_1523_p2;

assign tmp_60_1_1_fu_1562_p1 = w_index_1_1_fu_1557_p2;

assign tmp_60_1_2_fu_1573_p1 = w_index_1_2_fu_1568_p2;

assign tmp_60_1_fu_1539_p1 = w_index_1_fu_1534_p2;

assign tmp_60_2_1_fu_1633_p1 = w_index_2_1_fu_1628_p2;

assign tmp_60_2_2_fu_1708_p1 = w_index_2_2_fu_1703_p2;

assign tmp_60_2_fu_1622_p1 = w_index_2_fu_1617_p2;

assign tmp_i_fu_918_p2 = ($signed(ap_const_lv5_1F) + $signed(tmp_27_fu_888_p1));

assign tmp_s_fu_932_p2 = (($signed(n_cast_fu_928_p1) < $signed(N)) ? 1'b1 : 1'b0);

assign w_index_0_1_fu_1511_p2 = (tmp_30_fu_1499_p2 + ap_const_lv13_3);

assign w_index_0_2_fu_1523_p2 = (tmp_30_reg_2403 + ap_const_lv13_6);

assign w_index_1_1_fu_1557_p2 = (tmp_30_reg_2403 + ap_const_lv13_4);

assign w_index_1_2_fu_1568_p2 = (tmp_30_reg_2403 + ap_const_lv13_7);

assign w_index_1_fu_1534_p2 = (tmp_30_reg_2403 + ap_const_lv13_1);

assign w_index_2_1_fu_1628_p2 = (tmp_30_reg_2403 + ap_const_lv13_5);

assign w_index_2_2_fu_1703_p2 = (tmp_30_reg_2403 + ap_const_lv13_8);

assign w_index_2_fu_1617_p2 = (tmp_30_reg_2403 + ap_const_lv13_2);

assign x_assign_2_fu_971_p2 = (x_assign_reg_519 + ap_const_lv5_2);

assign x_cast_fu_963_p1 = x_assign_reg_519;

assign x_fu_957_p2 = (x_assign_reg_519 + ap_const_lv5_1);

assign y_assign_2_fu_1043_p2 = (y_assign_reg_530 + ap_const_lv5_2);

assign y_cast_fu_1025_p1 = y_assign_reg_530;

assign y_fu_1019_p2 = (y_assign_reg_530 + ap_const_lv5_1);

always @ (posedge ap_clk) begin
    O_cast123_cast_reg_2062[12:5] <= 8'b00000000;
    O_cast122_cast_reg_2067[8:5] <= 4'b0000;
    I_cast4_reg_2077[8:6] <= 3'b000;
    N_cast_reg_2082[8:7] <= 2'b00;
    I_cast6_reg_2097[12:6] <= 7'b0000000;
    n_cast1_reg_2118[8:6] <= 3'b000;
    x_cast_reg_2136[12:5] <= 8'b00000000;
    tmp_51_1_cast1_reg_2144[12:5] <= 8'b00000000;
    tmp_51_2_cast1_reg_2151[12:5] <= 8'b00000000;
    y_cast_reg_2208[8:5] <= 4'b0000;
end

endmodule //dut_conv
