# Learning Resources
This folder contains various materials for studying and practicing **digital design**, **Verilog**, and **SystemVerilog**. It is organized to support both theory (through textbooks and documents) and hands-on practice (through HDL source files).

---

## ðŸ“‚ Folder Structure

- **/docs/**  
  website link, and other documents for learning. (For detail see in inside folder's README.md) 

- **/src/hdl-[name]/**  
  Contains Verilog and SystemVerilog source files for practicing.  
  Examples:  
  - Ser2Par (Can run in modelsim)
  - Par2Ser (Not started)

---4

testtest