Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/IncrementadorGray/g_inc_tb_isim_beh.exe -prj C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/IncrementadorGray/g_inc_tb_beh.prj work.g_inc_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/IncrementadorGray/gray_inc.vhd" into library work
Parsing VHDL file "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/IncrementadorGray/g_inc_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture indirect_arch of entity g_inc [g_inc_default]
Compiling architecture tb_arch of entity g_inc_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/IncrementadorGray/g_inc_tb_isim_beh.exe
Fuse Memory Usage: 35848 KB
Fuse CPU Usage: 514 ms
