static int F_1 ( unsigned long V_1 )\r\n{\r\nF_2 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( void )\r\n{}\r\nstatic void F_4 ( unsigned int V_2 , unsigned int V_1 )\r\n{}\r\nstatic inline void F_5 ( unsigned int V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nF_7 ( V_3 , V_5 -> V_7 ) ;\r\n}\r\nstatic void F_8 ( unsigned int V_2 , unsigned int V_1 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nT_1 V_8 ;\r\nswitch ( V_1 ) {\r\ncase V_9 :\r\nV_8 = V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_8 = V_12 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ndefault:\r\nV_8 = V_15 ;\r\nbreak;\r\n}\r\nF_7 ( V_8 , V_5 -> V_16 ) ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nT_1 V_17 ;\r\nV_17 = F_10 ( V_18 ,\r\nV_19 , V_20 ) ;\r\nF_11 ( V_17 , V_18 ,\r\nV_19 , V_20 ) ;\r\n}\r\nstatic inline void F_12 ( unsigned int V_2 )\r\n{\r\nT_1 V_17 ;\r\nif ( V_2 ) {\r\nV_17 = F_13 ( V_21 ,\r\nV_22 ) ;\r\nF_14 ( V_17 , V_21 ,\r\nV_22 ) ;\r\n} else {\r\nV_17 = F_13 ( V_23 ,\r\nV_24 ) ;\r\nF_14 ( V_17 , V_23 ,\r\nV_24 ) ;\r\n}\r\n}\r\nstatic void F_15 ( unsigned int V_2 , unsigned int V_25 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nF_7 ( V_25 , V_5 -> V_26 ) ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\nF_7 ( V_27 . V_28 ,\r\nV_29 + V_30 ) ;\r\nF_7 ( V_27 . V_31 ,\r\nV_29 + V_32 ) ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{}\r\nint F_17 ( unsigned int V_33 , unsigned int V_34 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_33 ) ;\r\nunsigned int V_25 = 0 ;\r\nunsigned int V_35 ;\r\nif ( F_18 () == V_36 )\r\nreturn - V_37 ;\r\nswitch ( V_34 ) {\r\ncase V_13 :\r\ncase V_14 :\r\nV_25 = 0 ;\r\nbreak;\r\ncase V_11 :\r\nV_25 = 1 ;\r\nbreak;\r\ncase V_9 :\r\ndefault:\r\nF_19 ( 1 ) ;\r\nreturn - V_37 ;\r\n}\r\nF_20 ( NULL ) ;\r\nF_9 () ;\r\nif ( ( F_21 ( V_38 ) == V_9 ) &&\r\n( F_22 ( V_38 ) == V_11 ) )\r\nV_25 = 2 ;\r\nF_12 ( V_33 ) ;\r\nF_23 ( V_5 -> V_39 , V_34 ) ;\r\nF_5 ( V_33 , F_24 ( V_40 . V_41 ) ) ;\r\nV_40 . V_42 ( V_33 , V_34 ) ;\r\nF_15 ( V_33 , V_25 ) ;\r\nif ( V_25 )\r\nF_25 ( V_25 , V_40 . V_43 ) ;\r\nelse\r\nV_40 . V_43 ( V_25 ) ;\r\nif ( F_26 ( V_44 ) && V_33 )\r\nF_27 () ;\r\nV_35 = F_28 () ;\r\nF_23 ( V_5 -> V_39 , V_13 ) ;\r\nF_29 ( NULL ) ;\r\nreturn 0 ;\r\n}\r\nint F_30 ( unsigned int V_33 , unsigned int V_34 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_33 ) ;\r\nunsigned int V_1 = 0 ;\r\nif ( F_18 () == V_36 )\r\nreturn - V_37 ;\r\nif ( V_34 == V_11 )\r\nV_1 = 1 ;\r\nF_31 ( V_5 -> V_39 ) ;\r\nF_23 ( V_5 -> V_39 , V_34 ) ;\r\nF_5 ( V_33 , F_24 ( V_5 -> V_45 ) ) ;\r\nV_40 . V_42 ( V_33 , V_34 ) ;\r\nV_40 . V_43 ( V_1 ) ;\r\nF_23 ( V_5 -> V_39 , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nint T_2 F_32 ( void )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( F_18 () == V_36 ) {\r\nF_33 ( 1 , L_1 ) ;\r\nreturn - V_46 ;\r\n}\r\nV_29 = F_34 () ;\r\nV_5 = & F_6 ( V_6 , 0x0 ) ;\r\nV_5 -> V_16 = V_29 + V_47 ;\r\nV_5 -> V_7 = V_29 + V_48 ;\r\nV_5 -> V_26 = V_29 + V_49 ;\r\nV_5 -> V_39 = F_35 ( L_2 ) ;\r\nif ( ! V_5 -> V_39 ) {\r\nF_36 ( L_3 ) ;\r\nreturn - V_46 ;\r\n}\r\nF_31 ( V_5 -> V_39 ) ;\r\nF_12 ( 0 ) ;\r\nF_23 ( V_5 -> V_39 , V_13 ) ;\r\nV_5 = & F_6 ( V_6 , 0x1 ) ;\r\nV_5 -> V_16 = V_29 + V_50 ;\r\nV_5 -> V_7 = V_29 + V_51 ;\r\nV_5 -> V_26 = V_29 + V_52 ;\r\nif ( F_37 () )\r\nV_5 -> V_45 = V_53 ;\r\nelse\r\nV_5 -> V_45 = V_54 ;\r\nV_5 -> V_39 = F_35 ( L_4 ) ;\r\nif ( ! V_5 -> V_39 ) {\r\nF_36 ( L_5 ) ;\r\nreturn - V_46 ;\r\n}\r\nF_31 ( V_5 -> V_39 ) ;\r\nF_12 ( 1 ) ;\r\nF_23 ( V_5 -> V_39 , V_13 ) ;\r\nV_38 = F_35 ( L_6 ) ;\r\nif ( ! V_38 ) {\r\nF_36 ( L_7 ) ;\r\nreturn - V_46 ;\r\n}\r\nF_31 ( V_38 ) ;\r\nF_9 () ;\r\nif ( F_38 () != V_55 )\r\nF_7 ( 1 , V_29 + V_56 ) ;\r\nelse\r\nF_7 ( 0 , V_29 + V_56 ) ;\r\nF_16 () ;\r\nif ( F_39 () ) {\r\nV_40 . V_43 = V_57 ;\r\nV_40 . V_41 = V_58 ;\r\nV_40 . V_42 = F_8 ;\r\n}\r\nreturn 0 ;\r\n}
