// Seed: 576845537
module module_0 (
    id_1
);
  output tri0 id_1;
  assign module_1.id_1 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    output uwire id_0,
    input  tri1  id_1,
    inout  wand  id_2 [id_3 : -1],
    input  tri1  _id_3,
    output wand  id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
endmodule
module module_2 #(
    parameter id_1 = 32'd24,
    parameter id_3 = 32'd96
) (
    _id_1
);
  input wire _id_1;
  wire [-1 : 1] id_2, _id_3;
  wire [id_3 : id_1] id_4;
  assign id_2 = id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  wire [id_1 : 1] id_5;
endmodule
