<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Copyright (c) 2017, NXP.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * All rights reserved.</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> */</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="pp">#include "s32k_clock_init.h"</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="pp">#include "clock_manager.h"</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="pp">#include "power_manager.h"</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="pp">#if</span> <a id="9c5" class="tk">XTAL_FREQ</a> <a id="9c15" class="tk">==</a> 8000000</td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="pp">#define</span> <a id="10c9" class="tk">PLL_PREDIV</a>                     0U                        <span class="ct">// div = 1</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="pp">#elif</span> <a id="11c7" class="tk">XTAL_FREQ</a> <a id="11c17" class="tk">==</a> 40000000</td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="pp">#define</span> <a id="12c9" class="tk">PLL_PREDIV</a>                     4U                        <span class="ct">// div = 5</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="pp">#if</span> <a id="15c5" class="tk">CORE_CLK_FREQ</a> <a id="15c19" class="tk">==</a> 80000000</td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="pp">#define</span> <a id="16c9" class="tk">PLL_MULT</a>                       4U                        <span class="ct">// mult = 20</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="pp">#define</span> <a id="17c9" class="tk">POWER_MODE</a>                     <a id="17c40" class="tk">POWER_MANAGER_RUN</a></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="pp">#define</span> <a id="18c9" class="tk">PLL_ASYNC_DIV2</a>                 <a id="18c40" class="tk">SCG_ASYNC_CLOCK_DIV_BY_4</a></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#elif</span> <a id="19c7" class="tk">CORE_CLK_FREQ</a> <a id="19c21" class="tk">==</a> 112000000</td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#define</span> <a id="20c9" class="tk">PLL_MULT</a>                       12U                       <span class="ct">// mult = 28</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#define</span> <a id="21c9" class="tk">POWER_MODE</a>                     <a id="21c40" class="tk">POWER_MANAGER_HSRUN</a></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="pp">#define</span> <a id="22c9" class="tk">PLL_ASYNC_DIV2</a>                 <a id="22c40" class="tk">SCG_ASYNC_CLOCK_DIV_BY_4</a></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="kw">void</span> <a id="25c6" class="tk">Clock_Setup</a>(<span class="kw">void</span>)</td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="br">{</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td>  <span class="ct">/* Configuration structure for Clock Configuration */</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td>  <a id="28c3" class="tk">clock_manager_user_config_t</a> <a id="28c31" class="tk">clockMan1_InitConfig0</a> = <span class="br">{</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td>    <span class="ct">/* Configuration of SIRC */</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td>    .<a id="30c6" class="tk">scgConfig</a> =</td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td>    <span class="br">{</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td>      .<a id="32c8" class="tk">sircConfig</a> =</td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>      <span class="br">{</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>        .<a id="34c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize */</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>        <span class="ct">/* SIRCCSR */</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td>        .<a id="37c10" class="tk">enableInStop</a> = false,         <span class="ct">/* SIRCSTEN  */</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td>        .<a id="38c10" class="tk">enableInLowPower</a> = true,      <span class="ct">/* SIRCLPEN  */</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>        .<a id="39c10" class="tk">locked</a> = false,               <span class="ct">/* LK        */</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>        <span class="ct">/* SIRCCFG */</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>        .<a id="42c10" class="tk">range</a> = <a id="42c18" class="tk">SCG_SIRC_RANGE_HIGH</a>,  <span class="ct">/* RANGE - High range (8 MHz) */</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td>        <span class="ct">/* SIRCDIV */</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td>        .<a id="45c10" class="tk">div1</a> = <a id="45c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* SIRCDIV1  */</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td>        .<a id="46c10" class="tk">div2</a> = <a id="46c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* SIRCDIV2  */</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>      .<a id="48c8" class="tk">fircConfig</a> =</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>      <span class="br">{</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>        .<a id="50c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize */</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>        <span class="ct">/* FIRCCSR */</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>        .<a id="53c10" class="tk">regulator</a> = true,             <span class="ct">/* FIRCREGOFF */</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>        .<a id="54c10" class="tk">locked</a> = false,               <span class="ct">/* LK         */</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>        <span class="ct">/* FIRCCFG */</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td>        .<a id="57c10" class="tk">range</a> = <a id="57c18" class="tk">SCG_FIRC_RANGE_48M</a>,   <span class="ct">/* RANGE      */</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>        <span class="ct">/* FIRCDIV */</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>        .<a id="60c10" class="tk">div1</a> = <a id="60c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* FIRCDIV1   */</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>        .<a id="61c10" class="tk">div2</a> = <a id="61c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* FIRCDIV2   */</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>      .<a id="63c8" class="tk">rtcConfig</a> =</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td>      <span class="br">{</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>        .<a id="65c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize  */</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>        .<a id="66c10" class="tk">rtcClkInFreq</a> = 0U,            <span class="ct">/* RTC_CLKIN   */</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>      .<a id="68c8" class="tk">soscConfig</a> =</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td>      <span class="br">{</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td>        .<a id="70c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize */</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>        .<a id="71c10" class="tk">freq</a> = <a id="71c17" class="tk">XTAL_FREQ</a>,             <span class="ct">/* Frequency  */</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>        <span class="ct">/* SOSCCSR */</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>        .<a id="74c10" class="tk">monitorMode</a> = <a id="74c24" class="tk">SCG_SOSC_MONITOR_DISABLE</a>,<span class="ct">/* SOSCCM      */</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>        .<a id="75c10" class="tk">locked</a> = false,               <span class="ct">/* LK          */</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>        <span class="ct">/* SOSCCFG */</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>        .<a id="78c10" class="tk">extRef</a> = <a id="78c19" class="tk">SCG_SOSC_REF_OSC</a>,    <span class="ct">/* EREFS       */</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>        .<a id="79c10" class="tk">gain</a> = <a id="79c17" class="tk">SCG_SOSC_GAIN_LOW</a>,     <span class="ct">/* HGO         */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>        .<a id="80c10" class="tk">range</a> = <a id="80c18" class="tk">SCG_SOSC_RANGE_HIGH</a>,  <span class="ct">/* RANGE       */</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>        <span class="ct">/* SOSCDIV */</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td>        .<a id="83c10" class="tk">div1</a> = <a id="83c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* SOSCDIV1    */</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>        .<a id="84c10" class="tk">div2</a> = <a id="84c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* SOSCDIV2    */</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>      .<a id="86c8" class="tk">spllConfig</a> =</td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td>      <span class="br">{</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td>        .<a id="88c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize */</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>        <span class="ct">/* SPLLCSR */</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>        .<a id="91c10" class="tk">monitorMode</a> = <a id="91c24" class="tk">SCG_SPLL_MONITOR_DISABLE</a>,<span class="ct">/* SPLLCM     */</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>        .<a id="92c10" class="tk">locked</a> = false,               <span class="ct">/* LK         */</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>        <span class="ct">/* SPLLCFG */</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>        .<a id="95c10" class="tk">prediv</a> = <a id="95c19" class="tk">PLL_PREDIV</a>,          <span class="ct">/* PREDIV     */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>        .<a id="96c10" class="tk">mult</a> = <a id="96c17" class="tk">PLL_MULT</a>,              <span class="ct">/* MULT       */</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>        .<a id="97c10" class="tk">src</a> = 0U,                     <span class="ct">/* SOURCE     */</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>        <span class="ct">/* SPLLDIV */</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>        .<a id="100c10" class="tk">div1</a> = <a id="100c17" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>,<span class="ct">/* SPLLDIV1   */</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>        .<a id="101c10" class="tk">div2</a> = <a id="101c17" class="tk">PLL_ASYNC_DIV2</a>,        <span class="ct">/* SPLLDIV2   */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>      .<a id="103c8" class="tk">clockOutConfig</a> =</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>      <span class="br">{</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>        .<a id="105c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize    */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>        .<a id="106c10" class="tk">source</a> = <a id="106c19" class="tk">SCG_CLOCKOUT_SRC_FIRC</a>,<span class="ct">/* SCG CLKOUTSEL     */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>      .<a id="108c8" class="tk">clockModeConfig</a> =</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>      <span class="br">{</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>        .<a id="110c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>        .<a id="111c10" class="tk">rccrConfig</a> =                  <span class="ct">/* RCCR - Run Clock Control Register          */</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>        <span class="br">{</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="pp">#if</span> <a id="114c5" class="tk">CORE_CLK_FREQ</a> <a id="114c19" class="tk">==</a> 80000000</td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td>          .<a id="116c12" class="tk">src</a> = <a id="116c18" class="tk">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a>,<span class="ct">/* SCS        */</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>          .<a id="117c12" class="tk">divCore</a> = <a id="117c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>,<span class="ct">/* DIVCORE    */</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>          .<a id="118c12" class="tk">divBus</a> = <a id="118c21" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>,<span class="ct">/* DIVBUS     */</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td>          .<a id="119c12" class="tk">divSlow</a> = <a id="119c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_4</a>,<span class="ct">/* DIVSLOW    */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="pp">#elif</span> <a id="121c7" class="tk">CORE_CLK_FREQ</a> <a id="121c21" class="tk">==</a> 112000000</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>          .<a id="123c12" class="tk">src</a> = <a id="123c18" class="tk">SCG_SYSTEM_CLOCK_SRC_FIRC</a>,<span class="ct">/* SCS        */</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td>          .<a id="124c12" class="tk">divCore</a> = <a id="124c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>,<span class="ct">/* DIVCORE    */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>          .<a id="125c12" class="tk">divBus</a> = <a id="125c21" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>,<span class="ct">/* DIVBUS     */</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>          .<a id="126c12" class="tk">divSlow</a> = <a id="126c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>,<span class="ct">/* DIVSLOW    */</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>        <span class="br">}</span>,</td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td>        .<a id="131c10" class="tk">vccrConfig</a> =                  <span class="ct">/* VCCR - VLPR Clock Control Register         */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td>        <span class="br">{</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>          .<a id="133c12" class="tk">src</a> = <a id="133c18" class="tk">SCG_SYSTEM_CLOCK_SRC_SIRC</a>,<span class="ct">/* SCS        */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>          .<a id="134c12" class="tk">divCore</a> = <a id="134c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>,<span class="ct">/* DIVCORE    */</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>          .<a id="135c12" class="tk">divBus</a> = <a id="135c21" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>,<span class="ct">/* DIVBUS     */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>          .<a id="136c12" class="tk">divSlow</a> = <a id="136c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_4</a>,<span class="ct">/* DIVSLOW    */</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>        <span class="br">}</span>,</td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td>        .<a id="138c10" class="tk">hccrConfig</a> =                  <span class="ct">/* HCCR - HSRUN Clock Control Register        */</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>        <span class="br">{</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>          .<a id="140c12" class="tk">src</a> = <a id="140c18" class="tk">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a>,<span class="ct">/* SCS        */</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>          .<a id="141c12" class="tk">divCore</a> = <a id="141c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>,<span class="ct">/* DIVCORE    */</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td>          .<a id="142c12" class="tk">divBus</a> = <a id="142c21" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>,<span class="ct">/* DIVBUS     */</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>          .<a id="143c12" class="tk">divSlow</a> = <a id="143c22" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_4</a>,<span class="ct">/* DIVSLOW    */</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>        <span class="br">}</span>,</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>    <span class="br">}</span>,</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>    .<a id="147c6" class="tk">pccConfig</a> =</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>    <span class="br">{</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>      .<a id="149c8" class="tk">peripheralClocks</a> = (<span class="kw">void</span><a id="149c32" class="tk">*</a>)0,    <span class="ct">/* Peripheral clock control configurations  */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>      .<a id="150c8" class="tk">count</a> = 0,                      <span class="ct">/* Number of the peripheral clock control configurations  */</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>    <span class="br">}</span>,</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>    .<a id="152c6" class="tk">simConfig</a> =</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>    <span class="br">{</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>      .<a id="154c8" class="tk">clockOutConfig</a> =                <span class="ct">/* Clock Out configuration.           */</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>      <span class="br">{</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>        .<a id="156c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize    */</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>        .<a id="157c10" class="tk">enable</a> = false,               <span class="ct">/* CLKOUTEN      */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>        .<a id="158c10" class="tk">source</a> = <a id="158c19" class="tk">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a>,<span class="ct">/* CLKOUTSEL     */</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>        .<a id="159c10" class="tk">divider</a> = <a id="159c20" class="tk">SIM_CLKOUT_DIV_BY_1</a>,<span class="ct">/* CLKOUTDIV     */</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>      .<a id="161c8" class="tk">lpoClockConfig</a> =                <span class="ct">/* Low Power Clock configuration.     */</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>      <span class="br">{</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>        .<a id="163c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize    */</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>        .<a id="164c10" class="tk">enableLpo1k</a> = true,           <span class="ct">/* LPO1KCLKEN    */</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>        .<a id="165c10" class="tk">enableLpo32k</a> = true,          <span class="ct">/* LPO32KCLKEN   */</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>        .<a id="166c10" class="tk">sourceLpoClk</a> = <a id="166c25" class="tk">SIM_LPO_CLK_SEL_LPO_128K</a>,<span class="ct">/* LPOCLKSEL     */</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>        .<a id="167c10" class="tk">sourceRtcClk</a> = <a id="167c25" class="tk">SIM_RTCCLK_SEL_LPO_32K</a>,<span class="ct">/* RTCCLKSEL     */</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>      .<a id="169c8" class="tk">platGateConfig</a> =                <span class="ct">/* Platform Gate Clock configuration. */</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td>      <span class="br">{</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>        .<a id="171c10" class="tk">initialize</a> = false,           <span class="ct">/* Initialize    */</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td>        .<a id="172c10" class="tk">enableMscm</a> = false,           <span class="ct">/* CGCMSCM       */</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>        .<a id="173c10" class="tk">enableMpu</a> = false,            <span class="ct">/* CGCMPU        */</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>        .<a id="174c10" class="tk">enableDma</a> = false,            <span class="ct">/* CGCDMA        */</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td>        .<a id="175c10" class="tk">enableErm</a> = false,            <span class="ct">/* CGCERM        */</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>        .<a id="176c10" class="tk">enableEim</a> = false,            <span class="ct">/* CGCEIM        */</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>      .<a id="178c8" class="tk">qspiRefClkGating</a> =              <span class="ct">/* Quad Spi Internal Reference Clock Gating. */</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td>      <span class="br">{</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>        .<a id="180c10" class="tk">enableQspiRefClk</a> = false,     <span class="ct">/* Qspi reference clock gating    */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>      .<a id="182c8" class="tk">tclkConfig</a> =                    <span class="ct">/* TCLK CLOCK configuration. */</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>      <span class="br">{</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>        .<a id="184c10" class="tk">initialize</a> = false,           <span class="ct">/* Initialize    */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>        .<a id="185c10" class="tk">tclkFreq</a>[0] = 0U,             <span class="ct">/* TCLK0         */</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>        .<a id="186c10" class="tk">tclkFreq</a>[1] = 0U,             <span class="ct">/* TCLK1         */</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>        .<a id="187c10" class="tk">tclkFreq</a>[2] = 0U,             <span class="ct">/* TCLK2         */</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>      .<a id="189c8" class="tk">traceClockConfig</a> =              <span class="ct">/* Debug trace Clock Configuration. */</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>      <span class="br">{</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>        .<a id="191c10" class="tk">initialize</a> = false,           <span class="ct">/* Initialize    */</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>        .<a id="192c10" class="tk">divEnable</a> = false,            <span class="ct">/* TRACEDIVEN    */</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>        .<a id="193c10" class="tk">source</a> = <a id="193c19" class="tk">CLOCK_TRACE_SRC_CORE_CLK</a>,<span class="ct">/* TRACECLK_SEL  */</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>        .<a id="194c10" class="tk">divider</a> = 0U,                 <span class="ct">/* TRACEDIV      */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>        .<a id="195c10" class="tk">divFraction</a> = false,          <span class="ct">/* TRACEFRAC     */</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <span class="br">}</span>,</td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>    .<a id="198c6" class="tk">pmcConfig</a> =</td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>    <span class="br">{</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>      .<a id="200c8" class="tk">lpoClockConfig</a> =                <span class="ct">/* Low Power Clock configuration.     */</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>      <span class="br">{</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>        .<a id="202c10" class="tk">initialize</a> = true,            <span class="ct">/* Initialize             */</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>        .<a id="203c10" class="tk">enable</a> = true,                <span class="ct">/* Enable/disable LPO     */</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>        .<a id="204c10" class="tk">trimValue</a> = 0,                <span class="ct">/* Trimming value for LPO */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>      <span class="br">}</span>,</td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>    <span class="br">}</span>,</td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>  <span class="br">}</span>;</td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <span class="ct">/* Array of pointers to User configuration structures */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <a id="210c3" class="tk">clock_manager_user_config_t</a> <span class="kw">const</span> <a id="210c37" class="tk">*</a> <a id="210c39" class="tk">g_clockManConfigsArr</a>[] = <span class="br">{</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>    <a id="211c5" class="tk">&amp;</a><a id="211c6" class="tk">clockMan1_InitConfig0</a></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>  <span class="br">}</span>;</td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <span class="ct">/* Array of pointers to User defined Callbacks configuration structures */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <a id="215c3" class="tk">clock_manager_callback_user_config_t</a> <a id="215c40" class="tk">*</a> <a id="215c42" class="tk">g_clockManCallbacksArr</a>[] = <span class="br">{</span> (<span class="kw">void</span><a id="215c76" class="tk">*</a>)0 <span class="br">}</span>;</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>  <a id="217c3" class="tk">CLOCK_SYS_Init</a>(<a id="217c18" class="tk">g_clockManConfigsArr</a>, 1,</td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>                 <a id="218c18" class="tk">g_clockManCallbacksArr</a>, 0);</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>  <a id="219c3" class="tk">CLOCK_SYS_UpdateConfiguration</a>(0U, <a id="219c37" class="tk">CLOCK_MANAGER_POLICY_AGREEMENT</a>);</td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>  <span class="ct">/* Power mode configuration */</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>  <a id="222c3" class="tk">power_manager_user_config_t</a> <a id="222c31" class="tk">powerConfig</a> = <span class="br">{</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>    .<a id="223c6" class="tk">powerMode</a> = <a id="223c18" class="tk">POWER_MODE</a>,</td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>    .<a id="224c6" class="tk">sleepOnExitValue</a> = false,</td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>  <span class="br">}</span>;</td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>  <span class="ct">/* Power mode configurations array */</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>  <a id="228c3" class="tk">power_manager_user_config_t</a> <a id="228c31" class="tk">*</a> <a id="228c33" class="tk">powerConfigsArr</a>[] = <span class="br">{</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>    <a id="229c5" class="tk">&amp;</a><a id="229c6" class="tk">powerConfig</a>,</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>  <span class="br">}</span>;</td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>  <span class="ct">/* Callback configuration structures array */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>  <a id="233c3" class="tk">power_manager_callback_user_config_t</a> <a id="233c40" class="tk">*</a> <a id="233c42" class="tk">powerCallbacksConfigsArr</a>[] = <span class="br">{</span> (<span class="kw">void</span><a id="233c78" class="tk">*</a>)0</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>  <span class="br">}</span>;</td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <a id="236c3" class="tk">POWER_SYS_Init</a>(<a id="236c18" class="tk">&amp;</a><a id="236c19" class="tk">powerConfigsArr</a>, 1U,</td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>                 <a id="237c18" class="tk">&amp;</a><a id="237c19" class="tk">powerCallbacksConfigsArr</a>, 0U);</td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>  <a id="238c3" class="tk">POWER_SYS_SetMode</a>(0,<a id="238c23" class="tk">POWER_MANAGER_POLICY_AGREEMENT</a>);</td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="br">}</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="kw">void</span> <a id="241c6" class="tk">UpdateSystickConfig</a>(<a id="241c26" class="tk">uint32_t</a> <a id="241c35" class="tk">ticks</a>)</td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="br">{</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>  <a id="243c3" class="tk">S32_SysTick</a>-&gt;<a id="243c16" class="tk">RVR</a> = <a id="243c22" class="tk">S32_SysTick_RVR_RELOAD</a>(<a id="243c45" class="tk">ticks</a> <a id="243c51" class="tk">-</a> 1);</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>  <a id="244c3" class="tk">S32_SysTick</a>-&gt;<a id="244c16" class="tk">CVR</a> = 0;</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>  <a id="245c3" class="tk">S32_SysTick</a>-&gt;<a id="245c16" class="tk">CSR</a> = <a id="245c22" class="tk">S32_SysTick_CSR_ENABLE</a>(1u) <a id="245c49" class="tk">|</a> <a id="245c51" class="tk">S32_SysTick_CSR_TICKINT</a>(1u) <a id="245c79" class="tk">|</a></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>    <a id="246c5" class="tk">S32_SysTick_CSR_CLKSOURCE</a>(1u);</td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="br">}</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
