

================================================================
== Vitis HLS Report for 'fft32'
================================================================
* Date:           Tue Jun 24 23:09:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2704|     2704|  27.040 us|  27.040 us|  2705|  2705|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stage2_loop    |     1592|     1592|       199|          -|          -|     8|        no|
        | + twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- stage3_loop    |      896|      896|        56|          -|          -|    16|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 55 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 48 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 17 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 11 
55 --> 56 82 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 55 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%block_1 = alloca i32 1"   --->   Operation 83 'alloca' 'block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w_real_3_1 = alloca i32 1"   --->   Operation 84 'alloca' 'w_real_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%w_real_3_2 = alloca i32 1"   --->   Operation 85 'alloca' 'w_real_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w_real_3_3 = alloca i32 1"   --->   Operation 86 'alloca' 'w_real_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%w_imag_3_1 = alloca i32 1"   --->   Operation 87 'alloca' 'w_imag_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w_imag_3_2 = alloca i32 1"   --->   Operation 88 'alloca' 'w_imag_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%w_imag_3_3 = alloca i32 1"   --->   Operation 89 'alloca' 'w_imag_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%select_ln18_5_loc = alloca i64 1"   --->   Operation 90 'alloca' 'select_ln18_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%select_ln18_4_loc = alloca i64 1"   --->   Operation 91 'alloca' 'select_ln18_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%select_ln18_3_loc = alloca i64 1"   --->   Operation 92 'alloca' 'select_ln18_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%select_ln18_2_loc = alloca i64 1"   --->   Operation 93 'alloca' 'select_ln18_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%select_ln18_1_loc = alloca i64 1"   --->   Operation 94 'alloca' 'select_ln18_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%select_ln18_loc = alloca i64 1"   --->   Operation 95 'alloca' 'select_ln18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_real = alloca i64 1" [FFT32_sol.cpp:69]   --->   Operation 96 'alloca' 'data_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_imag = alloca i64 1" [FFT32_sol.cpp:69]   --->   Operation 97 'alloca' 'data_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%stage0_real = alloca i64 1" [FFT32_sol.cpp:81]   --->   Operation 98 'alloca' 'stage0_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%stage0_imag = alloca i64 1" [FFT32_sol.cpp:81]   --->   Operation 99 'alloca' 'stage0_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%stage1_real = alloca i64 1" [FFT32_sol.cpp:90]   --->   Operation 100 'alloca' 'stage1_real' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%stage1_imag = alloca i64 1" [FFT32_sol.cpp:90]   --->   Operation 101 'alloca' 'stage1_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%stage2_real = alloca i64 1" [FFT32_sol.cpp:104]   --->   Operation 102 'alloca' 'stage2_real' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%stage2_imag = alloca i64 1" [FFT32_sol.cpp:104]   --->   Operation 103 'alloca' 'stage2_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_1, i16 %data_real, i16 %data_imag"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln107 = store i4 0, i4 %block_1" [FFT32_sol.cpp:107]   --->   Operation 105 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_1, i16 %data_real, i16 %data_imag"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i33 %in_stream, i16 %data_real, i16 %data_imag"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i33 %in_stream, i16 %data_real, i16 %data_imag"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 110 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_3, i16 %stage0_real, i16 %stage0_imag"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_5, i16 %stage1_real, i16 %stage1_imag"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_7, i16 %stage2_real, i16 %stage2_imag"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_3, i16 %stage0_real, i16 %stage0_imag"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_5, i16 %stage1_real, i16 %stage1_imag"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_7, i16 %stage2_real, i16 %stage2_imag"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real, i16 %data_imag, i16 %stage0_real, i16 %stage0_imag"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real, i16 %data_imag, i16 %stage0_real, i16 %stage0_imag"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_real, i16 %stage0_imag, i16 %stage1_real, i16 %stage1_imag"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [FFT32_sol.cpp:64]   --->   Operation 120 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %in_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %in_stream"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %out_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %out_stream"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_real, i16 %stage0_imag, i16 %stage1_real, i16 %stage1_imag"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body87" [FFT32_sol.cpp:107]   --->   Operation 126 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%block = load i4 %block_1" [FFT32_sol.cpp:111]   --->   Operation 127 'load' 'block' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.73ns)   --->   "%icmp_ln107 = icmp_eq  i4 %block, i4 8" [FFT32_sol.cpp:107]   --->   Operation 128 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (1.73ns)   --->   "%block_2 = add i4 %block, i4 1" [FFT32_sol.cpp:107]   --->   Operation 129 'add' 'block_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.body87.split, void %for.body159.preheader" [FFT32_sol.cpp:107]   --->   Operation 130 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%w_real_3_1_load = load i16 %w_real_3_1"   --->   Operation 131 'load' 'w_real_3_1_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%w_real_3_2_load = load i16 %w_real_3_2"   --->   Operation 132 'load' 'w_real_3_2_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%w_real_3_3_load = load i16 %w_real_3_3"   --->   Operation 133 'load' 'w_real_3_3_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%w_imag_3_1_load = load i16 %w_imag_3_1"   --->   Operation 134 'load' 'w_imag_3_1_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%w_imag_3_2_load = load i16 %w_imag_3_2"   --->   Operation 135 'load' 'w_imag_3_2_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%w_imag_3_3_load = load i16 %w_imag_3_3"   --->   Operation 136 'load' 'w_imag_3_3_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (1.58ns)   --->   "%call_ln0 = call void @fft32_Pipeline_8, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %select_ln18_loc, i16 %select_ln18_1_loc, i16 %select_ln18_2_loc, i16 %select_ln18_3_loc, i16 %select_ln18_4_loc, i16 %select_ln18_5_loc"   --->   Operation 137 'call' 'call_ln0' <Predicate = (!icmp_ln107)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%group = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %block, i32 1, i32 2" [FFT32_sol.cpp:111]   --->   Operation 138 'partselect' 'group' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%group_cast = zext i2 %group" [FFT32_sol.cpp:111]   --->   Operation 139 'zext' 'group_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : [1/1] (1.70ns)   --->   Input mux for Operation 140 '%conv2 = sitodp i32 %group_cast'
ST_11 : Operation 140 [6/6] (4.57ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 140 'sitodp' 'conv2' <Predicate = (!icmp_ln107)> <Delay = 4.57> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 141 'alloca' 'k' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln141 = store i5 0, i5 %k" [FFT32_sol.cpp:141]   --->   Operation 142 'store' 'store_ln141' <Predicate = (icmp_ln107)> <Delay = 1.58>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body159" [FFT32_sol.cpp:141]   --->   Operation 143 'br' 'br_ln141' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 144 [1/2] (2.37ns)   --->   "%call_ln0 = call void @fft32_Pipeline_8, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %select_ln18_loc, i16 %select_ln18_1_loc, i16 %select_ln18_2_loc, i16 %select_ln18_3_loc, i16 %select_ln18_4_loc, i16 %select_ln18_5_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 145 [5/6] (6.28ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 145 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 146 [4/6] (6.28ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 146 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 147 [3/6] (6.28ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 147 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 148 [2/6] (6.28ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 148 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [FFT32_sol.cpp:107]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:107]   --->   Operation 150 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%select_ln18_loc_load = load i16 %select_ln18_loc"   --->   Operation 151 'load' 'select_ln18_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%select_ln18_1_loc_load = load i16 %select_ln18_1_loc"   --->   Operation 152 'load' 'select_ln18_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%select_ln18_2_loc_load = load i16 %select_ln18_2_loc"   --->   Operation 153 'load' 'select_ln18_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%select_ln18_3_loc_load = load i16 %select_ln18_3_loc"   --->   Operation 154 'load' 'select_ln18_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%select_ln18_4_loc_load = load i16 %select_ln18_4_loc"   --->   Operation 155 'load' 'select_ln18_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%select_ln18_5_loc_load = load i16 %select_ln18_5_loc"   --->   Operation 156 'load' 'select_ln18_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/6] (6.28ns)   --->   "%conv2 = sitodp i32 %group_cast" [FFT32_sol.cpp:111]   --->   Operation 157 'sitodp' 'conv2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln118 = br void %for.body107" [FFT32_sol.cpp:118]   --->   Operation 158 'br' 'br_ln118' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%w_imag_362_3 = phi i16 %select_ln18_3_loc_load, void %for.body87.split, i16 %w_imag_3, void %for.body107.split_ifconv"   --->   Operation 159 'phi' 'w_imag_362_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%w_imag_261_3 = phi i16 %select_ln18_4_loc_load, void %for.body87.split, i16 %w_imag_3_7, void %for.body107.split_ifconv"   --->   Operation 160 'phi' 'w_imag_261_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%w_imag_160_3 = phi i16 %select_ln18_5_loc_load, void %for.body87.split, i16 %w_imag_3_8, void %for.body107.split_ifconv"   --->   Operation 161 'phi' 'w_imag_160_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%w_real_330_3 = phi i16 %select_ln18_loc_load, void %for.body87.split, i16 %w_real_3, void %for.body107.split_ifconv"   --->   Operation 162 'phi' 'w_real_330_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%w_real_229_3 = phi i16 %select_ln18_1_loc_load, void %for.body87.split, i16 %w_real_3_7, void %for.body107.split_ifconv"   --->   Operation 163 'phi' 'w_real_229_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%w_real_128_3 = phi i16 %select_ln18_2_loc_load, void %for.body87.split, i16 %w_real_3_8, void %for.body107.split_ifconv"   --->   Operation 164 'phi' 'w_real_128_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%k_1 = phi i3 1, void %for.body87.split, i3 %add_ln118, void %for.body107.split_ifconv" [FFT32_sol.cpp:118]   --->   Operation 165 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (1.65ns)   --->   "%icmp_ln118 = icmp_eq  i3 %k_1, i3 4" [FFT32_sol.cpp:118]   --->   Operation 166 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.body107.split_ifconv, void %for.inc152" [FFT32_sol.cpp:118]   --->   Operation 167 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i3 %k_1" [FFT32_sol.cpp:120]   --->   Operation 168 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i2 %trunc_ln120" [FFT32_sol.cpp:120]   --->   Operation 169 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : [1/1] (1.70ns)   --->   Input mux for Operation 170 '%conv = sitodp i32 %zext_ln120_1'
ST_17 : Operation 170 [6/6] (4.57ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 170 'sitodp' 'conv' <Predicate = (!icmp_ln118)> <Delay = 4.57> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (1.65ns)   --->   "%add_ln118 = add i3 %k_1, i3 1" [FFT32_sol.cpp:118]   --->   Operation 171 'add' 'add_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i4 %block" [FFT32_sol.cpp:111]   --->   Operation 172 'trunc' 'trunc_ln111' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%base = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln111, i2 0" [FFT32_sol.cpp:111]   --->   Operation 173 'bitconcatenate' 'base' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln127 = or i5 %base, i5 1" [FFT32_sol.cpp:127]   --->   Operation 174 'or' 'or_ln127' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %or_ln127" [FFT32_sol.cpp:127]   --->   Operation 175 'zext' 'zext_ln127' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%x_real = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln127" [FFT32_sol.cpp:127]   --->   Operation 176 'getelementptr' 'x_real' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%x_imag = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln127" [FFT32_sol.cpp:127]   --->   Operation 177 'getelementptr' 'x_imag' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 178 [2/2] (2.32ns)   --->   "%x_real_load = load i5 %x_real" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 178 'load' 'x_real_load' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 179 [2/2] (2.32ns)   --->   "%x_imag_load = load i5 %x_imag" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 179 'load' 'x_imag_load' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_imag_362_3, i16 %w_imag_3_3" [FFT32_sol.cpp:107]   --->   Operation 180 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_imag_261_3, i16 %w_imag_3_2" [FFT32_sol.cpp:107]   --->   Operation 181 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_imag_160_3, i16 %w_imag_3_1" [FFT32_sol.cpp:107]   --->   Operation 182 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_real_330_3, i16 %w_real_3_3" [FFT32_sol.cpp:107]   --->   Operation 183 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_real_229_3, i16 %w_real_3_2" [FFT32_sol.cpp:107]   --->   Operation 184 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln107 = store i16 %w_real_128_3, i16 %w_real_3_1" [FFT32_sol.cpp:107]   --->   Operation 185 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln107 = store i4 %block_2, i4 %block_1" [FFT32_sol.cpp:107]   --->   Operation 186 'store' 'store_ln107' <Predicate = (icmp_ln118)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 187 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 187 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 188 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 188 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 189 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 189 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 190 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 190 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 191 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 191 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.71>
ST_23 : [1/1] (1.94ns)   --->   Input mux for Operation 192 '%mul1 = dmul i64 %conv, i64 -6.28319'
ST_23 : Operation 192 [7/7] (4.77ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 192 'dmul' 'mul1' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.71>
ST_24 : Operation 193 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 193 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.71>
ST_25 : Operation 194 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 194 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 195 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 195 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.71>
ST_27 : Operation 196 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 196 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.71>
ST_28 : Operation 197 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 197 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.71>
ST_29 : Operation 198 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 198 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.71>
ST_30 : [1/1] (1.94ns)   --->   Input mux for Operation 199 '%mul2 = dmul i64 %mul1, i64 %conv2'
ST_30 : Operation 199 [7/7] (4.77ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 199 'dmul' 'mul2' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.71>
ST_31 : Operation 200 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 200 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.71>
ST_32 : Operation 201 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 201 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.71>
ST_33 : Operation 202 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 202 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.71>
ST_34 : Operation 203 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 203 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.71>
ST_35 : Operation 204 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 204 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.71>
ST_36 : Operation 205 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv2" [FFT32_sol.cpp:120]   --->   Operation 205 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.71>
ST_37 : [1/1] (1.94ns)   --->   Input mux for Operation 206 '%pf = dmul i64 %mul2, i64 0.03125'
ST_37 : Operation 206 [7/7] (4.77ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 206 'dmul' 'pf' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.71>
ST_38 : Operation 207 [6/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 207 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.71>
ST_39 : Operation 208 [5/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 208 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.71>
ST_40 : Operation 209 [4/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 209 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.71>
ST_41 : Operation 210 [3/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 210 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.71>
ST_42 : Operation 211 [2/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 211 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.71>
ST_43 : Operation 212 [1/7] (6.71ns)   --->   "%pf = dmul i64 %mul2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 212 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i64 %pf" [FFT32_sol.cpp:120]   --->   Operation 213 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i64 %bitcast_ln724_1" [FFT32_sol.cpp:120]   --->   Operation 214 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [FFT32_sol.cpp:120]   --->   Operation 215 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 216 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i11 %tmp_1" [FFT32_sol.cpp:120]   --->   Operation 217 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln120_2 = trunc i64 %bitcast_ln724_1" [FFT32_sol.cpp:120]   --->   Operation 218 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln120_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 219 'bitconcatenate' 'zext_ln120_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i53 %zext_ln120_2_cast" [FFT32_sol.cpp:120]   --->   Operation 220 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 221 [1/1] (3.23ns)   --->   "%sub_ln120 = sub i54 0, i54 %zext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 221 'sub' 'sub_ln120' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 222 [1/1] (0.94ns)   --->   "%select_ln120 = select i1 %tmp_3, i54 %sub_ln120, i54 %zext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 222 'select' 'select_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 223 [1/1] (3.49ns)   --->   "%icmp_ln120 = icmp_eq  i63 %trunc_ln120_1, i63 0" [FFT32_sol.cpp:120]   --->   Operation 223 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 224 [1/1] (1.54ns)   --->   "%sub_ln120_1 = sub i12 1075, i12 %zext_ln120" [FFT32_sol.cpp:120]   --->   Operation 224 'sub' 'sub_ln120_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 225 [1/1] (1.54ns)   --->   "%icmp_ln120_1 = icmp_sgt  i12 %sub_ln120_1, i12 12" [FFT32_sol.cpp:120]   --->   Operation 225 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 226 [1/1] (1.54ns)   --->   "%add_ln120 = add i12 %sub_ln120_1, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 226 'add' 'add_ln120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 227 [1/1] (1.54ns)   --->   "%sub_ln120_2 = sub i12 12, i12 %sub_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 227 'sub' 'sub_ln120_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 228 [1/1] (0.69ns)   --->   "%select_ln120_1 = select i1 %icmp_ln120_1, i12 %add_ln120, i12 %sub_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 228 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 229 [1/1] (1.54ns)   --->   "%icmp_ln120_2 = icmp_eq  i12 %sub_ln120_1, i12 12" [FFT32_sol.cpp:120]   --->   Operation 229 'icmp' 'icmp_ln120_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%angle_9 = trunc i54 %select_ln120" [FFT32_sol.cpp:120]   --->   Operation 230 'trunc' 'angle_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_1, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 231 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 232 [1/1] (1.91ns)   --->   "%icmp_ln120_4 = icmp_eq  i8 %tmp_5, i8 0" [FFT32_sol.cpp:120]   --->   Operation 232 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.95>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i12 %select_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 233 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 234 [1/1] (1.54ns)   --->   "%icmp_ln120_3 = icmp_ult  i12 %select_ln120_1, i12 54" [FFT32_sol.cpp:120]   --->   Operation 234 'icmp' 'icmp_ln120_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i32 %sext_ln120" [FFT32_sol.cpp:120]   --->   Operation 235 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 236 [1/1] (4.61ns)   --->   "%ashr_ln120 = ashr i54 %select_ln120, i54 %zext_ln120_3" [FFT32_sol.cpp:120]   --->   Operation 236 'ashr' 'ashr_ln120' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node angle_18)   --->   "%angle_10 = trunc i54 %ashr_ln120" [FFT32_sol.cpp:120]   --->   Operation 237 'trunc' 'angle_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node angle_18)   --->   "%angle_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [FFT32_sol.cpp:120]   --->   Operation 238 'bitselect' 'angle_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node angle_18)   --->   "%select_ln120_2 = select i1 %angle_11, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 239 'select' 'select_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node angle_18)   --->   "%angle_12 = select i1 %icmp_ln120_3, i16 %angle_10, i16 %select_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 240 'select' 'angle_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln120cast = trunc i32 %sext_ln120" [FFT32_sol.cpp:120]   --->   Operation 241 'trunc' 'sext_ln120cast' <Predicate = (icmp_ln120_4 & !icmp_ln120)> <Delay = 0.00>
ST_45 : Operation 242 [1/1] (3.98ns)   --->   "%shl_ln120 = shl i16 %angle_9, i16 %sext_ln120cast" [FFT32_sol.cpp:120]   --->   Operation 242 'shl' 'shl_ln120' <Predicate = (icmp_ln120_4 & !icmp_ln120)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%angle_14 = select i1 %icmp_ln120_4, i16 %shl_ln120, i16 0" [FFT32_sol.cpp:120]   --->   Operation 243 'select' 'angle_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%angle_15 = select i1 %icmp_ln120, i16 0, i16 %angle_14" [FFT32_sol.cpp:120]   --->   Operation 244 'select' 'angle_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%xor_ln120 = xor i1 %icmp_ln120, i1 1" [FFT32_sol.cpp:120]   --->   Operation 245 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%and_ln120 = and i1 %icmp_ln120_2, i1 %xor_ln120" [FFT32_sol.cpp:120]   --->   Operation 246 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_16 = select i1 %and_ln120, i16 %angle_9, i16 %angle_15" [FFT32_sol.cpp:120]   --->   Operation 247 'select' 'angle_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%or_ln120 = or i1 %icmp_ln120, i1 %icmp_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 248 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120_1 = xor i1 %or_ln120, i1 1" [FFT32_sol.cpp:120]   --->   Operation 249 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_1 = and i1 %icmp_ln120_1, i1 %xor_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 250 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_18 = select i1 %and_ln120_1, i16 %angle_12, i16 %angle_16" [FFT32_sol.cpp:120]   --->   Operation 251 'select' 'angle_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.88>
ST_46 : Operation 252 [2/2] (2.88ns)   --->   "%call_ret6 = call i28 @generic_sincos<16, 4>, i16 %angle_18, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 252 'call' 'call_ret6' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.12>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FFT32_sol.cpp:118]   --->   Operation 254 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 255 [1/2] (5.32ns)   --->   "%call_ret6 = call i28 @generic_sincos<16, 4>, i16 %angle_18, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 255 'call' 'call_ret6' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 256 [1/1] (0.00ns)   --->   "%outcos_2 = extractvalue i28 %call_ret6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 256 'extractvalue' 'outcos_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i14 %outcos_2" [FFT32_sol.cpp:121]   --->   Operation 257 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 258 [1/1] (1.56ns)   --->   "%icmp_ln121 = icmp_eq  i2 %trunc_ln120, i2 1" [FFT32_sol.cpp:121]   --->   Operation 258 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 259 [1/1] (1.56ns)   --->   "%icmp_ln121_1 = icmp_eq  i2 %trunc_ln120, i2 2" [FFT32_sol.cpp:121]   --->   Operation 259 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 260 [1/1] (0.97ns)   --->   "%or_ln121 = or i1 %icmp_ln121, i1 %icmp_ln121_1" [FFT32_sol.cpp:121]   --->   Operation 260 'or' 'or_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 261 [1/1] (0.80ns)   --->   "%w_real_3 = select i1 %or_ln121, i16 %w_real_330_3, i16 %sext_ln121" [FFT32_sol.cpp:121]   --->   Operation 261 'select' 'w_real_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 262 [1/1] (0.80ns)   --->   "%w_real_3_7 = select i1 %icmp_ln121_1, i16 %sext_ln121, i16 %w_real_229_3" [FFT32_sol.cpp:121]   --->   Operation 262 'select' 'w_real_3_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (0.80ns)   --->   "%w_real_3_8 = select i1 %icmp_ln121, i16 %sext_ln121, i16 %w_real_128_3" [FFT32_sol.cpp:121]   --->   Operation 263 'select' 'w_real_3_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 264 [1/1] (0.00ns)   --->   "%outsin_2 = extractvalue i28 %call_ret6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 264 'extractvalue' 'outsin_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i14 %outsin_2" [FFT32_sol.cpp:122]   --->   Operation 265 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 266 [1/1] (0.80ns)   --->   "%w_imag_3 = select i1 %or_ln121, i16 %w_imag_362_3, i16 %sext_ln122" [FFT32_sol.cpp:122]   --->   Operation 266 'select' 'w_imag_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.80ns)   --->   "%w_imag_3_7 = select i1 %icmp_ln121_1, i16 %sext_ln122, i16 %w_imag_261_3" [FFT32_sol.cpp:122]   --->   Operation 267 'select' 'w_imag_3_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 268 [1/1] (0.80ns)   --->   "%w_imag_3_8 = select i1 %icmp_ln121, i16 %sext_ln122, i16 %w_imag_160_3" [FFT32_sol.cpp:122]   --->   Operation 268 'select' 'w_imag_3_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107" [FFT32_sol.cpp:118]   --->   Operation 269 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 48 <SV = 17> <Delay = 2.32>
ST_48 : Operation 270 [1/2] (2.32ns)   --->   "%x_real_load = load i5 %x_real" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 270 'load' 'x_real_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_48 : Operation 271 [1/2] (2.32ns)   --->   "%x_imag_load = load i5 %x_imag" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 271 'load' 'x_imag_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_48 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln128 = or i5 %base, i5 2" [FFT32_sol.cpp:128]   --->   Operation 272 'or' 'or_ln128' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %or_ln128" [FFT32_sol.cpp:128]   --->   Operation 273 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%x_real_2 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln128" [FFT32_sol.cpp:128]   --->   Operation 274 'getelementptr' 'x_real_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 275 [1/1] (0.00ns)   --->   "%x_imag_2 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln128" [FFT32_sol.cpp:128]   --->   Operation 275 'getelementptr' 'x_imag_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 276 [2/2] (2.32ns)   --->   "%x_real_2_load = load i5 %x_real_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 276 'load' 'x_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_48 : Operation 277 [2/2] (2.32ns)   --->   "%x_imag_2_load = load i5 %x_imag_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 277 'load' 'x_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_48 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln129 = or i5 %base, i5 3" [FFT32_sol.cpp:129]   --->   Operation 278 'or' 'or_ln129' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %or_ln129" [FFT32_sol.cpp:129]   --->   Operation 279 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 280 [1/1] (0.00ns)   --->   "%x_real_3 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln129" [FFT32_sol.cpp:129]   --->   Operation 280 'getelementptr' 'x_real_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 281 [1/1] (0.00ns)   --->   "%x_imag_3 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln129" [FFT32_sol.cpp:129]   --->   Operation 281 'getelementptr' 'x_imag_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 282 [2/2] (2.32ns)   --->   "%x_real_3_load = load i5 %x_real_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 282 'load' 'x_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_48 : Operation 283 [2/2] (2.32ns)   --->   "%x_imag_3_load = load i5 %x_imag_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 283 'load' 'x_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 49 <SV = 18> <Delay = 5.58>
ST_49 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln10_4 = sext i16 %w_real_128_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 284 'sext' 'sext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln10_5 = sext i16 %x_real_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 285 'sext' 'sext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln10_6 = sext i16 %w_imag_160_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 286 'sext' 'sext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln10_7 = sext i16 %x_imag_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 287 'sext' 'sext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 288 [1/1] (5.58ns)   --->   "%mul_ln10_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 288 'mul' 'mul_ln10_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 289 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 289 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 290 [1/1] (5.58ns)   --->   "%mul_ln11_2 = mul i28 %sext_ln10_6, i28 %sext_ln10_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 290 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 291 [3/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 291 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 292 [1/2] (2.32ns)   --->   "%x_real_2_load = load i5 %x_real_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 292 'load' 'x_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln10_8 = sext i16 %w_real_229_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 293 'sext' 'sext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 294 [1/2] (2.32ns)   --->   "%x_imag_2_load = load i5 %x_imag_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 294 'load' 'x_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln10_10 = sext i16 %w_imag_261_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 295 'sext' 'sext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln10_11 = sext i16 %x_imag_2_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 296 'sext' 'sext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 297 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 298 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 298 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 299 [1/2] (2.32ns)   --->   "%x_real_3_load = load i5 %x_real_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 299 'load' 'x_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_49 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln10_12 = sext i16 %w_real_330_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 300 'sext' 'sext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 301 [1/2] (2.32ns)   --->   "%x_imag_3_load = load i5 %x_imag_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 301 'load' 'x_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_49 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln10_14 = sext i16 %w_imag_362_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 302 'sext' 'sext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln10_15 = sext i16 %x_imag_3_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 303 'sext' 'sext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 304 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 305 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 305 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 19> <Delay = 5.58>
ST_50 : Operation 306 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 306 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 307 [2/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 307 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln10_9 = sext i16 %x_real_2_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 308 'sext' 'sext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (5.58ns)   --->   "%mul_ln10_4 = mul i28 %sext_ln10_8, i28 %sext_ln10_9" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 309 'mul' 'mul_ln10_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 310 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 311 [1/1] (5.58ns)   --->   "%mul_ln11_4 = mul i28 %sext_ln10_10, i28 %sext_ln10_9" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 311 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 312 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln10_13 = sext i16 %x_real_3_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 313 'sext' 'sext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 314 [1/1] (5.58ns)   --->   "%mul_ln10_6 = mul i28 %sext_ln10_12, i28 %sext_ln10_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 314 'mul' 'mul_ln10_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 315 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 315 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 316 [1/1] (5.58ns)   --->   "%mul_ln11_6 = mul i28 %sext_ln10_14, i28 %sext_ln10_13" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 316 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 317 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 317 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 20> <Delay = 2.32>
ST_51 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i5 %base" [FFT32_sol.cpp:126]   --->   Operation 318 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 319 [1/1] (0.00ns)   --->   "%stage1_real_addr = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln126" [FFT32_sol.cpp:126]   --->   Operation 319 'getelementptr' 'stage1_real_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 320 [1/1] (0.00ns)   --->   "%stage1_imag_addr = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln126" [FFT32_sol.cpp:126]   --->   Operation 320 'getelementptr' 'stage1_imag_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 321 [2/2] (2.32ns)   --->   "%a_real_3 = load i5 %stage1_real_addr" [FFT32_sol.cpp:126]   --->   Operation 321 'load' 'a_real_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_51 : Operation 322 [2/2] (2.32ns)   --->   "%a_imag_3 = load i5 %stage1_imag_addr" [FFT32_sol.cpp:126]   --->   Operation 322 'load' 'a_imag_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_51 : Operation 323 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 323 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 324 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 324 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 325 [1/3] (0.00ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 325 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 326 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 326 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 327 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 328 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 328 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 329 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 329 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 330 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 330 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 331 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 332 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 332 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 333 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 333 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 334 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 21> <Delay = 2.32>
ST_52 : Operation 335 [1/2] (2.32ns)   --->   "%a_real_3 = load i5 %stage1_real_addr" [FFT32_sol.cpp:126]   --->   Operation 335 'load' 'a_real_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_52 : Operation 336 [1/2] (2.32ns)   --->   "%a_imag_3 = load i5 %stage1_imag_addr" [FFT32_sol.cpp:126]   --->   Operation 336 'load' 'a_imag_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_52 : Operation 337 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 337 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%r_real_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 338 'partselect' 'r_real_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 339 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "%r_imag_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 340 'partselect' 'r_imag_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 341 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 341 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 342 [1/1] (0.00ns)   --->   "%r_real_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_1, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 342 'partselect' 'r_real_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 343 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 343 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 344 [1/1] (0.00ns)   --->   "%r_imag_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_1, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 344 'partselect' 'r_imag_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 345 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 345 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 346 [1/1] (0.00ns)   --->   "%r_real_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_2, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 346 'partselect' 'r_real_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 347 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 347 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 348 [1/1] (0.00ns)   --->   "%r_imag_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_2, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 348 'partselect' 'r_imag_9' <Predicate = true> <Delay = 0.00>

State 53 <SV = 22> <Delay = 6.47>
ST_53 : Operation 349 [1/1] (2.07ns)   --->   "%ar0 = add i16 %a_real_3, i16 %r_real_7" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 349 'add' 'ar0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 350 [1/1] (2.07ns)   --->   "%ai0 = add i16 %a_imag_3, i16 %r_imag_7" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 350 'add' 'ai0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 351 [1/1] (2.07ns)   --->   "%ar1 = sub i16 %a_real_3, i16 %r_real_7" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 351 'sub' 'ar1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 352 [1/1] (2.07ns)   --->   "%ai1 = sub i16 %a_imag_3, i16 %r_imag_7" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 352 'sub' 'ai1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 353 [1/1] (2.07ns)   --->   "%cr0 = add i16 %r_real_9, i16 %r_real_8" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 353 'add' 'cr0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 354 [1/1] (2.07ns)   --->   "%ci0 = add i16 %r_imag_9, i16 %r_imag_8" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 354 'add' 'ci0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 355 [1/1] (2.07ns)   --->   "%cr1 = sub i16 %r_real_8, i16 %r_real_9" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 355 'sub' 'cr1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 356 [1/1] (2.07ns)   --->   "%ci1 = sub i16 %r_imag_8, i16 %r_imag_9" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 356 'sub' 'ci1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 357 [1/1] (2.07ns)   --->   "%a_real_2 = add i16 %cr0, i16 %ar0" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 357 'add' 'a_real_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 358 [1/1] (2.07ns)   --->   "%a_imag_2 = add i16 %ci0, i16 %ai0" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 358 'add' 'a_imag_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 359 [1/1] (2.07ns)   --->   "%r_real_10 = add i16 %ci1, i16 %ar1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 359 'add' 'r_real_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 360 [1/1] (2.07ns)   --->   "%r_imag_10 = sub i16 %ai1, i16 %cr1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 360 'sub' 'r_imag_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [1/1] (2.07ns)   --->   "%r_real_11 = sub i16 %ar0, i16 %cr0" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 361 'sub' 'r_real_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 362 [1/1] (2.07ns)   --->   "%r_imag_11 = sub i16 %ai0, i16 %ci0" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 362 'sub' 'r_imag_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 363 [1/1] (2.07ns)   --->   "%r_real_12 = sub i16 %ar1, i16 %ci1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 363 'sub' 'r_real_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 364 [1/1] (2.07ns)   --->   "%r_imag_12 = add i16 %cr1, i16 %ai1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 364 'add' 'r_imag_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 365 [1/1] (0.00ns)   --->   "%stage2_real_addr_1 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln126" [FFT32_sol.cpp:133]   --->   Operation 365 'getelementptr' 'stage2_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 366 [1/1] (0.00ns)   --->   "%stage2_imag_addr_1 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln126" [FFT32_sol.cpp:133]   --->   Operation 366 'getelementptr' 'stage2_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 367 [1/1] (2.32ns)   --->   "%store_ln133 = store i16 %a_real_2, i5 %stage2_real_addr_1" [FFT32_sol.cpp:133]   --->   Operation 367 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_53 : Operation 368 [1/1] (2.32ns)   --->   "%store_ln133 = store i16 %a_imag_2, i5 %stage2_imag_addr_1" [FFT32_sol.cpp:133]   --->   Operation 368 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%stage2_real_addr_2 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln127" [FFT32_sol.cpp:134]   --->   Operation 369 'getelementptr' 'stage2_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%stage2_imag_addr_2 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln127" [FFT32_sol.cpp:134]   --->   Operation 370 'getelementptr' 'stage2_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 371 [1/1] (2.32ns)   --->   "%store_ln134 = store i16 %r_real_10, i5 %stage2_real_addr_2" [FFT32_sol.cpp:134]   --->   Operation 371 'store' 'store_ln134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_53 : Operation 372 [1/1] (2.32ns)   --->   "%store_ln134 = store i16 %r_imag_10, i5 %stage2_imag_addr_2" [FFT32_sol.cpp:134]   --->   Operation 372 'store' 'store_ln134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 54 <SV = 23> <Delay = 2.32>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%stage2_real_addr_3 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln128" [FFT32_sol.cpp:135]   --->   Operation 373 'getelementptr' 'stage2_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%stage2_imag_addr_3 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln128" [FFT32_sol.cpp:135]   --->   Operation 374 'getelementptr' 'stage2_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 375 [1/1] (2.32ns)   --->   "%store_ln135 = store i16 %r_real_11, i5 %stage2_real_addr_3" [FFT32_sol.cpp:135]   --->   Operation 375 'store' 'store_ln135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_54 : Operation 376 [1/1] (2.32ns)   --->   "%store_ln135 = store i16 %r_imag_11, i5 %stage2_imag_addr_3" [FFT32_sol.cpp:135]   --->   Operation 376 'store' 'store_ln135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_54 : Operation 377 [1/1] (0.00ns)   --->   "%stage2_real_addr_4 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln129" [FFT32_sol.cpp:136]   --->   Operation 377 'getelementptr' 'stage2_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%stage2_imag_addr_4 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln129" [FFT32_sol.cpp:136]   --->   Operation 378 'getelementptr' 'stage2_imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 379 [1/1] (2.32ns)   --->   "%store_ln136 = store i16 %r_real_12, i5 %stage2_real_addr_4" [FFT32_sol.cpp:136]   --->   Operation 379 'store' 'store_ln136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_54 : Operation 380 [1/1] (2.32ns)   --->   "%store_ln136 = store i16 %r_imag_12, i5 %stage2_imag_addr_4" [FFT32_sol.cpp:136]   --->   Operation 380 'store' 'store_ln136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_54 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body87" [FFT32_sol.cpp:107]   --->   Operation 381 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 55 <SV = 11> <Delay = 6.28>
ST_55 : Operation 382 [1/1] (0.00ns)   --->   "%k_2 = load i5 %k" [FFT32_sol.cpp:143]   --->   Operation 382 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %k_2" [FFT32_sol.cpp:141]   --->   Operation 383 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (1.78ns)   --->   "%icmp_ln141 = icmp_eq  i5 %k_2, i5 16" [FFT32_sol.cpp:141]   --->   Operation 384 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 385 [1/1] (1.78ns)   --->   "%add_ln141 = add i5 %k_2, i5 1" [FFT32_sol.cpp:141]   --->   Operation 385 'add' 'add_ln141' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.body159.split_ifconv, void %for.inc194.preheader" [FFT32_sol.cpp:141]   --->   Operation 386 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i5 %k_2" [FFT32_sol.cpp:143]   --->   Operation 387 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i4 %trunc_ln143" [FFT32_sol.cpp:143]   --->   Operation 388 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_55 : [1/1] (1.70ns)   --->   Input mux for Operation 389 '%conv1 = sitodp i32 %zext_ln143_1'
ST_55 : Operation 389 [6/6] (4.57ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 389 'sitodp' 'conv1' <Predicate = (!icmp_ln141)> <Delay = 4.57> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 390 [1/1] (0.00ns)   --->   "%a_real = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln141" [FFT32_sol.cpp:147]   --->   Operation 390 'getelementptr' 'a_real' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_55 : Operation 391 [1/1] (0.00ns)   --->   "%a_imag = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln141" [FFT32_sol.cpp:147]   --->   Operation 391 'getelementptr' 'a_imag' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_55 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln141 = store i5 %add_ln141, i5 %k" [FFT32_sol.cpp:141]   --->   Operation 392 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_55 : Operation 393 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 393 'wait' 'empty_35' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_55 : Operation 394 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_imag, i33 %out_stream"   --->   Operation 394 'call' 'call_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 12> <Delay = 6.28>
ST_56 : Operation 395 [5/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 395 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 13> <Delay = 6.28>
ST_57 : Operation 396 [4/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 396 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 14> <Delay = 6.28>
ST_58 : Operation 397 [3/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 397 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 15> <Delay = 6.28>
ST_59 : Operation 398 [2/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 398 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 16> <Delay = 6.28>
ST_60 : Operation 399 [1/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 399 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 17> <Delay = 6.71>
ST_61 : [1/1] (1.94ns)   --->   Input mux for Operation 400 '%mul = dmul i64 %conv1, i64 -6.28319'
ST_61 : Operation 400 [7/7] (4.77ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 400 'dmul' 'mul' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 6.71>
ST_62 : Operation 401 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 401 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 6.71>
ST_63 : Operation 402 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 402 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 6.71>
ST_64 : Operation 403 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 403 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 21> <Delay = 6.71>
ST_65 : Operation 404 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 404 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 6.71>
ST_66 : Operation 405 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 405 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 6.71>
ST_67 : Operation 406 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 -6.28319" [FFT32_sol.cpp:143]   --->   Operation 406 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 6.71>
ST_68 : [1/1] (1.94ns)   --->   Input mux for Operation 407 '%pf_2 = dmul i64 %mul, i64 0.03125'
ST_68 : Operation 407 [7/7] (4.77ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 407 'dmul' 'pf_2' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 6.71>
ST_69 : Operation 408 [6/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 408 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 26> <Delay = 6.71>
ST_70 : Operation 409 [5/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 409 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 27> <Delay = 6.71>
ST_71 : Operation 410 [4/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 410 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 28> <Delay = 6.71>
ST_72 : Operation 411 [3/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 411 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 29> <Delay = 6.71>
ST_73 : Operation 412 [2/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 412 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 30> <Delay = 6.71>
ST_74 : Operation 413 [1/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul, i64 0.03125" [FFT32_sol.cpp:143]   --->   Operation 413 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 31> <Delay = 5.70>
ST_75 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf_2" [FFT32_sol.cpp:143]   --->   Operation 414 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %bitcast_ln724" [FFT32_sol.cpp:143]   --->   Operation 415 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 416 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [FFT32_sol.cpp:143]   --->   Operation 416 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [FFT32_sol.cpp:143]   --->   Operation 417 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i11 %tmp_s" [FFT32_sol.cpp:143]   --->   Operation 418 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %bitcast_ln724" [FFT32_sol.cpp:143]   --->   Operation 419 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln143_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 420 'bitconcatenate' 'zext_ln143_2_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i53 %zext_ln143_2_cast" [FFT32_sol.cpp:143]   --->   Operation 421 'zext' 'zext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 422 [1/1] (3.23ns)   --->   "%sub_ln143 = sub i54 0, i54 %zext_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 422 'sub' 'sub_ln143' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 423 [1/1] (0.94ns)   --->   "%select_ln143 = select i1 %tmp, i54 %sub_ln143, i54 %zext_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 423 'select' 'select_ln143' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 424 [1/1] (3.49ns)   --->   "%icmp_ln143 = icmp_eq  i63 %trunc_ln143_1, i63 0" [FFT32_sol.cpp:143]   --->   Operation 424 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 425 [1/1] (1.54ns)   --->   "%sub_ln143_1 = sub i12 1075, i12 %zext_ln143" [FFT32_sol.cpp:143]   --->   Operation 425 'sub' 'sub_ln143_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 426 [1/1] (1.54ns)   --->   "%icmp_ln143_1 = icmp_sgt  i12 %sub_ln143_1, i12 12" [FFT32_sol.cpp:143]   --->   Operation 426 'icmp' 'icmp_ln143_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 427 [1/1] (1.54ns)   --->   "%add_ln143 = add i12 %sub_ln143_1, i12 4084" [FFT32_sol.cpp:143]   --->   Operation 427 'add' 'add_ln143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 428 [1/1] (1.54ns)   --->   "%sub_ln143_2 = sub i12 12, i12 %sub_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 428 'sub' 'sub_ln143_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 429 [1/1] (0.69ns)   --->   "%select_ln143_1 = select i1 %icmp_ln143_1, i12 %add_ln143, i12 %sub_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 429 'select' 'select_ln143_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 430 [1/1] (1.54ns)   --->   "%icmp_ln143_2 = icmp_eq  i12 %sub_ln143_1, i12 12" [FFT32_sol.cpp:143]   --->   Operation 430 'icmp' 'icmp_ln143_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 431 [1/1] (0.00ns)   --->   "%angle = trunc i54 %select_ln143" [FFT32_sol.cpp:143]   --->   Operation 431 'trunc' 'angle' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln143_1, i32 4, i32 11" [FFT32_sol.cpp:143]   --->   Operation 432 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 433 [1/1] (1.91ns)   --->   "%icmp_ln143_4 = icmp_eq  i8 %tmp_2, i8 0" [FFT32_sol.cpp:143]   --->   Operation 433 'icmp' 'icmp_ln143_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 32> <Delay = 5.95>
ST_76 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i12 %select_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 434 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 435 [1/1] (1.54ns)   --->   "%icmp_ln143_3 = icmp_ult  i12 %select_ln143_1, i12 54" [FFT32_sol.cpp:143]   --->   Operation 435 'icmp' 'icmp_ln143_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i32 %sext_ln143" [FFT32_sol.cpp:143]   --->   Operation 436 'zext' 'zext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 437 [1/1] (4.61ns)   --->   "%ashr_ln143 = ashr i54 %select_ln143, i54 %zext_ln143_3" [FFT32_sol.cpp:143]   --->   Operation 437 'ashr' 'ashr_ln143' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node angle_19)   --->   "%angle_1 = trunc i54 %ashr_ln143" [FFT32_sol.cpp:143]   --->   Operation 438 'trunc' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node angle_19)   --->   "%angle_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [FFT32_sol.cpp:143]   --->   Operation 439 'bitselect' 'angle_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node angle_19)   --->   "%select_ln143_2 = select i1 %angle_2, i16 65535, i16 0" [FFT32_sol.cpp:143]   --->   Operation 440 'select' 'select_ln143_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node angle_19)   --->   "%angle_3 = select i1 %icmp_ln143_3, i16 %angle_1, i16 %select_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 441 'select' 'angle_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln143cast = trunc i32 %sext_ln143" [FFT32_sol.cpp:143]   --->   Operation 442 'trunc' 'sext_ln143cast' <Predicate = (icmp_ln143_4 & !icmp_ln143)> <Delay = 0.00>
ST_76 : Operation 443 [1/1] (3.98ns)   --->   "%shl_ln143 = shl i16 %angle, i16 %sext_ln143cast" [FFT32_sol.cpp:143]   --->   Operation 443 'shl' 'shl_ln143' <Predicate = (icmp_ln143_4 & !icmp_ln143)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%angle_5 = select i1 %icmp_ln143_4, i16 %shl_ln143, i16 0" [FFT32_sol.cpp:143]   --->   Operation 444 'select' 'angle_5' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%angle_6 = select i1 %icmp_ln143, i16 0, i16 %angle_5" [FFT32_sol.cpp:143]   --->   Operation 445 'select' 'angle_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%xor_ln143 = xor i1 %icmp_ln143, i1 1" [FFT32_sol.cpp:143]   --->   Operation 446 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%and_ln143 = and i1 %icmp_ln143_2, i1 %xor_ln143" [FFT32_sol.cpp:143]   --->   Operation 447 'and' 'and_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 448 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_7 = select i1 %and_ln143, i16 %angle, i16 %angle_6" [FFT32_sol.cpp:143]   --->   Operation 448 'select' 'angle_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%or_ln143 = or i1 %icmp_ln143, i1 %icmp_ln143_2" [FFT32_sol.cpp:143]   --->   Operation 449 'or' 'or_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%xor_ln143_1 = xor i1 %or_ln143, i1 1" [FFT32_sol.cpp:143]   --->   Operation 450 'xor' 'xor_ln143_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln143_1 = and i1 %icmp_ln143_1, i1 %xor_ln143_1" [FFT32_sol.cpp:143]   --->   Operation 451 'and' 'and_ln143_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 452 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_19 = select i1 %and_ln143_1, i16 %angle_3, i16 %angle_7" [FFT32_sol.cpp:143]   --->   Operation 452 'select' 'angle_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 77 <SV = 33> <Delay = 3.10>
ST_77 : Operation 453 [2/2] (2.88ns)   --->   "%call_ret = call i28 @generic_sincos<16, 4>, i16 %angle_19, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 453 'call' 'call_ret' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 454 [1/1] (0.78ns)   --->   "%xor_ln147 = xor i5 %k_2, i5 16" [FFT32_sol.cpp:147]   --->   Operation 454 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i5 %xor_ln147" [FFT32_sol.cpp:147]   --->   Operation 455 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 456 [1/1] (0.00ns)   --->   "%b_real = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln147" [FFT32_sol.cpp:147]   --->   Operation 456 'getelementptr' 'b_real' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%b_imag = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln147" [FFT32_sol.cpp:147]   --->   Operation 457 'getelementptr' 'b_imag' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 458 [2/2] (2.32ns)   --->   "%x_real_1_load = load i5 %b_real" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 458 'load' 'x_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_77 : Operation 459 [2/2] (2.32ns)   --->   "%x_imag_1_load = load i5 %b_imag" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 459 'load' 'x_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 78 <SV = 34> <Delay = 6.37>
ST_78 : Operation 460 [1/2] (5.32ns)   --->   "%call_ret = call i28 @generic_sincos<16, 4>, i16 %angle_19, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 460 'call' 'call_ret' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 461 [1/1] (0.00ns)   --->   "%outcos = extractvalue i28 %call_ret" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 461 'extractvalue' 'outcos' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 462 [1/1] (0.00ns)   --->   "%outsin = extractvalue i28 %call_ret" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 462 'extractvalue' 'outsin' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 463 [1/2] (2.32ns)   --->   "%x_real_1_load = load i5 %b_real" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 463 'load' 'x_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_78 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %x_real_1_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 464 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 465 [1/2] (2.32ns)   --->   "%x_imag_1_load = load i5 %b_imag" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 465 'load' 'x_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_78 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %x_imag_1_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 466 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i14 %outsin" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 467 'sext' 'sext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 468 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 468 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 469 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 469 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 35> <Delay = 5.58>
ST_79 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i14 %outcos" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 470 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 471 [1/1] (5.58ns)   --->   "%mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 471 'mul' 'mul_ln10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 472 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 472 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 473 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 473 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 474 [1/1] (5.58ns)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 474 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 36> <Delay = 2.32>
ST_80 : Operation 475 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 475 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 476 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 476 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 477 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 477 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 478 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 478 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 479 [2/2] (2.32ns)   --->   "%ar = load i5 %a_real" [FFT32_sol.cpp:44->FFT32_sol.cpp:147]   --->   Operation 479 'load' 'ar' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_80 : Operation 480 [2/2] (2.32ns)   --->   "%ai = load i5 %a_imag" [FFT32_sol.cpp:44->FFT32_sol.cpp:147]   --->   Operation 480 'load' 'ai' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 81 <SV = 37> <Delay = 6.72>
ST_81 : Operation 481 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [FFT32_sol.cpp:141]   --->   Operation 481 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 482 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [FFT32_sol.cpp:141]   --->   Operation 482 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 483 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 483 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 484 [1/1] (0.00ns)   --->   "%t_real = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_3, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 484 'partselect' 't_real' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 485 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 485 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 486 [1/1] (0.00ns)   --->   "%t_imag = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_3, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 486 'partselect' 't_imag' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 487 [1/2] (2.32ns)   --->   "%ar = load i5 %a_real" [FFT32_sol.cpp:44->FFT32_sol.cpp:147]   --->   Operation 487 'load' 'ar' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 488 [1/2] (2.32ns)   --->   "%ai = load i5 %a_imag" [FFT32_sol.cpp:44->FFT32_sol.cpp:147]   --->   Operation 488 'load' 'ai' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 489 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %ar, i16 %t_real" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 489 'add' 'add_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45, i5 %a_real" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 490 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 491 [1/1] (2.07ns)   --->   "%add_ln46 = add i16 %ai, i16 %t_imag" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 491 'add' 'add_ln46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 492 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46, i5 %a_imag" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 492 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 493 [1/1] (2.07ns)   --->   "%sub_ln47 = sub i16 %ar, i16 %t_real" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 493 'sub' 'sub_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 494 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47, i5 %b_real" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 494 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 495 [1/1] (2.07ns)   --->   "%sub_ln48 = sub i16 %ai, i16 %t_imag" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 495 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 496 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48, i5 %b_imag" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 496 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_81 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body159" [FFT32_sol.cpp:141]   --->   Operation 497 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 82 <SV = 12> <Delay = 0.00>
ST_82 : Operation 498 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_imag, i33 %out_stream"   --->   Operation 498 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 499 [1/1] (0.00ns)   --->   "%ret_ln159 = ret" [FFT32_sol.cpp:159]   --->   Operation 499 'ret' 'ret_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('block') [4]  (0.000 ns)
	'store' operation ('store_ln107', FFT32_sol.cpp:107) of constant 0 on local variable 'block' [39]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 6.282ns
The critical path consists of the following:
	'load' operation ('block', FFT32_sol.cpp:111) on local variable 'block' [42]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (1.707 ns)
'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (4.575 ns)

 <State 12>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (6.282 ns)

 <State 13>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (6.282 ns)

 <State 14>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (6.282 ns)

 <State 15>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (6.282 ns)

 <State 16>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv2', FFT32_sol.cpp:111) [64]  (6.282 ns)

 <State 17>: 6.282ns
The critical path consists of the following:
	'phi' operation ('k', FFT32_sol.cpp:118) with incoming values : ('add_ln118', FFT32_sol.cpp:118) [73]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (1.707 ns)
'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (4.575 ns)

 <State 18>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (6.282 ns)

 <State 19>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (6.282 ns)

 <State 20>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (6.282 ns)

 <State 21>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (6.282 ns)

 <State 22>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [81]  (6.282 ns)

 <State 23>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (1.946 ns)
'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (4.773 ns)

 <State 24>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 25>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 26>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 27>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 28>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 29>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [82]  (6.719 ns)

 <State 30>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (1.946 ns)
'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (4.773 ns)

 <State 31>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 32>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 33>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 34>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 35>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 36>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul2', FFT32_sol.cpp:120) [83]  (6.719 ns)

 <State 37>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (1.946 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (4.773 ns)

 <State 38>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 39>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 40>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 41>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 42>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 43>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [84]  (6.719 ns)

 <State 44>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_1', FFT32_sol.cpp:120) [96]  (1.547 ns)
	'sub' operation ('sub_ln120_2', FFT32_sol.cpp:120) [99]  (1.547 ns)
	'select' operation ('select_ln120_1', FFT32_sol.cpp:120) [100]  (0.697 ns)
	'icmp' operation ('icmp_ln120_4', FFT32_sol.cpp:120) [112]  (1.915 ns)

 <State 45>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [114]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [115]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [116]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [119]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [123]  (0.993 ns)

 <State 46>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret6', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [124]  (2.882 ns)

 <State 47>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret6', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [124]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [130]  (0.805 ns)

 <State 48>: 2.322ns
The critical path consists of the following:
	'load' operation ('x_real_load', FFT32_sol.cpp:10->FFT32_sol.cpp:127) on array 'stage1.real', FFT32_sol.cpp:90 [152]  (2.322 ns)

 <State 49>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_2', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [158]  (5.580 ns)

 <State 50>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_4', FFT32_sol.cpp:10->FFT32_sol.cpp:128) [176]  (5.580 ns)

 <State 51>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('stage1_real_addr', FFT32_sol.cpp:126) [144]  (0.000 ns)
	'load' operation ('a.real', FFT32_sol.cpp:126) on array 'stage1.real', FFT32_sol.cpp:90 [146]  (2.322 ns)

 <State 52>: 2.322ns
The critical path consists of the following:
	'load' operation ('a.real', FFT32_sol.cpp:126) on array 'stage1.real', FFT32_sol.cpp:90 [146]  (2.322 ns)

 <State 53>: 6.476ns
The critical path consists of the following:
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [202]  (2.077 ns)
	'add' operation ('a.real', FFT32_sol.cpp:34->FFT32_sol.cpp:130) [210]  (2.077 ns)
	'store' operation ('store_ln133', FFT32_sol.cpp:133) of variable 'a.real', FFT32_sol.cpp:34->FFT32_sol.cpp:130 on array 'stage2.real', FFT32_sol.cpp:104 [220]  (2.322 ns)

 <State 54>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('stage2_real_addr_3', FFT32_sol.cpp:135) [226]  (0.000 ns)
	'store' operation ('store_ln135', FFT32_sol.cpp:135) of variable 'r.real', FFT32_sol.cpp:36->FFT32_sol.cpp:130 on array 'stage2.real', FFT32_sol.cpp:104 [228]  (2.322 ns)

 <State 55>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:143) on local variable 'k' [247]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (1.707 ns)
'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (4.575 ns)

 <State 56>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (6.282 ns)

 <State 57>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (6.282 ns)

 <State 58>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (6.282 ns)

 <State 59>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (6.282 ns)

 <State 60>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv1', FFT32_sol.cpp:143) [257]  (6.282 ns)

 <State 61>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (1.946 ns)
'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (4.773 ns)

 <State 62>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 63>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 64>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 65>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 66>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 67>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:143) [258]  (6.719 ns)

 <State 68>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (1.946 ns)
'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (4.773 ns)

 <State 69>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 70>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 71>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 72>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 73>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 74>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:143) [259]  (6.719 ns)

 <State 75>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln143_1', FFT32_sol.cpp:143) [271]  (1.547 ns)
	'icmp' operation ('icmp_ln143_1', FFT32_sol.cpp:143) [272]  (1.547 ns)
	'select' operation ('select_ln143_1', FFT32_sol.cpp:143) [275]  (0.697 ns)
	'icmp' operation ('icmp_ln143_4', FFT32_sol.cpp:143) [287]  (1.915 ns)

 <State 76>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:143) [289]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:143) [290]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:143) [291]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:143) [294]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:143) [298]  (0.993 ns)

 <State 77>: 3.104ns
The critical path consists of the following:
	'xor' operation ('xor_ln147', FFT32_sol.cpp:147) [304]  (0.782 ns)
	'getelementptr' operation ('b.real', FFT32_sol.cpp:147) [306]  (0.000 ns)
	'load' operation ('x_real_1_load', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) on array 'stage2.real', FFT32_sol.cpp:104 [308]  (2.322 ns)

 <State 78>: 6.373ns
The critical path consists of the following:
	'call' operation ('call_ret', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145) to 'generic_sincos<16, 4>' [299]  (5.323 ns)
	'mul' operation of DSP[316] ('mul_ln10_1', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [315]  (1.050 ns)

 <State 79>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [314]  (5.580 ns)

 <State 80>: 2.322ns
The critical path consists of the following:
	'load' operation ('ar', FFT32_sol.cpp:44->FFT32_sol.cpp:147) on array 'stage2.real', FFT32_sol.cpp:104 [322]  (2.322 ns)

 <State 81>: 6.721ns
The critical path consists of the following:
	'load' operation ('ar', FFT32_sol.cpp:44->FFT32_sol.cpp:147) on array 'stage2.real', FFT32_sol.cpp:104 [322]  (2.322 ns)
	'add' operation ('add_ln45', FFT32_sol.cpp:45->FFT32_sol.cpp:147) [324]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_sol.cpp:45->FFT32_sol.cpp:147) of variable 'add_ln45', FFT32_sol.cpp:45->FFT32_sol.cpp:147 on array 'stage2.real', FFT32_sol.cpp:104 [325]  (2.322 ns)

 <State 82>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
