{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670360243697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670360243697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 17:57:23 2022 " "Processing started: Tue Dec 06 17:57:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670360243697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670360243697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670360243697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670360244004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_5bit-counter_5bit " "Found design unit 1: counter_5bit-counter_5bit" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670360244390 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_5bit " "Found entity 1: counter_5bit" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670360244390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670360244390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_5bit " "Elaborating entity \"counter_5bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670360244421 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset counter_5bit.vhd(38) " "VHDL Process Statement warning at counter_5bit.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670360244423 "|counter_5bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count counter_5bit.vhd(43) " "VHDL Process Statement warning at counter_5bit.vhd(43): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670360244423 "|counter_5bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count counter_5bit.vhd(45) " "VHDL Process Statement warning at counter_5bit.vhd(45): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670360244423 "|counter_5bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count counter_5bit.vhd(37) " "VHDL Process Statement warning at counter_5bit.vhd(37): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1670360244423 "|counter_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counter_5bit.vhd(37) " "Inferred latch for \"count\[0\]\" at counter_5bit.vhd(37)" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670360244424 "|counter_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counter_5bit.vhd(37) " "Inferred latch for \"count\[1\]\" at counter_5bit.vhd(37)" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670360244424 "|counter_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counter_5bit.vhd(37) " "Inferred latch for \"count\[2\]\" at counter_5bit.vhd(37)" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670360244424 "|counter_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] counter_5bit.vhd(37) " "Inferred latch for \"count\[3\]\" at counter_5bit.vhd(37)" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670360244424 "|counter_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] counter_5bit.vhd(37) " "Inferred latch for \"count\[4\]\" at counter_5bit.vhd(37)" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670360244424 "|counter_5bit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clock " "Ports ENA and CLR on the latch are fed by the same signal clock" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670360244764 ""}  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670360244764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clock " "Ports ENA and CLR on the latch are fed by the same signal clock" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670360244764 ""}  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670360244764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clock " "Ports ENA and CLR on the latch are fed by the same signal clock" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670360244764 ""}  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670360244764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clock " "Ports ENA and CLR on the latch are fed by the same signal clock" {  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670360244764 ""}  } { { "counter_5bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av3/semaphore/counter_5bit.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670360244764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670360244857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670360245108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670360245108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670360245134 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670360245134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670360245134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670360245134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670360245161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 17:57:25 2022 " "Processing ended: Tue Dec 06 17:57:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670360245161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670360245161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670360245161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670360245161 ""}
