/*

Xilinx Vivado v2019.1.1 (64-bit) [Major: 2019, Minor: 1]
SW Build: 2552052 on Fri May 24 14:49:42 MDT 2019
IP Build: 2579722 on Sat Jun 29 11:35:40 MDT 2019

Process ID (PID): 13972
License: Customer

Current time: 	Thu Aug 15 11:14:04 ART 2019
Time zone: 	Argentina Standard Time (America/Buenos_Aires)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 2
Available disk space: 87 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2019.1/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2019.1/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	SiliconPhotonic
User home directory: C:/Users/Silicon Photonic
User working directory: C:/fft-parallel4/verilog/topfft
User country: 	AR
User language: 	es
User locale: 	es_AR

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2019.1
RDI_DATADIR: C:/Xilinx/Vivado/2019.1/data
RDI_BINDIR: C:/Xilinx/Vivado/2019.1/bin

Vivado preferences file location: C:/Users/Silicon Photonic/AppData/Roaming/Xilinx/Vivado/2019.1/vivado.xml
Vivado preferences directory: C:/Users/Silicon Photonic/AppData/Roaming/Xilinx/Vivado/2019.1/
Vivado layouts directory: C:/Users/Silicon Photonic/AppData/Roaming/Xilinx/Vivado/2019.1/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2019.1/lib/classes/planAhead.jar
Vivado log file location: 	C:/fft-parallel4/verilog/topfft/vivado.log
Vivado journal file location: 	C:/fft-parallel4/verilog/topfft/vivado.jou
Engine tmp dir: 	C:/fft-parallel4/verilog/topfft/.Xil/Vivado-13972-Cacuy

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2019.1/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2019.1/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2019.1
XILINX_SDK: C:/Xilinx/SDK/2019.1
XILINX_VIVADO: C:/Xilinx/Vivado/2019.1
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2019.1


GUI allocated memory:	461 MB
GUI max memory:		3,072 MB
Engine allocated memory: 771 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// by (cl):  Open Project : addNotify
// Opening Vivado Project: C:\fft-parallel4\verilog\topfft\topfft.xpr. Version: Vivado v2019.1.1 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/fft-parallel4/verilog/topfft/topfft.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project C:/fft-parallel4/verilog/topfft/topfft.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'. 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 97 MB (+99540kb) [00:00:08]
// [Engine Memory]: 760 MB (+645786kb) [00:00:08]
// [GUI Memory]: 112 MB (+10075kb) [00:00:08]
// WARNING: HEventQueue.dispatchEvent() is taking  2465 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 771 MB. GUI used memory: 52 MB. Current time: 8/15/19, 11:14:05 AM ART
// Project name: topfft; location: C:/fft-parallel4/verilog/topfft; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // by (cl)
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 4); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cl):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: Vivado Simulator 2019.1 Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved. Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 771 MB. GUI used memory: 63 MB. Current time: 8/15/19, 11:14:25 AM ART
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 999.297 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 999.297 ; gain = 0.000 
// 'd' command handler elapsed time: 8 seconds
dismissDialog("Run Simulation"); // e (cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 1); // k (j, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 771 MB. GUI used memory: 63 MB. Current time: 8/15/19, 11:14:31 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 771 MB. GUI used memory: 63 MB. Current time: 8/15/19, 11:14:34 AM ART
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "topfft_tb_behav.wcfg"); // w
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// [GUI Memory]: 119 MB (+1251kb) [00:00:48]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
selectCodeEditor("topfft.v", 828, 288); // cl (w, cl)
selectCodeEditor("topfft.v", 690, 503); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 101 seconds
selectCodeEditor("topfft.v", 299, 425); // cl (w, cl)
selectCodeEditor("topfft.v", 93, 248); // cl (w, cl)
selectCodeEditor("topfft.v", 159, 249); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("topfft.v", 140, 254); // cl (w, cl)
selectCodeEditor("topfft.v", 162, 492); // cl (w, cl)
selectCodeEditor("topfft.v", 38, 264); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 4, 287); // cl (w, cl)
selectCodeEditor("topfft.v", 71, 299); // cl (w, cl)
selectCodeEditor("topfft.v", 151, 260); // cl (w, cl)
selectCodeEditor("topfft.v", 121, 277); // cl (w, cl)
selectCodeEditor("topfft.v", 183, 314); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 211); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectCodeEditor("topfft.v", 178, 217); // cl (w, cl)
selectCodeEditor("topfft.v", 174, 227); // cl (w, cl)
selectCodeEditor("topfft.v", 163, 257); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 30 seconds
selectCodeEditor("topfft.v", 249, 585); // cl (w, cl)
selectCodeEditor("topfft.v", 109, 248); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 263, 608); // cl (w, cl)
selectCodeEditor("topfft.v", 124, 263); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 255, 615); // cl (w, cl)
selectCodeEditor("topfft.v", 339, 255); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 282, 657); // cl (w, cl)
selectCodeEditor("topfft.v", 293, 279); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 110, 693); // cl (w, cl)
selectCodeEditor("topfft.v", 112, 318); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 106, 701); // cl (w, cl)
selectCodeEditor("topfft.v", 137, 332); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 62, 357); // cl (w, cl)
selectCodeEditor("topfft.v", 77, 346); // cl (w, cl)
selectCodeEditor("topfft.v", 120, 329); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 43, 286); // cl (w, cl)
selectCodeEditor("topfft.v", 40, 295); // cl (w, cl)
selectCodeEditor("topfft.v", 41, 313); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 162, 196); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 178, 333); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 97, 198); // cl (w, cl)
selectCodeEditor("topfft.v", 180, 209); // cl (w, cl)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("topfft.v", 146, 323); // cl (w, cl)
selectCodeEditor("topfft.v", 119, 397); // cl (w, cl)
selectCodeEditor("topfft.v", 158, 287); // cl (w, cl)
selectCodeEditor("topfft.v", 156, 281); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 53, 300); // cl (w, cl)
selectCodeEditor("topfft.v", 288, 196); // cl (w, cl)
selectCodeEditor("topfft.v", 215, 132); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 42, 189); // cl (w, cl)
selectCodeEditor("topfft.v", 40, 155); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 40 seconds
selectCodeEditor("topfft.v", 247, 554); // cl (w, cl)
selectCodeEditor("topfft.v", 84, 454); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// [GUI Memory]: 125 MB (+264kb) [00:07:08]
// by (cl):  Open Elaborated Design : addNotify
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: topfft 
// HMemoryUtils.trashcanNow. Engine heap size: 883 MB. GUI used memory: 60 MB. Current time: 8/15/19, 11:21:05 AM ART
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,239 MB. GUI used memory: 60 MB. Current time: 8/15/19, 11:21:17 AM ART
// [Engine Memory]: 1,263 MB (+487159kb) [00:07:23]
// [Engine Memory]: 1,345 MB (+19311kb) [00:07:24]
// TclEventType: DESIGN_NEW
// Xgd.load filename: C:/Xilinx/Vivado/2019.1/data/parts/xilinx/kintex7/devint/kintex7/xc7k70t/xc7k70t.xgd; ZipEntry: xc7k70t_detail.xgd elapsed time: 0.6s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// [GUI Memory]: 143 MB (+12210kb) [00:07:27]
// WARNING: HEventQueue.dispatchEvent() is taking  2763 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7k70tfbv676-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.270 ; gain = 174.504 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.172 ; gain = 239.406 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.172 ; gain = 239.406 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.172 ; gain = 239.406 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.059 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.426 ; gain = 374.660 
// Tcl Message: 63 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.426 ; gain = 399.129 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 19 seconds
dismissDialog("Open Elaborated Design"); // by (cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectCodeEditor("topfft.v", 252, 210); // cl (w, cl)
selectCodeEditor("topfft.v", 145, 30); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.426 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,405 MB. GUI used memory: 88 MB. Current time: 8/15/19, 11:21:50 AM ART
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,405 MB. GUI used memory: 65 MB. Current time: 8/15/19, 11:21:51 AM ART
// Engine heap size: 1,405 MB. GUI used memory: 66 MB. Current time: 8/15/19, 11:21:51 AM ART
// WARNING: HEventQueue.dispatchEvent() is taking  1031 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1430.328 ; gain = 31.902 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.328 ; gain = 31.902 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.328 ; gain = 31.902 
// Tcl Message: --------------------------------------------------------------------------------- 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,405 MB. GUI used memory: 64 MB. Current time: 8/15/19, 11:21:52 AM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,413 MB (+1475kb) [00:07:59]
// WARNING: HEventQueue.dispatchEvent() is taking  1695 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.309 ; gain = 65.883 
dismissDialog("Reloading"); // by (cl)
selectCodeEditor("topfft.v", 301, 216); // cl (w, cl)
selectCodeEditor("topfft.v", 88, 342); // cl (w, cl)
selectCodeEditor("topfft.v", 47, 327); // cl (w, cl)
selectCodeEditor("topfft.v", 25, 351); // cl (w, cl)
selectCodeEditor("topfft.v", 83, 363); // cl (w, cl)
selectCodeEditor("topfft.v", 82, 256); // cl (w, cl)
selectCodeEditor("topfft.v", 24, 258); // cl (w, cl)
selectCodeEditor("topfft.v", 76, 249); // cl (w, cl)
selectCodeEditor("topfft.v", 217, 312); // cl (w, cl)
selectCodeEditor("topfft.v", 0, 309); // cl (w, cl)
selectCodeEditor("topfft.v", 82, 184); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 1,516 MB. GUI used memory: 89 MB. Current time: 8/15/19, 11:22:25 AM ART
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.945 ; gain = 46.398 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 1,516 MB (+33335kb) [00:08:31]
// Engine heap size: 1,516 MB. GUI used memory: 66 MB. Current time: 8/15/19, 11:22:26 AM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,516 MB. GUI used memory: 66 MB. Current time: 8/15/19, 11:22:26 AM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.918 ; gain = 53.371 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.918 ; gain = 53.371 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.918 ; gain = 53.371 
// Tcl Message: --------------------------------------------------------------------------------- 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,516 MB. GUI used memory: 65 MB. Current time: 8/15/19, 11:22:28 AM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1774 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1566.918 ; gain = 53.445 
dismissDialog("Reloading"); // by (cl)
selectCodeEditor("topfft.v", 254, 336); // cl (w, cl)
// Elapsed time: 25 seconds
selectCodeEditor("topfft.v", 36, 284); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 93, 330); // cl (w, cl)
selectCodeEditor("topfft.v", 73, 233); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1566.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,516 MB. GUI used memory: 68 MB. Current time: 8/15/19, 11:23:11 AM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,516 MB. GUI used memory: 67 MB. Current time: 8/15/19, 11:23:11 AM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,516 MB. GUI used memory: 66 MB. Current time: 8/15/19, 11:23:12 AM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1658 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.918 ; gain = 0.000 
dismissDialog("Reloading"); // by (cl)
// Elapsed time: 32 seconds
selectCodeEditor("topfft.v", 292, 238); // cl (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("topfft.v", 11, 251); // cl (w, cl)
selectCodeEditor("topfft.v", 514, 190); // cl (w, cl)
selectCodeEditor("topfft.v", 347, 332); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 200, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 343, 368); // cl (w, cl)
selectCodeEditor("topfft.v", 227, 372); // cl (w, cl)
selectCodeEditor("topfft.v", 368, 369); // cl (w, cl)
selectCodeEditor("topfft.v", 29, 245); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 370, 353); // cl (w, cl)
selectCodeEditor("topfft.v", 45, 267); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 17, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 385, 327); // cl (w, cl)
selectCodeEditor("topfft.v", 15, 179); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 17, 180); // cl (w, cl)
selectCodeEditor("topfft.v", 373, 178); // cl (w, cl)
selectCodeEditor("topfft.v", 481, 370); // cl (w, cl)
selectCodeEditor("topfft.v", 37, 205); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 499, 271); // cl (w, cl)
selectCodeEditor("topfft.v", 16, 124); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 6, 140); // cl (w, cl)
selectCodeEditor("topfft.v", 489, 420); // cl (w, cl)
selectCodeEditor("topfft.v", 12, 106); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 31, 128); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 260, 282); // cl (w, cl)
// [GUI Memory]: 150 MB (+216kb) [00:11:34]
selectCodeEditor("topfft.v", 577, 102); // cl (w, cl)
selectCodeEditor("topfft.v", 578, 127); // cl (w, cl)
selectCodeEditor("topfft.v", 338, 312); // cl (w, cl)
selectCodeEditor("topfft.v", 33, 108); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 538, 343); // cl (w, cl)
selectCodeEditor("topfft.v", 404, 127); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 408, 158); // cl (w, cl)
selectCodeEditor("topfft.v", 557, 264); // cl (w, cl)
selectCodeEditor("topfft.v", 686, 190); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 434, 281); // cl (w, cl)
selectCodeEditor("topfft.v", 419, 244); // cl (w, cl)
selectCodeEditor("topfft.v", 72, 163); // cl (w, cl)
selectCodeEditor("topfft.v", 160, 228); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 160); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 138, 164); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 161, 205); // cl (w, cl)
selectCodeEditor("topfft.v", 554, 259); // cl (w, cl)
selectCodeEditor("topfft.v", 175, 260); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 397, 289); // cl (w, cl)
selectCodeEditor("topfft.v", 417, 318); // cl (w, cl)
selectCodeEditor("topfft.v", 5, 279); // cl (w, cl)
selectCodeEditor("topfft.v", 5, 346); // cl (w, cl)
selectCodeEditor("topfft.v", 5, 358); // cl (w, cl)
selectCodeEditor("topfft.v", 6, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 6, 383); // cl (w, cl)
selectCodeEditor("topfft.v", 10, 281); // cl (w, cl)
selectCodeEditor("topfft.v", 6, 295); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 314); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,519 MB. GUI used memory: 91 MB. Current time: 8/15/19, 11:26:40 AM ART
selectCodeEditor("topfft.v", 113, 235); // cl (w, cl)
selectCodeEditor("topfft.v", 27, 271); // cl (w, cl)
selectCodeEditor("topfft.v", 13, 285); // cl (w, cl)
selectCodeEditor("topfft.v", 20, 278); // cl (w, cl)
selectCodeEditor("topfft.v", 30, 308); // cl (w, cl)
selectCodeEditor("topfft.v", 30, 320); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,557 MB. GUI used memory: 69 MB. Current time: 8/15/19, 11:27:14 AM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 68 MB. Current time: 8/15/19, 11:27:14 AM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.855 ; gain = 2.938 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.684 ; gain = 25.766 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.684 ; gain = 25.766 
// Tcl Message: --------------------------------------------------------------------------------- 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 67 MB. Current time: 8/15/19, 11:27:16 AM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1944 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.648 ; gain = 42.730 
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 26, true); // B (F, cl) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v)]", 27); // B (F, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cl)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 26, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.648 ; gain = 0.000 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot topfft_tb_behav 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 97 MB. Current time: 8/15/19, 11:28:14 AM ART
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1609.648 ; gain = 0.000 
// 'd' command handler elapsed time: 19 seconds
// Elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 2); // k (j, cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 99 MB. Current time: 8/15/19, 11:28:18 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 347, 752); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 99 MB. Current time: 8/15/19, 11:28:24 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 99 MB. Current time: 8/15/19, 11:28:24 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 99 MB. Current time: 8/15/19, 11:28:25 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:28 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 12 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 439, 206); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:36 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 607, 199, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 640, 200); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:39 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 598, 202); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 437, 207, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:41 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 715, 282); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 855, 376); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:43 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 98 MB. Current time: 8/15/19, 11:28:45 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 0); // k (j, cl)
selectCodeEditor("topfft_tb.v", 489, 276); // cl (w, cl)
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 65 seconds
selectCodeEditor("topfft.v", 607, 446); // cl (w, cl)
selectCodeEditor("topfft.v", 11, 617); // cl (w, cl)
selectCodeEditor("topfft.v", 9, 634); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 654); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 674); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 397, 415); // cl (w, cl)
selectCodeEditor("topfft.v", 50, 422); // cl (w, cl)
selectCodeEditor("topfft.v", 386, 355); // cl (w, cl)
selectCodeEditor("topfft.v", 212, 372); // cl (w, cl)
selectCodeEditor("topfft.v", 138, 404); // cl (w, cl)
selectCodeEditor("topfft.v", 118, 429); // cl (w, cl)
selectCodeEditor("topfft.v", 28, 411); // cl (w, cl)
selectCodeEditor("topfft.v", 8, 416); // cl (w, cl)
selectCodeEditor("topfft.v", 20, 465); // cl (w, cl)
selectCodeEditor("topfft.v", 17, 465); // cl (w, cl)
selectCodeEditor("topfft.v", 72, 469); // cl (w, cl)
selectCodeEditor("topfft.v", 1, 416); // cl (w, cl)
selectCodeEditor("topfft.v", 1, 385); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 941, 560); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 833, 415); // cl (w, cl)
selectCodeEditor("topfft.v", 894, 554); // cl (w, cl)
selectCodeEditor("topfft.v", 304, 514); // cl (w, cl)
selectCodeEditor("topfft.v", 314, 534); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 831, 562); // cl (w, cl)
selectCodeEditor("topfft.v", 832, 549); // cl (w, cl)
selectCodeEditor("topfft.v", 892, 585); // cl (w, cl)
selectCodeEditor("topfft.v", 3, 569); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 912, 590); // cl (w, cl)
selectCodeEditor("topfft.v", 919, 625); // cl (w, cl)
selectCodeEditor("topfft.v", 5, 601); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 6, 602); // cl (w, cl)
selectCodeEditor("topfft.v", 941, 639); // cl (w, cl)
selectCodeEditor("topfft.v", 846, 618); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 12, 636); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("contador.v", 149, 266); // cl (w, cl)
selectCodeEditor("contador.v", 105, 262); // cl (w, cl)
selectCodeEditor("contador.v", 116, 403); // cl (w, cl)
selectCodeEditor("contador.v", 28, 280); // cl (w, cl)
typeControlKey((HResource) null, "contador.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 158 MB (+365kb) [00:19:32]
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 26 seconds
selectCodeEditor("contador.v", 127, 648); // cl (w, cl)
selectCodeEditor("contador.v", 83, 686); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 98, 193); // cl (w, cl)
selectCodeEditor("topD_1.v", 174, 292); // cl (w, cl)
selectCodeEditor("topD_1.v", 110, 193); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("topD_1.v", 149, 442); // cl (w, cl)
selectCodeEditor("topD_1.v", 78, 303); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
selectCodeEditor("topD_1.v", 95, 246); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topD_1.v", 115, 286); // cl (w, cl)
selectCodeEditor("topD_1.v", 111, 296); // cl (w, cl)
selectCodeEditor("topD_1.v", 94, 293); // cl (w, cl)
selectCodeEditor("topD_1.v", 72, 231); // cl (w, cl)
selectCodeEditor("topD_1.v", 20, 247); // cl (w, cl)
selectCodeEditor("topD_1.v", 29, 265); // cl (w, cl)
selectCodeEditor("topD_1.v", 23, 282); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topD_1.v", 115, 235); // cl (w, cl)
selectCodeEditor("topD_1.v", 110, 244); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
selectCodeEditor("topD_1.v", 96, 239); // cl (w, cl)
selectCodeEditor("topD_1.v", 93, 226); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topD_1.v", 99, 344); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("D_reg_1.v", 125, 403); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 89, 370); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 135, 408); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 160, 380); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 106, 348); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 146, 366); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 101, 234); // cl (w, cl)
selectCodeEditor("topD_1.v", 105, 245); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true); // B (F, cl) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[1].nD : D_reg_1 (D_reg_1.v)]", 8, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectCodeEditor("D_reg_1.v", 137, 305); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// Elapsed time: 949 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 2); // k (j, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 869, 375); // n (o, cl)Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:51:08 AM ART
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:51:09 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:51:11 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 201, 192); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:51:13 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:52:01 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 52 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:52:05 AM ART
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; topfft ; Verilog Module", 1, "dut", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Blq_BFI ; Blq ; Verilog Module", 19, "Blq_BFI", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "sw0 ; switch ; Verilog Module", 21, "switch", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // az
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ctrl ; 1 ; Logic", 4, "ctrl", 0, false); // c (c, cl)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 137 MB. Current time: 8/15/19, 11:52:21 AM ART
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION, "Waveform Viewer_waveform_save_configuration"); // B (f, cl)
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} 
// TclEventType: FILE_SET_CHANGE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Blq_BFII ; Blq ; Verilog Module", 24, "Blq_BFII", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "sw0 ; switch ; Verilog Module", 26, "switch", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "sw0 ; switch ; Verilog Module", 26, "switch", 1, false); // c (c, cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
typeControlKey(null, null, 'z');
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, rst]", 15, false); // a (r, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, swIn_up[3:0]]", 10, true, true, false, false, false, false); // a (r, cl) - Shift Key - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, out_up[3:0]]", 16, true); // a (r, cl) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:52:38 AM ART
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, rst]", 15, false); // a (r, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, swOut_up[3:0]]", 12, true, false, true, false, false, false); // a (r, cl) - Control Key - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, swOut_down[3:0]]", 13, true, false, true, false, false, false); // a (r, cl) - Control Key - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, swIn_down[3:0]]", 11, true, false, true, false, false, false); // a (r, cl) - Control Key - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:52:39 AM ART
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, swIn_up[3:0]]", 10, true, false, true, false, false, false); // a (r, cl) - Control Key - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Blq_BFIII ; Blq ; Verilog Module", 29, "Blq_BFIII", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Blq_BFIII ; Blq ; Verilog Module", 29, "Blq_BFIII", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "sw0 ; switch ; Verilog Module", 29, "switch", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ctrl ; 0 ; Logic", 4, "ctrl", 0, false); // c (c, cl)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 101 MB. Current time: 8/15/19, 11:52:54 AM ART
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, out_up[3:0]]", 11, true); // a (r, cl) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Nbits[31:0]]", 13, true, true, false, false, false, false); // a (r, cl) - Shift Key - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, BFII]", 14, true, true, false, false, false, false); // a (r, cl) - Shift Key - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Nbits[31:0]]", 13, true, true, false, false, false, false); // a (r, cl) - Shift Key - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Blq_BFIV ; Blq ; Verilog Module", 32, "Blq_BFIV", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "sw0 ; switch ; Verilog Module", 30, "switch", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ctrl ; 1 ; Logic", 4, "ctrl", 0, false); // c (c, cl)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectButton(RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION, "Waveform Viewer_waveform_save_configuration"); // B (f, cl)
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
selectButton("OptionPane.button", "No"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 102 MB. Current time: 8/15/19, 11:53:28 AM ART
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.648 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 5); // k (j, cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:53:32 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 356, 431); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 559, 273); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:53:37 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:53:47 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 124 MB. Current time: 8/15/19, 11:54:48 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:11 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:18 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 109 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 672, 443); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 676, 445); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 980, 516, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:32 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 822, 679); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:41 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1130, 679, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:43 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 105 MB. Current time: 8/15/19, 11:55:44 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 44 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 34 seconds
selectCodeEditor("topfft.v", 645, 558); // cl (w, cl)
selectCodeEditor("topfft.v", 737, 635); // cl (w, cl)
selectCodeEditor("topfft.v", 676, 726); // cl (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1303 ms.
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1626.234 ; gain = 16.586 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,557 MB. GUI used memory: 84 MB. Current time: 8/15/19, 11:57:13 AM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 84 MB. Current time: 8/15/19, 11:57:13 AM ART
// WARNING: HEventQueue.dispatchEvent() is taking  1100 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.234 ; gain = 16.586 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.059 ; gain = 25.410 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.059 ; gain = 25.410 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,557 MB. GUI used memory: 83 MB. Current time: 8/15/19, 11:57:15 AM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// [GUI Memory]: 167 MB (+964kb) [00:43:22]
// WARNING: HEventQueue.dispatchEvent() is taking  2584 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1946.879 ; gain = 337.230 
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1153, 685, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1153, 685, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1153, 685, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1041 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 5); // k (j, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 701, 196); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:57:24 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 939, 190, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 813, 205); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:57:30 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1122, 204, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 668, 206); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:57:41 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 502, 200); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 813, 207, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:57:43 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 820, 215); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 845, 222); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:57:46 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 820, 200); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1122, 195, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:57:48 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 11 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 894, 239); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 816, 272); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:02 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:04 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4, 120, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:06 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 833, 322); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 825, 299); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:10 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:11 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:13 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:14 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:15 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:58:15 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 47 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 30, 111); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 68, 114); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:58:58 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 99, 120); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 141, 115); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 189, 113); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:58:59 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 218, 116); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 262, 116); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:00 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 307, 116); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 338, 118); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:01 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 368, 127); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 412, 126); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 466, 114); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:03 AM ART
// Elapsed time: 18 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 827, 266); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 409, 190); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 444, 119); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:25 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 483, 124); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 525, 126); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 115 MB. Current time: 8/15/19, 11:59:26 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 708, 169); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 744, 128); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 767, 123); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:29 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 801, 129); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 404, 139); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 708, 166); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:59:35 AM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 835, 111); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 828, 260); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 401, 146, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 11:59:46 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 831, 263); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1130, 277, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 108 MB. Current time: 8/15/19, 11:59:56 AM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 109 MB. Current time: 8/15/19, 12:00:35 PM ART
// Elapsed time: 179 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az (aK)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v)]", 19); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), I : BF (BF.v)]", 23, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), I : BF (BF.v)]", 23, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("BF.v", 282, 430); // cl (w, cl)
// Elapsed time: 20 seconds
selectCodeEditor("BF.v", 412, 582); // cl (w, cl)
selectCodeEditor("BF.v", 1181, 632); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M4 : multip (multip.v)]", 18, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M4 : multip (multip.v)]", 18, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("multip.v", 359, 615); // cl (w, cl)
selectCodeEditor("multip.v", 338, 570); // cl (w, cl)
selectCodeEditor("multip.v", 390, 564); // cl (w, cl)
selectCodeEditor("multip.v", 470, 570); // cl (w, cl)
selectCodeEditor("multip.v", 562, 570); // cl (w, cl)
selectCodeEditor("multip.v", 579, 605); // cl (w, cl)
selectCodeEditor("multip.v", 217, 587); // cl (w, cl)
selectCodeEditor("multip.v", 380, 598); // cl (w, cl)
selectCodeEditor("multip.v", 543, 585); // cl (w, cl)
selectCodeEditor("multip.v", 427, 624); // cl (w, cl)
selectCodeEditor("multip.v", 143, 449); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topfft.v", 87, 233); // cl (w, cl)
selectCodeEditor("topfft.v", 50, 393); // cl (w, cl)
// Elapsed time: 23 seconds
selectCodeEditor("topfft.v", 449, 644); // cl (w, cl)
// Elapsed time: 136 seconds
selectCodeEditor("topfft.v", 215, 234); // cl (w, cl)
selectCodeEditor("topfft.v", 163, 331); // cl (w, cl)
selectCodeEditor("topfft.v", 96, 333); // cl (w, cl)
selectCodeEditor("topfft.v", 122, 348); // cl (w, cl)
selectCodeEditor("topfft.v", 90, 369); // cl (w, cl)
selectCodeEditor("topfft.v", 112, 385); // cl (w, cl)
selectCodeEditor("topfft.v", 121, 381); // cl (w, cl)
selectCodeEditor("topfft.v", 120, 398); // cl (w, cl)
selectCodeEditor("topfft.v", 59, 361); // cl (w, cl)
selectCodeEditor("topfft.v", 55, 386); // cl (w, cl)
selectCodeEditor("topfft.v", 49, 400); // cl (w, cl)
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), control_1 : contador (contador.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), control_1 : contador (contador.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("contador.v", 168, 433); // cl (w, cl)
typeControlKey((HResource) null, "contador.v", 'c'); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 299, 419); // cl (w, cl)
selectCodeEditor("topfft.v", 275, 405); // cl (w, cl)
selectCodeEditor("topfft.v", 211, 395); // cl (w, cl)
selectCodeEditor("topfft.v", 115, 386); // cl (w, cl)
selectCodeEditor("topfft.v", 112, 398); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 331, 411); // cl (w, cl)
selectCodeEditor("topfft.v", 55, 346); // cl (w, cl)
selectCodeEditor("topfft.v", 114, 364); // cl (w, cl)
selectCodeEditor("topfft.v", 119, 384); // cl (w, cl)
selectCodeEditor("topfft.v", 117, 401); // cl (w, cl)
selectCodeEditor("topfft.v", 97, 329); // cl (w, cl)
selectCodeEditor("topfft.v", 138, 346); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "BF.v", 6); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 2); // k (j, cl)
selectCodeEditor("contador.v", 349, 601); // cl (w, cl)
selectCodeEditor("contador.v", 42, 405); // cl (w, cl)
selectCodeEditor("contador.v", 172, 452); // cl (w, cl)
selectCodeEditor("contador.v", 135, 473); // cl (w, cl)
selectCodeEditor("contador.v", 169, 454); // cl (w, cl)
selectCodeEditor("contador.v", 39, 400); // cl (w, cl)
typeControlKey((HResource) null, "contador.v", 'v'); // cl (w, cl)
selectCodeEditor("contador.v", 25, 416); // cl (w, cl)
selectCodeEditor("contador.v", 144, 427); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("contador.v", 179, 402); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("contador.v", 45, 399); // cl (w, cl)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("contador.v", 206, 470); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("topfft.v", 175, 400); // cl (w, cl)
selectCodeEditor("topfft.v", 98, 357); // cl (w, cl)
selectCodeEditor("topfft.v", 124, 351); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 364); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 207, 356); // cl (w, cl)
selectCodeEditor("topfft.v", 192, 371); // cl (w, cl)
selectCodeEditor("topfft.v", 172, 395); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 410, 361); // cl (w, cl)
// Elapsed time: 280 seconds
selectCodeEditor("topfft.v", 218, 337); // cl (w, cl)
selectCodeEditor("topfft.v", 252, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 190, 255); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 48, 276); // cl (w, cl)
selectCodeEditor("topfft.v", 4, 275); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 90, 276); // cl (w, cl)
selectCodeEditor("topfft.v", 81, 297); // cl (w, cl)
selectCodeEditor("topfft.v", 163, 316); // cl (w, cl)
selectCodeEditor("topfft.v", 48, 303); // cl (w, cl)
selectCodeEditor("topfft.v", 15, 288); // cl (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("topfft.v", 247, 401); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 118, 328); // cl (w, cl)
selectCodeEditor("topfft.v", 139, 356); // cl (w, cl)
selectCodeEditor("topfft.v", 152, 344); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 349, 398); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 364, 380); // cl (w, cl)
selectCodeEditor("topfft.v", 209, 344); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 264, 361); // cl (w, cl)
selectCodeEditor("topfft.v", 4, 387); // cl (w, cl)
selectCodeEditor("topfft.v", 98, 459); // cl (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 146, 350); // cl (w, cl)
selectCodeEditor("topfft.v", 342, 411); // cl (w, cl)
selectCodeEditor("topfft.v", 279, 428); // cl (w, cl)
selectCodeEditor("topfft.v", 336, 396); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 210, 344); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 10, 362); // cl (w, cl)
selectCodeEditor("topfft.v", 2, 380); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 146, 449); // cl (w, cl)
selectCodeEditor("topfft.v", 169, 417); // cl (w, cl)
selectCodeEditor("topfft.v", 85, 404); // cl (w, cl)
selectCodeEditor("topfft.v", 344, 484); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 228, 456); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 10, 359); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 78, 278); // cl (w, cl)
selectCodeEditor("topfft.v", 222, 395); // cl (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 74, 279); // cl (w, cl)
selectCodeEditor("topfft.v", 304, 365); // cl (w, cl)
selectCodeEditor("topfft.v", 373, 383); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 217, 351); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 10, 361); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 76, 384); // cl (w, cl)
selectCodeEditor("topfft.v", 82, 403); // cl (w, cl)
selectCodeEditor("topfft.v", 271, 441); // cl (w, cl)
selectCodeEditor("topfft.v", 274, 449); // cl (w, cl)
selectCodeEditor("topfft.v", 152, 449); // cl (w, cl)
selectCodeEditor("topfft.v", 167, 417); // cl (w, cl)
selectCodeEditor("topfft.v", 351, 485); // cl (w, cl)
selectCodeEditor("topfft.v", 399, 495); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 30 seconds
selectCodeEditor("topfft.v", 175, 255); // cl (w, cl)
selectCodeEditor("topfft.v", 13, 244); // cl (w, cl)
selectCodeEditor("topfft.v", 280, 350); // cl (w, cl)
selectCodeEditor("topfft.v", 436, 403); // cl (w, cl)
selectCodeEditor("topfft.v", 71, 418); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 27 seconds
selectCodeEditor("topfft.v", 113, 470); // cl (w, cl)
selectCodeEditor("topfft.v", 72, 478); // cl (w, cl)
selectCodeEditor("topfft.v", 197, 491); // cl (w, cl)
selectCodeEditor("topfft.v", 186, 507); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 11); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 11); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 14); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 14); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 14); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 14); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Blq_BFI : Blq (Blq.v)]", 24); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Blq_BFI : Blq (Blq.v)]", 24); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 11); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 11, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v), dut : topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 11, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 104, 364); // cl (w, cl)
selectCodeEditor("topD_1.v", 47, 315); // cl (w, cl)
selectCodeEditor("topD_1.v", 45, 331); // cl (w, cl)
selectCodeEditor("topD_1.v", 98, 355); // cl (w, cl)
selectCodeEditor("topD_1.v", 97, 344); // cl (w, cl)
selectCodeEditor("topD_1.v", 102, 344); // cl (w, cl)
selectCodeEditor("topD_1.v", 33, 330); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topD_1.v", 105, 384); // cl (w, cl)
selectCodeEditor("topD_1.v", 107, 366); // cl (w, cl)
selectCodeEditor("topD_1.v", 126, 387); // cl (w, cl)
selectCodeEditor("topD_1.v", 102, 367); // cl (w, cl)
selectCodeEditor("topD_1.v", 92, 378); // cl (w, cl)
selectCodeEditor("topD_1.v", 100, 364); // cl (w, cl)
selectCodeEditor("topD_1.v", 59, 374); // cl (w, cl)
selectCodeEditor("topD_1.v", 96, 381); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true); // B (F, cl) - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 70, 452); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 132, 486); // cl (w, cl)
selectCodeEditor("topfft.v", 43, 470); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
selectCodeEditor("topD_1.v", 105, 325); // cl (w, cl)
selectCodeEditor("topD_1.v", 107, 347); // cl (w, cl)
selectCodeEditor("topD_1.v", 112, 361); // cl (w, cl)
selectCodeEditor("topD_1.v", 123, 382); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 120, 383); // cl (w, cl)
selectCodeEditor("topfft.v", 117, 335); // cl (w, cl)
selectCodeEditor("topfft.v", 40, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 209, 413); // cl (w, cl)
selectCodeEditor("topfft.v", 162, 396); // cl (w, cl)
selectCodeEditor("topfft.v", 194, 400); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 63, 346); // cl (w, cl)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectCodeEditor("topfft.v", 260, 434); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 64, 366); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 149, 401); // cl (w, cl)
selectCodeEditor("topfft.v", 62, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 138, 365); // cl (w, cl)
selectCodeEditor("topfft.v", 61, 350); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 365); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("topfft.v", 49, 283); // cl (w, cl)
selectCodeEditor("topfft.v", 61, 279); // cl (w, cl)
selectCodeEditor("topfft.v", 57, 290); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 208, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 380, 344); // cl (w, cl)
selectCodeEditor("topfft.v", 444, 330); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectCodeEditor("topfft.v", 132, 311); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 18, 346); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 3, 345); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 68, 347); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectCodeEditor("topfft.v", 118, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 81, 361); // cl (w, cl)
selectCodeEditor("topfft.v", 216, 446); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 346, 480); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 150, 341); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
// [GUI Memory]: 175 MB (+45kb) [01:09:20]
selectCodeEditor("topfft.v", 12, 356); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 64, 364); // cl (w, cl)
selectCodeEditor("topfft.v", 98, 384); // cl (w, cl)
selectCodeEditor("topfft.v", 117, 398); // cl (w, cl)
selectCodeEditor("topfft.v", 192, 492); // cl (w, cl)
selectCodeEditor("topfft.v", 358, 482); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 58 seconds
selectCodeEditor("topfft.v", 314, 470); // cl (w, cl)
selectCodeEditor("topfft.v", 86, 304); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 65 seconds
selectCodeEditor("topfft.v", 320, 187); // cl (w, cl)
selectCodeEditor("topfft.v", 164, 480); // cl (w, cl)
selectCodeEditor("topfft.v", 115, 243); // cl (w, cl)
typeControlKey(null, null, 'z');
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 46 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 10, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 10, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff4.v", 94, 230); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 2, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 2, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 2); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 10, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 10, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 14 seconds
selectCodeEditor("coeff4.v", 138, 285); // cl (w, cl)
selectCodeEditor("coeff4.v", 64, 146); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff4.v", 4, 159); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectCodeEditor("coeff4.v", 255, 313); // cl (w, cl)
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("coeff4.v", 36, 175); // cl (w, cl)
selectCodeEditor("coeff4.v", 283, 341); // cl (w, cl)
selectCodeEditor("coeff4.v", 337, 344); // cl (w, cl)
selectCodeEditor("coeff4.v", 247, 346); // cl (w, cl)
selectCodeEditor("coeff4.v", 5, 200); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff4.v", 113, 224); // cl (w, cl)
selectCodeEditor("coeff4.v", 124, 216); // cl (w, cl)
selectCodeEditor("coeff4.v", 135, 215); // cl (w, cl)
selectCodeEditor("coeff4.v", 102, 328); // cl (w, cl)
selectCodeEditor("coeff4.v", 18, 211); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff4.v", 102, 315); // cl (w, cl)
selectCodeEditor("coeff4.v", 104, 217); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff4.v", 69, 265); // cl (w, cl)
selectCodeEditor("coeff4.v", 76, 208); // cl (w, cl)
selectCodeEditor("coeff4.v", 107, 232); // cl (w, cl)
selectCodeEditor("coeff4.v", 38, 182); // cl (w, cl)
selectCodeEditor("coeff4.v", 113, 198); // cl (w, cl)
selectCodeEditor("coeff4.v", 2, 193); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("coeff4.v", 639, 413); // cl (w, cl)
selectCodeEditor("coeff4.v", 291, 307); // cl (w, cl)
selectCodeEditor("coeff4.v", 161, 289); // cl (w, cl)
selectCodeEditor("coeff4.v", 159, 281); // cl (w, cl)
selectCodeEditor("coeff4.v", 127, 302); // cl (w, cl)
selectCodeEditor("coeff4.v", 103, 247); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff4.v", 107, 363); // cl (w, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 39, 280); // cl (w, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff4.v", 6); // k (j, cl)
selectCodeEditor("coeff4.v", 274, 176); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'c'); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 5); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 48, 282); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 53, 300); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 53, 313); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 255, 360); // cl (w, cl)
selectCodeEditor("topfft.v", 260, 310); // cl (w, cl)
selectCodeEditor("topfft.v", 316, 329); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 20 seconds
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 50, 342); // cl (w, cl)
selectCodeEditor("topfft.v", 120, 346); // cl (w, cl)
selectCodeEditor("topfft.v", 95, 367); // cl (w, cl)
selectCodeEditor("topfft.v", 153, 386); // cl (w, cl)
selectCodeEditor("topfft.v", 71, 398); // cl (w, cl)
selectCodeEditor("topfft.v", 203, 429); // cl (w, cl)
selectCodeEditor("topfft.v", 178, 425); // cl (w, cl)
selectCodeEditor("topfft.v", 144, 418); // cl (w, cl)
selectCodeEditor("topfft.v", 43, 414); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectCodeEditor("topfft.v", 96, 276); // cl (w, cl)
selectCodeEditor("topfft.v", 65, 269); // cl (w, cl)
selectCodeEditor("topfft.v", 128, 281); // cl (w, cl)
selectCodeEditor("topfft.v", 118, 284); // cl (w, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 105 MB. Current time: 8/15/19, 12:30:36 PM ART
selectCodeEditor("topfft.v", 96, 299); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("topfft.v", 113, 215); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 52, 315); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 26 seconds
selectCodeEditor("topfft.v", 90, 366); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 131, 391); // cl (w, cl)
selectCodeEditor("topfft.v", 126, 382); // cl (w, cl)
selectCodeEditor("topfft.v", 387, 402); // cl (w, cl)
selectCodeEditor("topfft.v", 121, 312); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 78, 338); // cl (w, cl)
selectCodeEditor("topfft.v", 128, 386); // cl (w, cl)
selectCodeEditor("topfft.v", 91, 392); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectCodeEditor("topfft.v", 109, 436); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 256, 501); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("topfft.v", 443, 328); // cl (w, cl)
selectCodeEditor("topfft.v", 216, 280); // cl (w, cl)
// Elapsed time: 14 seconds
selectCodeEditor("topfft.v", 124, 490); // cl (w, cl)
selectCodeEditor("topfft.v", 126, 416); // cl (w, cl)
selectCodeEditor("topfft.v", 96, 435); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
selectCodeEditor("topfft.v", 345, 465); // cl (w, cl)
selectCodeEditor("topfft.v", 150, 551); // cl (w, cl)
selectCodeEditor("topfft.v", 35, 614); // cl (w, cl)
selectCodeEditor("topfft.v", 17, 541); // cl (w, cl)
selectCodeEditor("topfft.v", 15, 571); // cl (w, cl)
selectCodeEditor("topfft.v", 25, 501); // cl (w, cl)
selectCodeEditor("topfft.v", 55, 573); // cl (w, cl)
selectCodeEditor("topfft.v", 194, 533); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1614 ms.
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'control_1' of module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:60] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cl): Critical Messages: addNotify
dismissDialog("Reloading"); // by (cl)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-448] named port connection 'clk' does not exist for instance 'control_1' of module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:60]", 0); // b (F, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-448] named port connection 'clk' does not exist for instance 'control_1' of module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:60]", 0, false, false, false, false, true); // b (F, S) - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topfft.v, [Synth 8-448] named port connection 'clk' does not exist for instance 'control_1' of module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:60]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topfft.v;-;;-;16;-;line;-;60;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("contador.v", 123, 415); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("contador.v", 160, 192); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,585 MB. GUI used memory: 86 MB. Current time: 8/15/19, 12:34:58 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 86 MB. Current time: 8/15/19, 12:34:58 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  1495 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 85 MB. Current time: 8/15/19, 12:34:59 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2300 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1170, 273, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1170, 273, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1170, 273, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1420 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
selectButton("OptionPane.button", "No"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 115 MB. Current time: 8/15/19, 12:35:21 PM ART
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1947.281 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 6); // k (j, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 439, 272); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 115 MB. Current time: 8/15/19, 12:35:25 PM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 594, 267, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 114 MB. Current time: 8/15/19, 12:35:27 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 113 MB. Current time: 8/15/19, 12:35:28 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 113 MB. Current time: 8/15/19, 12:35:29 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 2); // k (j, cl)
selectCodeEditor("contador.v", 355, 439); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
selectCodeEditor("topD_1.v", 199, 245); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectCodeEditor("D_reg_1.v", 171, 302); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectCodeEditor("D_reg_1.v", 121, 211); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("D_reg_1.v", 104, 263); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 217, 276); // cl (w, cl)
typeControlKey((HResource) null, "D_reg_1.v", 'v'); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 164, 314); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 137, 317); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 127, 329); // cl (w, cl)
typeControlKey((HResource) null, "D_reg_1.v", 'v'); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 76, 309); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 29, 293); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 23, 314); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 58, 331); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("D_reg_1.v", 97, 216); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 127, 374); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 14, 224); // cl (w, cl)
typeControlKey((HResource) null, "D_reg_1.v", 'v'); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 25, 231); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 47, 312); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("D_reg_1.v", 136, 231); // cl (w, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// by (cl):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Thu Aug 15 12:36:55 2019] Launched synth_1... Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // by (cl)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
selectCodeEditor("topD_1.v", 152, 382); // cl (w, cl)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ah (cl): Synthesis Failed: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Failed"); // ah (cl)
selectCodeEditor("topD_1.v", 147, 387); // cl (w, cl)
selectCodeEditor("topD_1.v", 161, 398); // cl (w, cl)
selectCodeEditor("topD_1.v", 167, 416); // cl (w, cl)
selectCodeEditor("topD_1.v", 69, 436); // cl (w, cl)
selectCodeEditor("topD_1.v", 153, 464); // cl (w, cl)
selectCodeEditor("topD_1.v", 140, 458); // cl (w, cl)
selectCodeEditor("topD_1.v", 42, 432); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectCodeEditor("topD_1.v", 41, 415); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
selectCodeEditor("topD_1.v", 148, 401); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 23 seconds
selectCodeEditor("topD_1.v", 33, 418); // cl (w, cl)
selectCodeEditor("topD_1.v", 38, 438); // cl (w, cl)
selectCodeEditor("topD_1.v", 33, 451); // cl (w, cl)
selectCodeEditor("topD_1.v", 26, 467); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectCodeEditor("D_reg_1.v", 98, 219); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("D_reg_1.v", 27, 293); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("D_reg_1.v", 94, 231); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topD_1.v", 3); // k (j, cl)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1736 ms.
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.422 ; gain = 20.836 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,585 MB. GUI used memory: 94 MB. Current time: 8/15/19, 12:39:16 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 94 MB. Current time: 8/15/19, 12:39:16 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  1355 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.422 ; gain = 20.836 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.410 ; gain = 23.824 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.410 ; gain = 23.824 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 94 MB. Current time: 8/15/19, 12:39:18 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2480 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.410 ; gain = 23.824 
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 606, 266, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 606, 266, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 606, 266, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1215 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:38 PM ART
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.410 ; gain = 0.000 
// 'd' command handler elapsed time: 12 seconds
// Elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 6); // k (j, cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 425, 264); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:42 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:43 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:43 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:45 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:46 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:47 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 209, 146); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 433, 146, true, false, false, false, false); // n (o, cl) - Shift Key
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,585 MB. GUI used memory: 124 MB. Current time: 8/15/19, 12:39:53 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 275, 223); // cl (w, cl)
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; topfft ; Verilog Module", 1, "dut", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Dcoeffw0 ; topD_1 ; Verilog Module", 6, "topD_1", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Dcoeffw0 ; topD_1 ; Verilog Module", 6, "topD_1", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "\\Dgen[2].nD  ; D_reg_1 ; Verilog Module", 9, "D_reg_1", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "\\Dgen[2].nD  ; D_reg_1 ; Verilog Module", 9, "D_reg_1", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("D_reg_1.v", 45, 327); // cl (w, cl)
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// Elapsed time: 11 seconds
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Dcoeffw0 ; topD_1 ; Verilog Module", 6, "Dcoeffw0", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff0 ; coeff0 ; Verilog Module", 9, "coeff0", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff0 ; coeff0 ; Verilog Module", 9, "coeff0", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff0 ; coeff0 ; Verilog Module", 9, "coeff0", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data0 ; Verilog Module", 10, "coeff_data0", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data0 ; Verilog Module", 10, "coeff_data0", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data0.v", 190, 33); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 129, 22); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("coeff_data0.v", 95, 163); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 30, 44); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 16, 47); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data0.v", 'v'); // cl (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("coeff_data0.v", 275, 180); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 95, 103); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data0.v", 'v'); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff_data0.v", 46, 74); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectCodeEditor("coeff_data0.v", 82, 130); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("coeff_data0.v", 68, 121); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 42, 124); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff_data0.v", 340, 84); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data0.v", 'c'); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff1 ; coeff1 ; Verilog Module", 11, "coeff1", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data0 ; Verilog Module", 10, "coeff_data0", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff1 ; coeff1 ; Verilog Module", 11, "Mcoeff1", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff1 ; coeff1 ; Verilog Module", 11, "Mcoeff1", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data1 ; Verilog Module", 12, "coeff_data1", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data1 ; Verilog Module", 12, "coeff_data1", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data1.v", 307, 127); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data1.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff2 ; coeff2 ; Verilog Module", 13, "Mcoeff2", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff2 ; coeff2 ; Verilog Module", 13, "Mcoeff2", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data2 ; Verilog Module", 14, "coeff_data2", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data2 ; Verilog Module", 14, "coeff_data2", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data2.v", 308, 126); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data2.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "Mcoeff3", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "Mcoeff3", 0, true); // c (c, cl) - Node
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: update_compile_order -fileset sources_1 
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data3.v", 329, 133); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data3.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 145, 25); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data2 ; Verilog Module", 14, "coeff_data2", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data2 ; Verilog Module", 14, "coeff_data2", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
// [GUI Memory]: 184 MB (+340kb) [01:28:25]
selectCodeEditor("coeff_data2.v", 150, 27); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data1 ; Verilog Module", 12, "coeff_data1", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data1 ; Verilog Module", 12, "coeff_data1", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data1.v", 140, 22); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data0 ; Verilog Module", 10, "coeff_data0", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data0 ; Verilog Module", 10, "coeff_data0", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff4 ; coeff4 ; Verilog Module", 17, "Mcoeff4", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data4 ; Verilog Module", 18, "coeff_data4", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data4 ; Verilog Module", 18, "coeff_data4", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff_data4.v", 146, 20); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 69, 60); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data4.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "D_reg_1.v", 4); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff4.v", 5); // k (j, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "M0 ; multip ; Verilog Module", 19, "M0", 0, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "M0 ; multip ; Verilog Module", 19, "M0", 0, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("multip.v", 130, 154); // cl (w, cl)
selectCodeEditor("multip.v", 93, 164); // cl (w, cl)
selectCodeEditor("multip.v", 147, 280); // cl (w, cl)
selectCodeEditor("multip.v", 15, 181); // cl (w, cl)
typeControlKey((HResource) null, "multip.v", 'v'); // cl (w, cl)
selectCodeEditor("multip.v", 153, 179); // cl (w, cl)
selectCodeEditor("multip.v", 241, 350); // cl (w, cl)
selectCodeEditor("multip.v", 97, 244); // cl (w, cl)
typeControlKey((HResource) null, "multip.v", 'v'); // cl (w, cl)
selectCodeEditor("multip.v", 56, 297); // cl (w, cl)
selectCodeEditor("multip.v", 231, 206); // cl (w, cl)
selectCodeEditor("multip.v", 221, 234); // cl (w, cl)
selectCodeEditor("multip.v", 222, 252); // cl (w, cl)
selectCodeEditor("multip.v", 84, 186); // cl (w, cl)
selectCodeEditor("multip.v", 74, 200); // cl (w, cl)
selectCodeEditor("multip.v", 16, 210); // cl (w, cl)
selectCodeEditor("multip.v", 16, 228); // cl (w, cl)
selectCodeEditor("multip.v", 208, 230); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("multip.v", 176, 317); // cl (w, cl)
selectCodeEditor("multip.v", 36, 261); // cl (w, cl)
selectCodeEditor("multip.v", 33, 322); // cl (w, cl)
selectCodeEditor("multip.v", 2, 299); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "coeff3", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "coeff3", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff2.v", 184, 193); // cl (w, cl)
selectCodeEditor("coeff2.v", 79, 197); // cl (w, cl)
selectCodeEditor("coeff2.v", 2, 229); // cl (w, cl)
// Elapsed time: 20 seconds
selectCodeEditor("coeff2.v", 122, 213); // cl (w, cl)
selectCodeEditor("coeff2.v", 48, 220); // cl (w, cl)
selectCodeEditor("coeff2.v", 55, 229); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff2.v", 322, 298); // cl (w, cl)
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "Mcoeff3", 0, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "coefficientes ; coeff_data3 ; Verilog Module", 16, "coeff_data3", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "coeff3", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff3 ; coeff3 ; Verilog Module", 15, "coeff3", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff2.v", 132, 484); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff2.v", 233, 498); // cl (w, cl)
typeControlKey((HResource) null, "coeff2.v", 'c'); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff2 ; coeff2 ; Verilog Module", 13, "coeff2", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff2 ; coeff2 ; Verilog Module", 13, "coeff2", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff1.v", 162, 310); // cl (w, cl)
selectCodeEditor("coeff1.v", 84, 296); // cl (w, cl)
typeControlKey((HResource) null, "coeff1.v", 'v'); // cl (w, cl)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff1 ; coeff1 ; Verilog Module", 11, "coeff1", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff1 ; coeff1 ; Verilog Module", 11, "coeff1", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff0.v", 80, 313); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff0 ; coeff0 ; Verilog Module", 9, "coeff0", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff0 ; coeff0 ; Verilog Module", 9, "coeff0", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff4.v", 254, 264); // cl (w, cl)
selectCodeEditor("coeff4.v", 83, 300); // cl (w, cl)
typeControlKey((HResource) null, "coeff4.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff4 ; coeff4 ; Verilog Module", 13, "coeff4", 1, true); // c (c, cl) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "Mcoeff4 ; coeff4 ; Verilog Module", 13, "coeff4", 1, true, false, false, false, false, true); // c (c, cl) - Double Click - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("coeff3.v", 84, 294); // cl (w, cl)
typeControlKey((HResource) null, "coeff3.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data1.v", 8); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data2.v", 9); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data3.v", 10); // k (j, cl)
// TclEventType: DG_GRAPH_STALE
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff1.v", 14); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 18 seconds
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "M0 ; multip ; Verilog Module", 14, "multip", 1, false); // c (c, cl)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "M0 ; multip ; Verilog Module", 14, "multip", 1, false, false, false, false, false, true); // c (c, cl) - Double Click
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("multip.v", 437, 323); // cl (w, cl)
selectCodeEditor("multip.v", 142, 180); // cl (w, cl)
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTab((HResource) null, (HResource) null, "Sources", 1); // aK (aH, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topfft.v", 106, 280); // cl (w, cl)
selectCodeEditor("topfft.v", 65, 296); // cl (w, cl)
selectCodeEditor("topfft.v", 195, 319); // cl (w, cl)
selectCodeEditor("topfft.v", 153, 333); // cl (w, cl)
selectCodeEditor("topfft.v", 234, 367); // cl (w, cl)
selectCodeEditor("topfft.v", 261, 353); // cl (w, cl)
selectCodeEditor("topfft.v", 111, 303); // cl (w, cl)
selectCodeEditor("topfft.v", 204, 309); // cl (w, cl)
selectCodeEditor("topfft.v", 152, 331); // cl (w, cl)
selectCodeEditor("topfft.v", 162, 331); // cl (w, cl)
selectCodeEditor("topfft.v", 200, 348); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 112, 282); // cl (w, cl)
selectCodeEditor("topfft.v", 210, 292); // cl (w, cl)
selectCodeEditor("topfft.v", 215, 295); // cl (w, cl)
selectCodeEditor("topfft.v", 163, 317); // cl (w, cl)
selectCodeEditor("topfft.v", 282, 337); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 99, 376); // cl (w, cl)
selectCodeEditor("topfft.v", 107, 387); // cl (w, cl)
selectCodeEditor("topfft.v", 199, 398); // cl (w, cl)
selectCodeEditor("topfft.v", 74, 400); // cl (w, cl)
selectCodeEditor("topfft.v", 159, 433); // cl (w, cl)
selectCodeEditor("topfft.v", 247, 321); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 109, 345); // cl (w, cl)
selectCodeEditor("topfft.v", 220, 364); // cl (w, cl)
selectCodeEditor("topfft.v", 157, 383); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 193, 369); // cl (w, cl)
// Elapsed time: 17 seconds
selectCodeEditor("topfft.v", 68, 318); // cl (w, cl)
selectCodeEditor("topfft.v", 69, 420); // cl (w, cl)
selectCodeEditor("topfft.v", 74, 489); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("multip.v", 13, 199); // cl (w, cl)
selectCodeEditor("multip.v", 195, 244); // cl (w, cl)
selectCodeEditor("multip.v", 21, 196); // cl (w, cl)
typeControlKey((HResource) null, "multip.v", 'v'); // cl (w, cl)
selectCodeEditor("multip.v", 188, 230); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topfft.v", 54, 209); // cl (w, cl)
selectCodeEditor("topfft.v", 50, 231); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff4.v", 5); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data0.v", 7); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data1.v", 8); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data0.v", 7); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff4.v", 5); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "multip.v", 8); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "multip.v", 8); // k (j, cl)
selectCodeEditor("multip.v", 195, 197); // cl (w, cl)
typeControlKey((HResource) null, "multip.v", 'c'); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 13 seconds
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("topfft.v", 184, 325); // cl (w, cl)
selectCodeEditor("topfft.v", 104, 313); // cl (w, cl)
selectCodeEditor("topfft.v", 113, 312); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 48, 351); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 243, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 54, 313); // cl (w, cl)
selectCodeEditor("topfft.v", 216, 309); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 97, 331); // cl (w, cl)
selectCodeEditor("topfft.v", 80, 370); // cl (w, cl)
selectCodeEditor("topfft.v", 216, 353); // cl (w, cl)
selectCodeEditor("topfft.v", 215, 351); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("topfft.v", 206, 351); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 47, 179); // cl (w, cl)
selectCodeEditor("topfft.v", 48, 191); // cl (w, cl)
// Elapsed time: 24 seconds
selectCodeEditor("topfft.v", 137, 177); // cl (w, cl)
selectCodeEditor("topfft.v", 248, 150); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 223, 289); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 308); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 104, 313); // cl (w, cl)
selectCodeEditor("topfft.v", 179, 249); // cl (w, cl)
selectCodeEditor("topfft.v", 182, 246); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 251, 336); // cl (w, cl)
selectCodeEditor("topfft.v", 252, 331); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 173, 282); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 251, 313); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 203, 353); // cl (w, cl)
selectCodeEditor("topfft.v", 197, 295); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 187, 339); // cl (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("topfft.v", 212, 411); // cl (w, cl)
selectCodeEditor("topfft.v", 245, 404); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 7, 428); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 185, 366); // cl (w, cl)
selectCodeEditor("topfft.v", 223, 422); // cl (w, cl)
selectCodeEditor("topfft.v", 191, 467); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 195, 367); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 223, 363); // cl (w, cl)
selectCodeEditor("topfft.v", 202, 450); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 384); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 237, 489); // cl (w, cl)
selectCodeEditor("topfft.v", 196, 414); // cl (w, cl)
selectCodeEditor("topfft.v", 196, 415); // cl (w, cl)
selectCodeEditor("topfft.v", 188, 415); // cl (w, cl)
selectCodeEditor("topfft.v", 185, 416); // cl (w, cl)
selectCodeEditor("topfft.v", 190, 416); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 384); // cl (w, cl)
selectCodeEditor("topfft.v", 51, 383); // cl (w, cl)
selectCodeEditor("topfft.v", 113, 247); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'c'); // cl (w, cl)
selectCodeEditor("topfft.v", 65, 366); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
selectCodeEditor("topfft.v", 60, 405); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 56, 250); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectCodeEditor("topfft.v", 236, 332); // cl (w, cl)
selectCodeEditor("topfft.v", 53, 314); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 28 seconds
selectCodeEditor("topfft.v", 245, 313); // cl (w, cl)
selectCodeEditor("topfft.v", 80, 261); // cl (w, cl)
selectCodeEditor("topfft.v", 63, 280); // cl (w, cl)
selectCodeEditor("topfft.v", 94, 283); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 59, 285); // cl (w, cl)
selectCodeEditor("topfft.v", 64, 286); // cl (w, cl)
selectCodeEditor("topfft.v", 82, 333); // cl (w, cl)
selectCodeEditor("topfft.v", 244, 273); // cl (w, cl)
selectCodeEditor("topfft.v", 261, 283); // cl (w, cl)
selectCodeEditor("topfft.v", 264, 316); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 49, 295); // cl (w, cl)
selectCodeEditor("topfft.v", 52, 280); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 135, 394); // cl (w, cl)
selectCodeEditor("topfft.v", 20, 248); // cl (w, cl)
selectCodeEditor("topfft.v", 1, 170); // cl (w, cl)
selectCodeEditor("topfft.v", 20, 155); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("topfft.v", 188, 328); // cl (w, cl)
selectCodeEditor("topfft.v", 56, 400); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("topfft.v", 257, 397); // cl (w, cl)
selectCodeEditor("topfft.v", 138, 354); // cl (w, cl)
selectCodeEditor("topfft.v", 61, 366); // cl (w, cl)
selectCodeEditor("topfft.v", 118, 361); // cl (w, cl)
typeControlKey((HResource) null, "topfft.v", 'v'); // cl (w, cl)
selectCodeEditor("topfft.v", 67, 371); // cl (w, cl)
selectCodeEditor("topfft.v", 314, 343); // cl (w, cl)
selectCodeEditor("topfft.v", 285, 362); // cl (w, cl)
selectCodeEditor("topfft.v", 54, 377); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 23 seconds
selectCodeEditor("topfft.v", 248, 309); // cl (w, cl)
selectCodeEditor("topfft.v", 164, 301); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// [GUI Memory]: 194 MB (+662kb) [01:42:38]
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2770 ms.
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-988] Nbits is already declared [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:28] ERROR: [Synth 8-988] N is already declared [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29] 
// Tcl Message: ERROR: [Synth 8-2531] port coeff_data is already defined [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:30] 
// Tcl Message: INFO: [Synth 8-994] coeff_data is declared here [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26] 
// Tcl Message: ERROR: [Synth 8-2545] port declaration not allowed in coeff_data4 with formal port declaration list [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:30] 
// Tcl Message: INFO: [Synth 8-2350] module coeff_data4 ignored due to previous errors [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: Failed to read verilog 'C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v' ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cl): Critical Messages: addNotify
dismissDialog("Reloading"); // by (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-988] Nbits is already declared [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:28]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;28;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("coeff_data4.v", 111, 243); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 173, 247); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 324, 273); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 375, 208); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 358, 202); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 10); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 11, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 11, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-2611] redeclaration of ansi port coeff_data is not allowed [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:30]. ]", 5, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;30;-;;-;16;-;"); // ah (O, cl)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.492 ; gain = 4.930 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 1,653 MB (+64203kb) [01:43:43]
// HMemoryUtils.trashcanNow. Engine heap size: 1,654 MB. GUI used memory: 114 MB. Current time: 8/15/19, 12:57:38 PM ART
// Engine heap size: 1,654 MB. GUI used memory: 114 MB. Current time: 8/15/19, 12:57:38 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2988 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2078.492 ; gain = 4.930 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.793 ; gain = 12.230 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.793 ; gain = 12.230 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,654 MB. GUI used memory: 112 MB. Current time: 8/15/19, 12:57:39 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4115 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.570 ; gain = 202.008 
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-6156] failed synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]. ]", 4, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;24;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-6156] failed synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]. ]", 4, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-196] conditional expression could not be resolved to a constant [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:38]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;38;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 13 seconds
selectCodeEditor("topD_1.v", 170, 314); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("topD_1.v", 143, 310); // cl (w, cl)
selectCodeEditor("topD_1.v", 146, 309); // cl (w, cl)
selectCodeEditor("topD_1.v", 42, 333); // cl (w, cl)
typeControlKey((HResource) null, "topD_1.v", 'v'); // cl (w, cl)
selectCodeEditor("topD_1.v", 38, 346); // cl (w, cl)
selectCodeEditor("topD_1.v", 44, 362); // cl (w, cl)
selectCodeEditor("topD_1.v", 40, 379); // cl (w, cl)
selectCodeEditor("topD_1.v", 15, 395); // cl (w, cl)
selectCodeEditor("topD_1.v", 58, 363); // cl (w, cl)
selectCodeEditor("topD_1.v", 51, 382); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2279.832 ; gain = 4.262 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,654 MB. GUI used memory: 121 MB. Current time: 8/15/19, 12:58:47 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  3338 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,654 MB. GUI used memory: 121 MB. Current time: 8/15/19, 12:58:47 PM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.832 ; gain = 4.262 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 18.348 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 18.348 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,654 MB. GUI used memory: 120 MB. Current time: 8/15/19, 12:58:49 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  5516 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2293.918 ; gain = 18.348 
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
// [GUI Memory]: 208 MB (+4014kb) [01:45:02]
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 10); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 8, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 8, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true); // B (F, cl) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 8, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 8, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw12 : topD_1 (topD_1.v)]", 7, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 142, 312); // cl (w, cl)
selectCodeEditor("topD_1.v", 317, 318); // cl (w, cl)
selectCodeEditor("topD_1.v", 177, 312); // cl (w, cl)
selectCodeEditor("topD_1.v", 306, 317); // cl (w, cl)
selectCodeEditor("topD_1.v", 307, 317); // cl (w, cl)
selectCodeEditor("topD_1.v", 401, 311); // cl (w, cl)
selectCodeEditor("topD_1.v", 426, 315); // cl (w, cl)
selectCodeEditor("topD_1.v", 468, 313); // cl (w, cl)
selectCodeEditor("topD_1.v", 448, 320); // cl (w, cl)
selectCodeEditor("topD_1.v", 472, 311); // cl (w, cl)
selectCodeEditor("topD_1.v", 431, 315); // cl (w, cl)
selectCodeEditor("topD_1.v", 448, 318); // cl (w, cl)
selectCodeEditor("topD_1.v", 455, 317); // cl (w, cl)
selectCodeEditor("topD_1.v", 270, 317); // cl (w, cl)
selectCodeEditor("topD_1.v", 513, 313); // cl (w, cl)
selectCodeEditor("topD_1.v", 381, 313); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 129 MB. Current time: 8/15/19, 1:00:51 PM ART
// Engine heap size: 1,671 MB. GUI used memory: 129 MB. Current time: 8/15/19, 1:00:51 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  3041 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 128 MB. Current time: 8/15/19, 1:00:52 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4834 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 67, 314); // cl (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("topD_1.v", 128, 435); // cl (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-196] conditional expression could not be resolved to a constant [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:38]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;38;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-196] conditional expression could not be resolved to a constant [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:38]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;38;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-196] conditional expression could not be resolved to a constant [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:38]. ]", 3, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;38;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-6156] failed synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]. ]", 4, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;24;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topfft.v, [Synth 8-6156] failed synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]. ]", 6, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topfft.v;-;;-;16;-;line;-;24;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topD_1.v", 389, 310); // cl (w, cl)
selectCodeEditor("topD_1.v", 262, 305); // cl (w, cl)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
selectCodeEditor("topD_1.v", 225, 361); // cl (w, cl)
selectCodeEditor("topD_1.v", 86, 394); // cl (w, cl)
selectCodeEditor("topD_1.v", 145, 313); // cl (w, cl)
// Elapsed time: 60 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("D_reg_1.v", 210, 292); // cl (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\topD_1.v, [Synth 8-439] module 'D_reg_1' not found [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:39]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\topD_1.v;-;;-;16;-;line;-;39;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// by (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// [GUI Memory]: 221 MB (+2451kb) [01:49:41]
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// by (cl):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Thu Aug 15 13:03:36 2019] Launched synth_1... Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Starting Design Runs"); // by (cl)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ah (cl): Synthesis Completed: addNotify
// Elapsed time: 28 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (cl)
selectCodeEditor("topD_1.v", 416, 121); // cl (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Report Noise]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_NOISE
// a (cl): Report Noise: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
dismissDialog("Report Noise"); // a (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 5, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "multip.v", 11); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (5)", 11); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data4.v", 12); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (10)", 17); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 6); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 5, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff0.v", 100, 187); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 16, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 16, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 16, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 16, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 13, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data3.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:26]. ]", 11, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data3.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 19, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 19, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 18, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 18, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 18, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 18, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 36 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 19); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 20, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 20, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 13, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 20, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 20, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 19, true); // B (F, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 5, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 15); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 16); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 18); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff0.v", 5); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff0.v", 340, 266); // cl (w, cl)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 140 MB. Current time: 8/15/19, 1:07:43 PM ART
// Engine heap size: 1,671 MB. GUI used memory: 140 MB. Current time: 8/15/19, 1:07:43 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2840 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 139 MB. Current time: 8/15/19, 1:07:44 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  3630 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectCodeEditor("coeff_data0.v", 245, 177); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 2); // k (j, cl)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 15, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 15, false, false, false, false, false, true); // B (F, cl) - Double Click
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 11 seconds
selectCodeEditor("topfft.v", 110, 169); // cl (w, cl)
// Elapsed time: 17 seconds
selectCodeEditor("topfft.v", 215, 320); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff0.v", 5); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff1.v", 6); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff0.v", 5); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
// Elapsed time: 33 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v]", 1, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v]", 1, true); // ah (O, cl) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 19 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
selectCodeEditor("coeff_data0.v", 230, 340); // cl (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("coeff_data0.v", 275, 124); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff4.v", 145, 337); // cl (w, cl)
selectCodeEditor("coeff4.v", 193, 330); // cl (w, cl)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff_data0.v", 4); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,671 MB. GUI used memory: 146 MB. Current time: 8/15/19, 1:11:13 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2953 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 146 MB. Current time: 8/15/19, 1:11:13 PM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,671 MB. GUI used memory: 145 MB. Current time: 8/15/19, 1:11:15 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  3366 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.918 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // by (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 388, 393); // cl (w, cl)
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 23 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Constraints 18-5210] No constraints selected for write.. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.. ]", 12, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "ID;-;[Constraints 18-5210];-;;-;16;-;Resolution;-;This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Constraints 18-5210] No constraints selected for write.. Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 171 MB. Current time: 8/15/19, 1:12:02 PM ART
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]. ]", 15, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]. ]", 15, false, false, false, false, false, true); // ah (O, cl) - Double Click
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 1); // k (j, cl)
selectCodeEditor("topfft.v", 211, 348); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("topfft.v", 140, 391); // cl (w, cl)
selectCodeEditor("topfft.v", 139, 354); // cl (w, cl)
selectCodeEditor("topfft.v", 141, 367); // cl (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("topfft.v", 131, 332); // cl (w, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
selectCodeEditor("topfft.v", 456, 458); // cl (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 39 seconds
selectCodeEditor("coeff3.v", 294, 404); // cl (w, cl)
// Elapsed time: 14 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11); // ah (O, cl)
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "multip.v", 12); // k (j, cl)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M1 : multip (multip.v)]", 15, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M1 : multip (multip.v)]", 15, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M2 : multip (multip.v)]", 16, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M2 : multip (multip.v)]", 16, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M3 : multip (multip.v)]", 17, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M3 : multip (multip.v)]", 17, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M4 : multip (multip.v)]", 18, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M4 : multip (multip.v)]", 18, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("topfft.v", 141, 308); // cl (w, cl)
selectCodeEditor("topfft.v", 222, 349); // cl (w, cl)
selectCodeEditor("topfft.v", 169, 347); // cl (w, cl)
selectCodeEditor("topfft.v", 141, 450); // cl (w, cl)
selectCodeEditor("topfft.v", 160, 418); // cl (w, cl)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff4.v", 273, 71); // cl (w, cl)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 23 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
// Elapsed time: 20 seconds
selectCodeEditor("coeff_data0.v", 272, 130); // cl (w, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 24); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 25); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 26, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 433, 146, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 433, 146, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 433, 146, true, false, false, false, false); // n (o, cl) - Shift KeyWaveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2231 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// [GUI Memory]: 232 MB (+65kb) [02:03:25]
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 180 MB. Current time: 8/15/19, 1:17:22 PM ART
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// 'd' command handler elapsed time: 12 seconds
// Elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e (cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 1, false, true); // k (j, cl) - Double Click
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aH, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 13); // k (j, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 182 MB. Current time: 8/15/19, 1:17:30 PM ART
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 599, 269); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 182 MB. Current time: 8/15/19, 1:17:32 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 182 MB. Current time: 8/15/19, 1:17:33 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 445, 274); // n (o, cl)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 13); // k (j, cl)
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "topfft_tb_behav.wcfg"); // w
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 0); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff3.v", 11); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v]", 1); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data1.v]", 2); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data2.v]", 3); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data3.v]", 4); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v]", 5); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 6, true); // ah (O, cl) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 6); // ah (O, cl)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 0); // k (j, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 7, false); // ah (O, cl)
// [GUI Memory]: 244 MB (+1010kb) [02:05:00]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mult_tb (mult_tb.v)]", 6, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mult_tb (mult_tb.v)]", 6, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mult_tb (mult_tb.v)]", 6, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mult_tb (mult_tb.v)]", 6, false, false, false, false, true, false); // B (F, cl) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mult_tb (mult_tb.v)]", 6, false); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
// Elapsed time: 55 seconds
selectCodeEditor("multip.v", 727, 404); // cl (w, cl)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 0); // k (j, cl)
selectCodeEditor("topfft.v", 333, 352); // cl (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("topfft.v", 70, 134); // cl (w, cl)
selectCodeEditor("topfft.v", 120, 125); // cl (w, cl)
// Elapsed time: 27 seconds
selectCodeEditor("topfft.v", 307, 235); // cl (w, cl)
// Elapsed time: 27 seconds
selectCodeEditor("topfft.v", 205, 257); // cl (w, cl)
// Elapsed time: 24 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 7, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 7, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// PAPropertyPanels.initPanels (Mcoeff0 (coeff0)) elapsed time: 0.3s
// Elapsed time: 31 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectCodeEditor("multip.v", 368, 215); // cl (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v]", 1, true); // ah (O, cl) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 17 seconds
selectCodeEditor("coeff_data0.v", 347, 499); // cl (w, cl)
selectButton(PAResourceQtoS.StaleMoreAction_OUT_OF_DATE_DETAILS, "details"); // h (cS, cl)
selectButton((HResource) null, "coeff_data0.v"); // h (Q, ResizableWindow)
selectButton((HResource) null, "coeff0.v"); // h (Q, ResizableWindow)
selectButton((HResource) null, "coeff_data0.v"); // h (Q, ResizableWindow)
selectButton((HResource) null, "coeff0.v"); // h (Q, ResizableWindow)
selectButton((HResource) null, "coeff_data0.v"); // h (Q, ResizableWindow)
selectButton((HResource) null, "coeff0.v"); // h (Q, ResizableWindow)
selectCodeEditor("coeff0.v", 241, 252); // cl (w, cl)
selectCodeEditor("coeff0.v", 121, 122); // cl (w, cl)
selectCodeEditor("coeff0.v", 92, 125); // cl (w, cl)
selectCodeEditor("coeff0.v", 141, 265); // cl (w, cl)
selectCodeEditor("coeff0.v", 101, 146); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff0.v", 119, 147); // cl (w, cl)
// Elapsed time: 18 seconds
selectCodeEditor("coeff0.v", 275, 295); // cl (w, cl)
selectCodeEditor("coeff0.v", 282, 316); // cl (w, cl)
selectCodeEditor("coeff0.v", 114, 176); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff0.v", 91, 300); // cl (w, cl)
selectCodeEditor("coeff0.v", 120, 301); // cl (w, cl)
selectCodeEditor("coeff0.v", 80, 286); // cl (w, cl)
selectCodeEditor("coeff0.v", 96, 301); // cl (w, cl)
selectCodeEditor("coeff0.v", 65, 197); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff0.v", 81, 282); // cl (w, cl)
selectCodeEditor("coeff0.v", 94, 216); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'v'); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,683 MB. GUI used memory: 161 MB. Current time: 8/15/19, 1:24:12 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  1587 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 161 MB. Current time: 8/15/19, 1:24:12 PM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 160 MB. Current time: 8/15/19, 1:24:13 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2446 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // by (cl)
selectCodeEditor("coeff0.v", 195, 267); // cl (w, cl)
selectCodeEditor("coeff0.v", 203, 285); // cl (w, cl)
selectCodeEditor("coeff0.v", 180, 232); // cl (w, cl)
typeControlKey(null, null, 'z');
selectCodeEditor("coeff0.v", 127, 220); // cl (w, cl)
typeControlKey((HResource) null, "coeff0.v", 'c'); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 11, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 11, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff4.v", 257, 378); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 12, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 12, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff1.v", 275, 455); // cl (w, cl)
typeControlKey((HResource) null, "coeff1.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff1.v", 111, 276); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff1.v", 187, 300); // cl (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 14, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 14, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectCodeEditor("coeff2.v", 295, 357); // cl (w, cl)
typeControlKey((HResource) null, "coeff2.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff2.v", 141, 172); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 16); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 17, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 17, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 16, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 16, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,683 MB. GUI used memory: 167 MB. Current time: 8/15/19, 1:25:23 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 167 MB. Current time: 8/15/19, 1:25:23 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2228 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,683 MB. GUI used memory: 165 MB. Current time: 8/15/19, 1:25:24 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2657 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // by (cl)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,726 MB. GUI used memory: 192 MB. Current time: 8/15/19, 1:25:42 PM ART
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 10); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw34 : topD_1 (topD_1.v)]", 8, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw34 : topD_1 (topD_1.v)]", 8, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw34 : topD_1 (topD_1.v)]", 8); // B (F, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "coeff0.v", 7); // k (j, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,726 MB. GUI used memory: 171 MB. Current time: 8/15/19, 1:26:30 PM ART
// Engine heap size: 1,726 MB. GUI used memory: 171 MB. Current time: 8/15/19, 1:26:30 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2822 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,726 MB. GUI used memory: 172 MB. Current time: 8/15/19, 1:26:32 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3301 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // by (cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0); // ah (O, cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("coeff_data0.v", 216, 387); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 39, 274, false, false, false, true, false); // cl (w, cl) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ah (an, Popup.HeavyWeightWindow)
selectCodeEditor("coeff_data0.v", 220, 248); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 73, 155, false, false, false, true, false); // cl (w, cl) - Popup Trigger
// Elapsed time: 21 seconds
selectMenuItem(RDIResource.CodeView_TOGGLE_COLUMN_SELECTION_MODE, "Toggle column selection mode"); // ah (an, cl)
selectCodeEditor("coeff_data0.v", 227, 243); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 226, 245); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 105, 166, false, false, false, true, false); // cl (w, cl) - Popup Trigger
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // Z (an, Popup.HeavyWeightWindow)
selectMenuItem(RDIResource.HInputHandler_UNINDENT_SELECTION, "Unindent Selection"); // ah (an, Popup.HeavyWeightWindow)
selectCodeEditor("coeff_data0.v", 72, 171); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 2, 127); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 143); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 0, 152); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 161); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 2, 179); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 2, 195); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 214); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 0, 228); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 242); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 0, 261); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [GUI Memory]: 262 MB (+5498kb) [02:14:01]
// [Engine Memory]: 1,738 MB (+2763kb) [02:14:01]
// Engine heap size: 1,743 MB. GUI used memory: 179 MB. Current time: 8/15/19, 1:27:58 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2827 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,743 MB. GUI used memory: 179 MB. Current time: 8/15/19, 1:27:58 PM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,743 MB. GUI used memory: 178 MB. Current time: 8/15/19, 1:27:59 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3378 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.621 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("coeff_data0.v", 221, 91); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 274, 79); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data0.v", 'c'); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 64, 114); // cl (w, cl)
typeControlKey((HResource) null, "coeff_data0.v", 'v'); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 200, 75); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff_data0.v", 220, 100); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 235, 109); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff_data0.v", 171, 127); // cl (w, cl)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.211 ; gain = 17.688 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 184 MB. Current time: 8/15/19, 1:28:39 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 184 MB. Current time: 8/15/19, 1:28:39 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2808 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.211 ; gain = 17.688 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.238 ; gain = 17.715 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.238 ; gain = 17.715 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 183 MB. Current time: 8/15/19, 1:28:40 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3412 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2446.238 ; gain = 17.715 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("coeff_data0.v", 59, 76); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("coeff_data0.v", 3, 108); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 100, 95); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.238 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 189 MB. Current time: 8/15/19, 1:29:14 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2598 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 189 MB. Current time: 8/15/19, 1:29:14 PM ART
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.238 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.238 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.238 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 188 MB. Current time: 8/15/19, 1:29:15 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3223 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2446.238 ; gain = 0.000 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // by (cl)
// Elapsed time: 17 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data0.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:26]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data0.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 194 MB. Current time: 8/15/19, 1:29:57 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 194 MB. Current time: 8/15/19, 1:29:57 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2743 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2468.785 ; gain = 19.816 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2468.785 ; gain = 19.816 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 23.727 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 23.727 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 192 MB. Current time: 8/15/19, 1:29:58 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3453 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// [GUI Memory]: 275 MB (+399kb) [02:16:07]
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.695 ; gain = 23.727 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // by (cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 13 seconds
selectCodeEditor("coeff_data4.v", 128, 321); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 123, 329); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 126, 346); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 125, 360); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 122, 380); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 120, 396); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 104, 416); // cl (w, cl)
selectCodeEditor("coeff_data4.v", 112, 434); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 199 MB. Current time: 8/15/19, 1:30:58 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 199 MB. Current time: 8/15/19, 1:30:58 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  2622 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 198 MB. Current time: 8/15/19, 1:31:00 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3165 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data4.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:26]. ]", 10, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data4.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v)]", 1, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, topfft_tb (topfft_tb.v)]", 5, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data2.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:26]. ]", 6, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\coeff_data2.v;-;;-;16;-;line;-;26;-;;-;16;-;"); // ah (O, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11); // ah (O, cl)
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
// Elapsed time: 21 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 12, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 11, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data3.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:26]. ]", 8, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\coeff_data3.v, [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:26]. ]", 8, false); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 0); // k (j, cl)
// Elapsed time: 18 seconds
selectCodeEditor("topfft.v", 129, 399); // cl (w, cl)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 14, false); // B (F, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v), coefficientes : coeff_data4 (coeff_data4.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 14, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("coeff_data3.v", 135, 369); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 131, 380); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 133, 400); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 135, 415); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 132, 436); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 121, 455); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 115, 464); // cl (w, cl)
selectCodeEditor("coeff_data3.v", 119, 484); // cl (w, cl)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 13, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("coeff_data2.v", 135, 335); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 133, 352); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 134, 362); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 132, 379); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 132, 397); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 126, 413); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 124, 429); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 112, 438); // cl (w, cl)
selectCodeEditor("coeff_data2.v", 118, 451); // cl (w, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 10); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 11, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v), coefficientes : coeff_data1 (coeff_data1.v)]", 11, false, false, false, false, false, true); // B (F, cl) - Double Click
// [GUI Memory]: 289 MB (+216kb) [02:20:21]
selectCodeEditor("coeff_data1.v", 133, 311); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 133, 332); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 134, 344); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 131, 363); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 131, 384); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 126, 397); // cl (w, cl)
selectCodeEditor("coeff_data1.v", 108, 417); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v), coefficientes : coeff_data0 (coeff_data0.v)]", 10, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("coeff_data0.v", 198, 277); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 41, 182, false, false, false, true, false); // cl (w, cl) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ah (an, Popup.HeavyWeightWindow)
selectCodeEditor("coeff_data0.v", 0, 297); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 2, 322); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 328); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 352); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 0, 362); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 1, 383, false, false, false, false, true); // cl (w, cl) - Double Click
selectCodeEditor("coeff_data0.v", 0, 391); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 3, 414); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 113, 400); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 109, 415); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 118, 378); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 123, 368); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 123, 351); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 124, 335); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 123, 319); // cl (w, cl)
selectCodeEditor("coeff_data0.v", 123, 295); // cl (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 206 MB. Current time: 8/15/19, 1:35:08 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 206 MB. Current time: 8/15/19, 1:35:08 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  3683 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 205 MB. Current time: 8/15/19, 1:35:09 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4245 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // by (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// al (cl): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// by (cl):  Save Constraints : addNotify
// PAPropertyPanels.initPanels (topfft.v) elapsed time: 0.2s
// PAPropertyPanels.initPanels (coeff_data0.v) elapsed time: 0.2s
// TclEventType: DG_GRAPH_STALE
// by (cl):  Resetting Runs : addNotify
dismissDialog("Save Project"); // al (cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// by (cl):  Starting Design Runs : addNotify
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Aug 15 13:35:23 2019] Launched synth_1... Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 7 seconds
dismissDialog("Starting Design Runs"); // by (cl)
// TclEventType: RUN_STATUS_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,817 MB. GUI used memory: 212 MB. Current time: 8/15/19, 1:35:36 PM ART
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 212 MB. Current time: 8/15/19, 1:35:36 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  3932 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 211 MB. Current time: 8/15/19, 1:35:38 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4434 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.652 ; gain = 674.957 
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // by (cl)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ah (cl): Synthesis Completed: addNotify
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 1); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff0 : coeff0 (coeff4.v)]", 9); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff1 : coeff1 (coeff0.v)]", 10); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 14, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v), coefficientes : coeff_data3 (coeff_data3.v)]", 14, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port coeff[3]. ]", 3, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port coeff[2]. ]", 4, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port coeff[2]. ]", 4, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 1, true); // ah (O, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v), coefficientes : coeff_data2 (coeff_data2.v)]", 12, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 17, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M0 : multip (multip.v)]", 17, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("multip.v", 195, 319); // cl (w, cl)
selectCodeEditor("multip.v", 250, 354); // cl (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port coeff[3]. ]", 3, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port coeff[3]. ]", 3, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 1, true); // ah (O, cl) - Node
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cS, cl)
// by (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.324 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [GUI Memory]: 304 MB (+655kb) [02:23:27]
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 218 MB. Current time: 8/15/19, 1:37:22 PM ART
// Engine heap size: 1,817 MB. GUI used memory: 218 MB. Current time: 8/15/19, 1:37:22 PM ART
// WARNING: HEventQueue.dispatchEvent() is taking  3550 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] 
// Tcl Message: 	Parameter N bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22] INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] 
// Tcl Message: 	Parameter ND bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24] INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23] INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  	Parameter N bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23] INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23] INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23] INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 4 - type: integer  	Parameter ND1 bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 4 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24] INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58] INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71] INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24] INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] 
// Tcl Message: 	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 2 - type: integer  	Parameter ND1 bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 2 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] 
// Tcl Message: 	Parameter ND0 bound to: 1 - type: integer  	Parameter ND1 bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] 
// Tcl Message: 	Parameter ND bound to: 1 - type: integer  	Parameter Nbits bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24] INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24] INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3165.324 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3166.145 ; gain = 0.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3166.145 ; gain = 0.820 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,817 MB. GUI used memory: 217 MB. Current time: 8/15/19, 1:37:23 PM ART
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4503 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3166.145 ; gain = 0.820 
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // by (cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 1); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft.v", 0); // k (j, cl)
selectCodeEditor("topfft.v", 368, 265); // cl (w, cl)
selectCodeEditor("topfft.v", 301, 181); // cl (w, cl)
selectCodeEditor("topfft.v", 271, 197); // cl (w, cl)
selectCodeEditor("topfft.v", 283, 170); // cl (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("topfft.v", 293, 269); // cl (w, cl)
selectCodeEditor("topfft.v", 276, 280); // cl (w, cl)
selectCodeEditor("topfft.v", 322, 278); // cl (w, cl)
selectCodeEditor("topfft.v", 335, 260); // cl (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "contador.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M1 : multip (multip.v)]", 18, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M1 : multip (multip.v)]", 18, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M2 : multip (multip.v)]", 19, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), M2 : multip (multip.v)]", 19, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_2 : contador (contador.v)]", 3, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_2 : contador (contador.v)]", 3, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), control_1 : contador (contador.v)]", 2, false, false, false, false, false, true); // B (F, cl) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v), Dgen[0].nD : D_reg_1 (D_reg_1.v)]", 7, false, false, false, false, false, true); // B (F, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v)]", 22); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), DA : topD (topD.v)]", 23, true); // B (F, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), DA : topD (topD.v)]", 23, true, false, false, false, false, true); // B (F, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), DA : topD (topD.v), Dgen[0].nD : D_reg (D_reg.v)]", 24, false); // B (F, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v), DA : topD (topD.v), Dgen[0].nD : D_reg (D_reg.v)]", 24, false, false, false, false, false, true); // B (F, cl) - Double Click
selectCodeEditor("D_reg.v", 212, 278); // cl (w, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false, false, false, false, true, false); // ah (O, cl) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 2, false); // ah (O, cl)
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, C:\\fft-parallel4\\verilog\\topfft\\topfft.srcs\\sources_1\\new\\D_reg_1.v, [Synth 8-4471] merging register 'Dcoeffw12/Dgen[0].nD/Q_reg' into 'Dcoeffw0/Dgen[0].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]. ]", 44, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\fft-parallel4\verilog\topfft\topfft.srcs\sources_1\new\D_reg_1.v;-;;-;16;-;line;-;33;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 21 seconds
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "Messages_search"); // u (f, cl): TRUE
setText("PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE_SEARCH_FIELD", "multp", true); // OverlayTextField (ai, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// by (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
setText("PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE_SEARCH_FIELD", "multp"); // OverlayTextField (ai, cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// by (cl):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Thu Aug 15 13:39:40 2019] Launched synth_1... Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // by (cl)
// TclEventType: RUN_STATUS_CHANGE
setText("PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE_SEARCH_FIELD", "mul", true); // OverlayTextField (ai, cl)
// Elapsed time: 15 seconds
selectCodeEditor("D_reg_1.v", 349, 89); // cl (w, cl)
selectCodeEditor("D_reg_1.v", 266, 369); // cl (w, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Dcoeffw0 : topD_1 (topD_1.v)]", 6); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff2 : coeff2 (coeff1.v)]", 11); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff3 : coeff3 (coeff2.v)]", 12); // B (F, cl)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Mcoeff4 : coeff4 (coeff3.v)]", 13); // B (F, cl)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, topfft (topfft.v), Blq_BFI : Blq (Blq.v)]", 19); // B (F, cl)
// ah (cl): Synthesis Completed: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 4, true); // ah (O, cl) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. ]", 4); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 5, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 5, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design multip has unconnected port muestra[3]. , [Synth 8-3331] design multip has unconnected port muestra[2]. ]", 5, false, false, false, false, true, false); // ah (O, cl) - Popup Trigger
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
// WARNING: HEventQueue.dispatchEvent() is taking  3068 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ah (an, cl)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// by (cl):  Close : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cl):  Run Simulation : addNotify
dismissDialog("Close"); // by (cl)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj topfft_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// HMemoryUtils.trashcanNow. Engine heap size: 1,827 MB. GUI used memory: 257 MB. Current time: 8/15/19, 1:40:54 PM ART
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// [Engine Memory]: 1,827 MB (+1846kb) [02:27:00]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source topfft_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99 xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3166.145 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3166.145 ; gain = 0.000 
// 'd' command handler elapsed time: 13 seconds
// Elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e (cl)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 980 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb_behav.wcfg", 19); // k (j, cl)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,827 MB. GUI used memory: 256 MB. Current time: 8/15/19, 1:57:17 PM ART
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "topfft_tb.v", 12); // k (j, cl)
