// Seed: 3212811973
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8
);
  parameter id_10 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    output wand  id_2,
    output wor   id_3,
    output wire  id_4
    , id_6
);
  assign {id_6, 1} = 1 ? id_6 : -1;
  always @(negedge -1) id_1 <= -1;
  xor primCall (id_2, id_6, id_0);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
