{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608031996579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608031996579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:33:16 2020 " "Processing started: Tue Dec 15 08:33:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608031996579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608031996579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608031996579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608031997237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608031997238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_control-fsm " "Found design unit 1: fsm_control-fsm" {  } { { "fsm_control.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/fsm_control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012926 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_control " "Found entity 1: fsm_control" {  } { { "fsm_control.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/fsm_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-mux " "Found design unit 1: mux3_1-mux" {  } { { "mux_3x1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux_3x1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux_3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_16x16-rf " "Found design unit 1: rf_16x16-rf" {  } { { "rf_16x16.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012931 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_16x16 " "Found entity 1: rf_16x16" {  } { { "rf_16x16.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ula " "Found design unit 1: alu-ula" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch_1 " "Found design unit 1: datapath-arch_1" {  } { { "datapath.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012937 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comp " "Found design unit 1: comparator-comp" {  } { { "comparator.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/comparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012939 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-registrador " "Found design unit 1: reg-registrador" {  } { { "reg.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_decoder-wd " "Found design unit 1: write_decoder-wd" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012948 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_decoder " "Found entity 1: write_decoder" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_decoder-rd " "Found design unit 1: read_decoder-rd" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012951 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_decoder " "Found entity 1: read_decoder" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_1-mux2 " "Found design unit 1: mux16_1-mux2" {  } { { "mux16_1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux16_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012955 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux16_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-ir " "Found design unit 1: instruction_register-ir" {  } { { "instruction_register.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012959 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-arch_1 " "Found design unit 1: program_counter-arch_1" {  } { { "program_counter.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012961 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-soma " "Found design unit 1: adder-soma" {  } { { "adder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012963 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control " "Found design unit 1: control_unit-control" {  } { { "control_unit.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012966 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-ram " "Found design unit 1: single_port_ram-ram" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012968 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-arch " "Found design unit 1: single_port_rom-arch" {  } { { "instruction_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012972 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "instruction_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012982 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012984 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608032012984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032012984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608032013054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_0\"" {  } { { "processor.vhd" "u_0" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 datapath:u_0\|mux3_1:u_0 " "Elaborating entity \"mux3_1\" for hierarchy \"datapath:u_0\|mux3_1:u_0\"" {  } { { "datapath.vhd" "u_0" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_16x16 datapath:u_0\|rf_16x16:u_1 " "Elaborating entity \"rf_16x16\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\"" {  } { { "datapath.vhd" "u_1" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_decoder datapath:u_0\|rf_16x16:u_1\|write_decoder:wr_decoder " "Elaborating entity \"write_decoder\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|write_decoder:wr_decoder\"" {  } { { "rf_16x16.vhd" "wr_decoder" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013468 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S write_decoder.vhd(12) " "VHDL Process Statement warning at write_decoder.vhd(12): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608032013494 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[0\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013494 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[1\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013494 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[2\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013494 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[3\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013494 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[4\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[5\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[6\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[7\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[8\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[9\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[10\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[11\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[12\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[13\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[14\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[15\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013495 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_decoder datapath:u_0\|rf_16x16:u_1\|read_decoder:rd_decoder1 " "Elaborating entity \"read_decoder\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|read_decoder:rd_decoder1\"" {  } { { "rf_16x16.vhd" "rd_decoder1" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013496 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S read_decoder.vhd(12) " "VHDL Process Statement warning at read_decoder.vhd(12): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[0\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[1\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[2\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[3\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[4\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[5\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[6\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[7\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[8\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[9\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[10\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[11\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[12\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[13\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[14\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[15\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013519 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:u_0\|rf_16x16:u_1\|reg:reg_0 " "Elaborating entity \"reg\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|reg:reg_0\"" {  } { { "rf_16x16.vhd" "reg_0" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 datapath:u_0\|rf_16x16:u_1\|mux16_1:mux1 " "Elaborating entity \"mux16_1\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|mux16_1:mux1\"" {  } { { "rf_16x16.vhd" "mux1" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:u_0\|alu:u_2 " "Elaborating entity \"alu\" for hierarchy \"datapath:u_0\|alu:u_2\"" {  } { { "datapath.vhd" "u_2" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013589 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608032013619 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] ALU.vhd(20) " "Inferred latch for \"o_S\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] ALU.vhd(20) " "Inferred latch for \"o_S\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] ALU.vhd(20) " "Inferred latch for \"o_S\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] ALU.vhd(20) " "Inferred latch for \"o_S\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] ALU.vhd(20) " "Inferred latch for \"o_S\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] ALU.vhd(20) " "Inferred latch for \"o_S\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] ALU.vhd(20) " "Inferred latch for \"o_S\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] ALU.vhd(20) " "Inferred latch for \"o_S\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] ALU.vhd(20) " "Inferred latch for \"o_S\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] ALU.vhd(20) " "Inferred latch for \"o_S\[9\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] ALU.vhd(20) " "Inferred latch for \"o_S\[10\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] ALU.vhd(20) " "Inferred latch for \"o_S\[11\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] ALU.vhd(20) " "Inferred latch for \"o_S\[12\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] ALU.vhd(20) " "Inferred latch for \"o_S\[13\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] ALU.vhd(20) " "Inferred latch for \"o_S\[14\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] ALU.vhd(20) " "Inferred latch for \"o_S\[15\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032013620 "|datapath|alu:u_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:u_0\|comparator:u_3 " "Elaborating entity \"comparator\" for hierarchy \"datapath:u_0\|comparator:u_3\"" {  } { { "datapath.vhd" "u_3" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u_1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u_1\"" {  } { { "processor.vhd" "u_1" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register control_unit:u_1\|instruction_register:ir " "Elaborating entity \"instruction_register\" for hierarchy \"control_unit:u_1\|instruction_register:ir\"" {  } { { "control_unit.vhd" "ir" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_control control_unit:u_1\|fsm_control:fsm " "Elaborating entity \"fsm_control\" for hierarchy \"control_unit:u_1\|fsm_control:fsm\"" {  } { { "control_unit.vhd" "fsm" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter control_unit:u_1\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"control_unit:u_1\|program_counter:pc\"" {  } { { "control_unit.vhd" "pc" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control_unit:u_1\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"control_unit:u_1\|adder:ad\"" {  } { { "control_unit.vhd" "ad" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:u_2 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:u_2\"" {  } { { "processor.vhd" "u_2" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032013945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_Memory data_memory.vhd(34) " "VHDL Process Statement warning at data_memory.vhd(34): signal \"w_Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608032014592 "|processor|single_port_ram:u_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_Addr data_memory.vhd(34) " "VHDL Process Statement warning at data_memory.vhd(34): signal \"w_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608032014592 "|processor|single_port_ram:u_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_R_DATA data_memory.vhd(31) " "VHDL Process Statement warning at data_memory.vhd(31): inferring latch(es) for signal or variable \"o_R_DATA\", which holds its previous value in one or more paths through the process" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608032014593 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[0\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[0\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014593 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[1\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[1\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014593 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[2\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[2\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014594 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[3\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[3\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014595 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[4\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[4\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014595 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[5\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[5\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014595 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[6\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[6\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[7\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[7\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[8\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[8\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[9\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[9\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[10\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[10\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[11\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[11\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[12\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[12\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[13\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[13\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[14\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[14\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014596 "|processor|single_port_ram:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R_DATA\[15\] data_memory.vhd(31) " "Inferred latch for \"o_R_DATA\[15\]\" at data_memory.vhd(31)" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032014597 "|processor|single_port_ram:u_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:u_3 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:u_3\"" {  } { { "processor.vhd" "u_3" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032015403 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:u_3\|instruction_rom " "RAM logic \"single_port_rom:u_3\|instruction_rom\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.vhd" "instruction_rom" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608032017734 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "single_port_ram:u_2\|w_Memory " "RAM logic \"single_port_ram:u_2\|w_Memory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.vhd" "w_Memory" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608032017734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608032017734 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" "" { Text "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608032017737 ""}  } { { "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" "" { Text "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608032017737 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[3\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[4\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[5\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[6\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[7\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[8\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[9\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[14\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[10\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[11\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[12\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[13\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[2\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[1\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[0\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[15\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608032017922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608032018332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608032018600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608032018600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608032018802 "|processor|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLR " "No output dependent on input pin \"i_CLR\"" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608032018802 "|processor|i_CLR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608032018802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608032018803 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608032018803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608032018803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032018982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:33:38 2020 " "Processing ended: Tue Dec 15 08:33:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032018982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032018982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032018982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608032018982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608032020961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608032020961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:33:40 2020 " "Processing started: Tue Dec 15 08:33:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608032020961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608032020961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608032020961 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608032021165 ""}
{ "Info" "0" "" "Project  = processador_6_instrucoes" {  } {  } 0 0 "Project  = processador_6_instrucoes" 0 0 "Fitter" 0 0 1608032021166 ""}
{ "Info" "0" "" "Revision = processador_6_instrucoes" {  } {  } 0 0 "Revision = processador_6_instrucoes" 0 0 "Fitter" 0 0 1608032021166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608032021415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608032021418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador_6_instrucoes 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"processador_6_instrucoes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608032021427 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1608032021512 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1608032021512 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608032022164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608032022209 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608032022401 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608032022860 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1608032042279 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032042349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608032042353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608032042353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608032042353 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608032042353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608032042354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608032042354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608032042354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608032042354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608032042354 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032042368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_6_instrucoes.sdc " "Synopsys Design Constraints File file not found: 'processador_6_instrucoes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608032057955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608032057955 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1608032057955 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1608032057956 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608032057957 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1608032057957 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608032057957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608032057959 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1608032058154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032059091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608032059752 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608032060357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032060357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608032062248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Workspace/Processador_6_instrucoes/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608032070619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608032070619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608032071026 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1608032071026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608032071026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032071034 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608032072648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608032072714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608032073250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608032073250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608032073693 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608032075448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/Processador_6_instrucoes/output_files/processador_6_instrucoes.fit.smsg " "Generated suppressed messages file C:/Workspace/Processador_6_instrucoes/output_files/processador_6_instrucoes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608032076031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6535 " "Peak virtual memory: 6535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032076959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:34:36 2020 " "Processing ended: Tue Dec 15 08:34:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032076959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032076959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032076959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608032076959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608032078585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608032078586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:34:38 2020 " "Processing started: Tue Dec 15 08:34:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608032078586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608032078586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608032078586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608032079924 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608032088020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032088772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:34:48 2020 " "Processing ended: Tue Dec 15 08:34:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032088772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032088772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032088772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608032088772 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608032089512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608032090792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608032090793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:34:50 2020 " "Processing started: Tue Dec 15 08:34:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608032090793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608032090793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_sta processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608032090794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608032091031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608032092187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608032092187 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1608032092285 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1608032092286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_6_instrucoes.sdc " "Synopsys Design Constraints File file not found: 'processador_6_instrucoes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608032093151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608032093152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608032093152 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1608032093152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608032093152 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1608032093153 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608032093153 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1608032093163 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608032093180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032093312 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608032093325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608032093377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608032094501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608032094592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608032094592 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1608032094593 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1608032094593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032094685 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608032094703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608032094993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608032095958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608032096072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608032096072 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1608032096072 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1608032096072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096165 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608032096181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608032096438 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608032096438 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1608032096438 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1608032096438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608032096500 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608032097295 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608032097295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5126 " "Peak virtual memory: 5126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032097443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:34:57 2020 " "Processing ended: Tue Dec 15 08:34:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032097443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032097443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032097443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608032097443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1608032099073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608032099078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:34:58 2020 " "Processing started: Tue Dec 15 08:34:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608032099078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608032099078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608032099079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1608032100891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador_6_instrucoes.vho C:/Workspace/Processador_6_instrucoes/simulation/modelsim/ simulation " "Generated file processador_6_instrucoes.vho in folder \"C:/Workspace/Processador_6_instrucoes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608032101019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032101156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:35:01 2020 " "Processing ended: Tue Dec 15 08:35:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032101156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032101156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032101156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608032101156 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608032101931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608032223749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608032223750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 08:37:03 2020 " "Processing started: Tue Dec 15 08:37:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608032223750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608032223750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processador_6_instrucoes -c processador_6_instrucoes --netlist_type=sgate " "Command: quartus_npp processador_6_instrucoes -c processador_6_instrucoes --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608032223750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1608032224021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608032224163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 08:37:04 2020 " "Processing ended: Tue Dec 15 08:37:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608032224163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608032224163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608032224163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608032224163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608045930461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608045930461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 12:25:30 2020 " "Processing started: Tue Dec 15 12:25:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608045930461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608045930461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processador_6_instrucoes -c processador_6_instrucoes --netlist_type=sm_process " "Command: quartus_npp processador_6_instrucoes -c processador_6_instrucoes --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608045930461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1608045930804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608045930891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 12:25:30 2020 " "Processing ended: Tue Dec 15 12:25:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608045930891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608045930891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608045930891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1608045930891 ""}
