A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_CDS_FSP_UID!FUNC_NO_SWAP_PIN!FUNC_HARD_LOCATION!FUNC_NO_SWAP_GATE_EXT!FUNC_CDS_FSP_MAPPED_CELL!FUNC_CDS_FSP_FPGA_SYMBOL!FUNC_CDS_FSP_TERM_TYPE!FUNC_CDS_FSP_TERM_NAME!FUNC_ROOM!FUNC_GROUP!FUNC_CDS_FSP_TERM_INDEX!FUNC_CDS_FSP_INSTANCE_ID!FUNC_NO_SWAP_GATE!FUNC_NO_XNET_CONNECTION!FUNC_CDS_FSP_IS_FPGA!
J!D:/PROJECTS/HARDWAREDESIGN/PULTONPCBTEST/allegro/pultonpcbtest.brd!Fri Jul 19 21:44:46 2024!0.0000!0.0000!533.4000!431.8000!0.0001!millimeters!PULTONPCBTEST!10.400000 mil!2!UP TO DATE!
S!@pultonpcbtest.schematic1(sch_1):ins127@grm033d70e105me15d.\grm033d70e105me15d.normal\(chips)!GRM033D70E105ME15D_CAPC0603X33N_GRM033D70E105ME15D!C1!.\chipsView.dat!!!!!!F3!!!!!!!!!!!!!!!!!!
S!@pultonpcbtest.schematic1(sch_1):ins253@st232acdr.\st232acdr.normal\(chips)!ST232ACDR_SOIC127P600X175-16N_ST232ACDR!IC1!.\chipsView.dat!!!!!!F2!!!!!!!!!!!!!!!!!!
S!@pultonpcbtest.schematic1(sch_1):ins62@\219320-0001\.\219320-0001.normal\(chips)!219320-0001_2193200001_219320-0001!J1!.\chipsView.dat!!!!!!TF-3!!!!!!!!!!!!!!!!!!
S!@pultonpcbtest.schematic1(sch_1):ins180@rje741aa1410a.\rje741aa1410a.normal\(chips)!RJE741AA1410A_RJE741AA1410A_RJE741AA1410A!J2!.\chipsView.dat!!!!!!F1!!!!!!!!!!!!!!!!!!
S!@pultonpcbtest.schematic1(sch_1):ins316@stbc08pmr.\stbc08pmr.normal\(chips)!STBC08PMR_SON95P300X300X100-7N-D_STBC08PMR!PS1!.\chipsView.dat!!!!!!F0!!!!!!!!!!!!!!!!!!
