0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/33381/CPU-Design-and-Practice/lab/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab1/lab1.srcs/sim_1/imports/lab1/testbench.v,1566281649,verilog,,,,testbench,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab1/lab1.srcs/sources_1/imports/lab1/led.v,1566283070,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab1/lab1.srcs/sim_1/imports/lab1/testbench.v,,led,,,,,,,,
