# ArchRival Core

![ArchRival Banner](assets/banner.svg)

**ArchRival** is a small and modular **SoC + CPU core** that implements the [ICMC-Processor](https://github.com/simoesusp/Processador-ICMC/)'s ISA, developed from scratch with maintainability, portability, and educational value in mind.


## Key Goals

- Write clean, readable and maintainable SystemVerilog.
- Organize the codebase by separating design, verification, and target-specific files.
- Document every aspect of the processor's design, architecture, and the ISA to ensure the CPU is built on a solid, unambiguous foundation.
- Maintain full compatibility with original ICMC-Processor.
- Make the platform suitable for teaching and experimentation, by allowing easy addition of new features.
- Implement a new pipelined and performant datapath, as well as a better modular SoC design.


## Motivation

The ICMC-Processor is a CPU architecture developed at USP (University of SÃ£o Paulo) for teaching Computer Organization. The original project successfully created a full ecosystem: the processor design, an assembler, a simulator (with commendable modern web/GUI implementations by students), a compiler, and some documentation.

However, a closer inspection of their FPGA implementation reveals significant technical and organizational deficiencies:

1. Technical Debt: The design is riddled with poor hardware practices, such as:
    - Inefficient Arithmetic: The use of single-cycle combinational integer division limits the maximum clock frequency and increases the complexity of the synthesized logic circuit.
    - Complex Control Logic: Features a complex instruction decoding mechanism, which increases the critical path and makes verification difficult.
    - Poor Clock Management: Relies on a long cascade of flip-flop clock dividers instead of using PLLs, leading to poor clock skew, slew and jitter.
    - Unsafe Reset Implementation: Usage of asynchronous reset without synchronous deassertion creates potential metastability problems.
    - Low Performance Design: The inherent multi-cycle further exacerbates the poor performance, negatively affecting both instruction throughput and latency.

2. Code Quality: Despite its intention to be a simple design, the VHDL code is verbose, lacks clarity, and is generally hard to read and maintain.

3. Project Organization: The repository is a mess, with different versions and FPGA targets spread over multiple directories. Source files are buried alongside hundreds of project files, automatically generated outputs, and abandoned .bak files, violating every project management principle.


## Getting Started

To begin working with the ArchRival Core, whether for simulation, synthesis, or programming an FPGA, please refer to the **BUILD.md** file for a comprehensive guide on required tools, dependencies, and build instructions.

To familiarize yourself with the processor's Instruction Set Architecture (ISA), its microarchitecture, logic design, and implementation, please refer to our documentation.


## ğŸ“ Project Structure

```text
ArchRival/
â”œâ”€â”€ assets/             # Graphics, logo, banner, diagrams, and schematics.
â”œâ”€â”€ docs/               # Documentation and design notes.
â”œâ”€â”€ scripts/            # Build and automation scripts
â”œâ”€â”€ design/             # Synthesizable SystemVerilog code
â”‚   â”œâ”€â”€ rtl/            # Core RTL modules (ALU, datapath, control, etc.)
â”‚   â””â”€â”€ lib/            # Shared packages, interfaces, constants, and macros
â”œâ”€â”€ verif/                  # Verification environment
â”‚   â”œâ”€â”€ vip/                # Reusable Verification IP (Agents, UVM components)
â”‚   â”œâ”€â”€ testbench/          # Unit/module test harnesses & sequences for simulation
â”‚   â”œâ”€â”€ tests/              # Benchmarks & ISA Coverage
â”‚   â”‚   â”œâ”€â”€ isa_coverage/   # Assembly/C programs for ISA coverage
â”‚   â”‚   â””â”€â”€ benchmarks/     # Synthetic load tests (e.g., Dhrystone)
â”‚   â””â”€â”€ formal/             # Formal verification
â”œâ”€â”€ model/              # High-level cycle-accurate models and algorithms
â”œâ”€â”€ ip/                 # Vendor-specific IP (memories, PLLs, etc.)
â”‚   â”œâ”€â”€ intel/
â”‚   â”œâ”€â”€ xilinx/
â”‚   â”œâ”€â”€ sky130/
â”‚   â””â”€â”€ gf180mcu/
â””â”€â”€ targets/            # Target-specific files and synthesis outputs
    â”œâ”€â”€ fpga/
    â”‚   â””â”€â”€ DE2_115/
    â”‚       â”œâ”€â”€ constraints/    # Timing constraints (.sdc), pin assignments
    â”‚       â”œâ”€â”€ synth/          # Post-synthesis netlists
    â”‚       â”œâ”€â”€ impl/           # Post-P&R bitstream (.sof)
    â”‚       â””â”€â”€ reports/        # Timing, utilization, and power reports
    â””â”€â”€ asic/
        â””â”€â”€ sky130/
            â”œâ”€â”€ constraints/    # Timing constraints, floorplan
            â”œâ”€â”€ results/        # Final GDSII, netlists, Liberty files
            â”œâ”€â”€ reports/        # Timing, utilization, and power reports
            â””â”€â”€ workspace/      # Intermediate files generated by tools
```


## Contributing

We welcome contributions to the design, verification, and documentation! Please read our **CONTRIBUTING.md** file to learn how you can help and for guidelines on submitting pull requests.


## License

This project is licensed under the **CERN Open Hardware Licence Version 2 - Strongly Reciprocal**. See the **LICENSE** file for details.
