Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date             : Fri Apr 15 11:39:41 2016
| Host             : BILLLINC3DA running 64-bit major release  (build 9200)
| Command          : report_power -file top_flyinglogo_power_routed.rpt -pb top_flyinglogo_power_summary_routed.pb
| Design           : top_flyinglogo
| Device           : xc7a35ticpg236-1L
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.181  |
| Dynamic (W)              | 0.119  |
| Device Static (W)        | 0.062  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 99.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |      349 |       --- |             --- |
|   LUT as Logic |    <0.001 |      177 |     20800 |            0.85 |
|   CARRY4       |    <0.001 |       18 |      8150 |            0.22 |
|   Register     |    <0.001 |       83 |     41600 |            0.19 |
|   F7/F8 Muxes  |    <0.001 |        9 |     32600 |            0.02 |
|   Others       |     0.000 |       28 |       --- |             --- |
| Signals        |    <0.001 |      252 |       --- |             --- |
| Block RAM      |     0.001 |        5 |        50 |           10.00 |
| MMCM           |     0.115 |        1 |         5 |           20.00 |
| I/O            |     0.002 |       16 |       106 |           15.09 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.181 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.008 |       0.002 |      0.006 |
| Vccaux    |       1.800 |     0.075 |       0.064 |      0.011 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+--------------------------+-----------------+
| Clock            | Domain                   | Constraint (ns) |
+------------------+--------------------------+-----------------+
| clk              | clk                      |            10.0 |
| clk_out1_dcm_25m | u0/inst/clk_out1_dcm_25m |            40.0 |
| clkfbout_dcm_25m | u0/inst/clkfbout_dcm_25m |            40.0 |
+------------------+--------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top_flyinglogo                        |     0.119 |
|   u0                                  |     0.115 |
|     inst                              |     0.115 |
|   u1                                  |     0.001 |
|     U0                                |     0.001 |
|       inst_blk_mem_gen                |     0.001 |
|         gnativebmg.native_blk_mem_gen |     0.001 |
|           valid.cstr                  |     0.001 |
|             has_mux_a.A               |    <0.001 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[1].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[2].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[3].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[4].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[5].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|   u2                                  |    <0.001 |
|   u3                                  |    <0.001 |
+---------------------------------------+-----------+


