id,title,note,excerpt,url,folder,tags,created,cover,highlights,favorite
920017166,Is In-Memory Compute Still Alive?,,"It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.",https://semiengineering.com/is-in-memory-compute-still-alive/,my_library,"semiconductors, semiconductor-memory",2024-12-12T11:12:55.152Z,https://semiengineering.com/wp-content/uploads/Bryon-IMC-1.png?fit=908%2C796&ssl=1,,False
902929333,New Ultrafast Memory Boosts Intel Data Center Chips,,"While Intel's primary product focus is on the processors, or brains, that make computers work, system memory (that's DRAM) is a critical component for performance. This is especially true in servers, where the multiplication of processing cores has outpaced the rise in memory bandwidth (in other wor...",https://www.techpowerup.com/328898/new-ultrafast-memory-boosts-intel-data-center-chips,my_library,"semiconductors, semiconductor-memory",2024-11-17T12:38:23.296Z,https://www.techpowerup.com/img/QEk3Oq1NQYA0XjRv.jpg,,False
876797930,JEDEC Finalizes HBM4 Spec With A Key Upgrade For Memory Manufacturers,,"HBM4 is going to double the bandwidth of HBM3, but not through the usual increase in clock rate.",https://hothardware.com/news/jedec-finalizes-hbm4-spec,my_library,"semiconductor-memory, semiconductors",2024-07-13T04:35:16.000Z,https://images.hothardware.com/contentimages/newsitem/64987/content/hero-hbm-dram-example.jpg,,False
876796895,"AI memory emerges as new battleground for SK Hynix, Samsung and others",,Demand for high-bandwidth memory is driving competition -- and prices -- higher,https://asia.nikkei.com/Business/Business-Spotlight/AI-memory-emerges-as-new-battleground-for-SK-Hynix-Samsung-and-others,my_library,"semiconductor-memory, semiconductors",2024-05-11T21:50:29.000Z,https://www.ft.com/__origami/service/image/v2/images/raw/https%3A%2F%2Fcms-image-bucket-production-ap-northeast-1-a7d2.s3.ap-northeast-1.amazonaws.com%2Fimages%2F4%2F6%2F8%2F2%2F47662864-1-eng-GB%2F198616488_l.jpg?width=1260&fit=cover&gravity=faces&dpr=2&quality=medium&source=nar-cms&format=auto&height=630,,False
876796762,"Rambus Unveils GDDR7 Memory Controller IP: PAM3 Signaling, Up To 48 Gbps Da",,"Rambus has unveiled its next-gen GDDR7 memory controller IP, featuring PAM3 Signaling, and up to 48 Gbps transfer speeds.",https://wccftech.com/rambus-gddr7-memory-controller-ip-pam3-signaling-48-gbps-192-gbps-bandwidth,my_library,"semiconductor-memory, semiconductors",2024-04-23T18:47:06.000Z,https://cdn.wccftech.com/wp-content/uploads/2024/04/Rambus-GDDR7-Memory-Controller-IP-Main-FT.jpg,,False
876793756,Micron NVDRAM may never become a product,,"Micron’s NVDRAM chip could be a proving ground for technologies used in other products – and not become a standalone product itself. The 32Gb storage-class nonvolatile random-access memory chip design was revealed in a Micron paper at the December IEDM event, and is based on ferroelectricRAM technology with near-DRAM speed and longer-than-NAND endurance. Analysts we […]",https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product,my_library,"semiconductor-memory, semiconductors",2024-01-09T09:16:53.000Z,https://blocksandfiles.com/wp-content/uploads/2021/11/shutterstock_question.jpeg,,False
876793704,Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gb,,We're getting a first glimpses of Samsung's next-generation HBM3E and GDDR7 memory chips.,https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7,my_library,"semiconductor-memory, semiconductors",2023-10-21T22:21:18.000Z,https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-HBM3E-news.png,,False
876792681,Gallery of Processor Cache Effects,,,http://igoro.com/archive/gallery-of-processor-cache-effects,my_library,"cpus, semiconductor-memory, semiconductors",2023-07-18T14:09:35.000Z,,,False
876792645,AI Capacity Constraints - CoWoS and HBM Supply Chain,,"Quarterly Ramp for Nvidia, Broadcom, Google, AMD, AMD Embedded (Xilinx), Amazon, Marvell, Microsoft, Alchip, Alibaba T-Head, ZTE Sanechips, Samsung, Micron, and SK Hynix",https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and,my_library,"gpus, semiconductor-memory, semiconductors",2023-07-09T15:32:48.000Z,"https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F7200eed5-4750-42ef-9709-755af8ec5f0e_2387x2025.png",,False
876792613,Micron to Introduce GDDR7 Memory in 1H 2024,,"GDDR7 is getting closer, says Micron.",https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024,my_library,"gpus, semiconductor-memory, semiconductors",2023-06-30T21:00:14.000Z,https://cdn.mos.cms.futurecdn.net/Dwk4v483zJSHF7iD4kp7R-1200-80.png,,False
876792611,Micron Announces GDDR7 for GPUs Coming in First Half of 2024,,"Though it'll arrive just in time for mid-cycle refresh from AMD, Nvidia, and Intel, it's unclear if there will be any takers just yet.",https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024,my_library,"gpus, semiconductor-memory, semiconductors",2023-06-30T12:20:58.000Z,https://i.extremetech.com/imagery/content-types/07kN5oasl2Qeky7WDxOa5YW/hero-image.fill.size_1200x675.jpg,,False
876792596,AI Server Cost Analysis – Memory Is The Biggest Loser,,Micron $MU looks very weak in AI,https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is,my_library,"cpus, gpus, semiconductor-memory, semiconductors",2023-06-22T21:59:39.000Z,"https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3f05107e-aad1-4b2d-922c-ddbcafb39085_1252x704.jpeg",,False
876792066,Panmnesia speeds up vector search with CXL,,Panmnesia has devised CXL-based vector search methods that are much faster than Microsoft’s Bing and Outlook.,https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl,my_library,"interconnects, semiconductor-memory, semiconductors",2023-06-20T20:38:02.000Z,https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg,,False
876791890,3D DRAM could be revolutionary – if it works,,We asked memory semiconductor industry analyst Jim Handy of Objective Analysis how he views 3D DRAM technology.,https://blocksandfiles.com/2023/05/05/50784,my_library,"semiconductor-memory, semiconductors",2023-05-05T20:06:05.000Z,https://blocksandfiles.com/wp-content/uploads/2022/01/stars.jpeg,,False
876791821,"Memory Roundup: Ultra-low-power SRAM, ULTRARAM, & 3D Flash Hit the Scene",,New memory technologies have emerged to push the boundaries of conventional computer storage.,https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene,my_library,"semiconductor-memory, semiconductors",2023-04-25T11:59:15.000Z,https://www.allaboutcircuits.com/uploads/thumbnails/Scanning_electron_microscope_image_of_two_ULTRARAM_memory_arra.jpg,,False
876791785,State of the Art And Future Directions of Rowhammer (ETH Zurich),,"A new technical paper titled “Fundamentally Understanding and Solving RowHammer” was published by researchers at ETH Zurich. Abstract “We provide an overview of recent developments and future directions in the RowHammer vulnerability that plagues modern DRAM (Dynamic Random Memory Access) chips, which are used in almost all computing systems as main memory. RowHammer is the... » read more",https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich,my_library,"semiconductor-memory, semiconductors",2023-04-19T00:42:07.000Z,https://semiengineering.com/wp-content/uploads/AdobeStock_427648898-lock-scaled.jpeg,,False
876791646,New Chip Purportedly Offers the “Best Memory of Any Chip for Edge AI”,,USC researchers have announced a breakthrough in memristive technology that could shrink edge computing for AI to smartphone-sized devices.,https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai,my_library,"semiconductor-memory, semiconductors",2023-04-04T10:48:12.000Z,https://www.allaboutcircuits.com/uploads/thumbnails/USC_memory_research_could_enable_AI_on_portable_devices.jpg,,False
876790941,SK hynix breezes past 300-layer 3D NAND mark,,SK hynix,https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark,my_library,"semiconductor-memory, semiconductors",2023-03-17T13:41:02.000Z,https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg,,False
876790921,Taking a look at the ReRAM state of play,,ReRAM startup Intrinsic Semiconductor Technologies has raised $9.73 million to expand its engineering team and bring its product to market.,https://blocksandfiles.com/2023/03/16/the-state-of-reram-play,my_library,"semiconductor-memory, semiconductors",2023-03-16T13:12:17.000Z,https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg,,False
876790543,Choosing The Correct High-Bandwidth Memory,,New applications require a deep understanding of the tradeoffs for different types of DRAM.,https://semiengineering.com/choosing-the-correct-high-bandwidth-memory,my_library,"semiconductor-memory, semiconductors",2023-01-25T13:18:03.000Z,https://semiengineering.com/wp-content/uploads/HBM-Diagram-copy.png,,False
876789727,Safeguarding SRAMs From IP Theft (Best Paper Award),,A technical paper titled “Beware of Discarding Used SRAMs: Information is Stored Permanently” was published by researchers at Auburn University. The paper won “Best Paper Award” at the IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE) Oct. 25-27 in Huntsville. Abstract: “Data recovery has long been a focus of the electronics industry... » read more,https://semiengineering.com/safeguarding-srams-from-ip-theft,my_library,"semiconductor-memory, semiconductors",2022-12-18T12:18:02.000Z,https://semiengineering.com/wp-content/uploads/AdobeStock_383844937-scaled.jpeg,,False
876789643,SK hynix boosts DDR5 DRAM speed with parallel reads,,SK hynix boosts DDR5 DRAM speed,https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads,my_library,"semiconductor-memory, semiconductors",2022-12-08T17:19:23.000Z,https://blocksandfiles.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg,,False
876789621,Just How Bad Is CXL Memory Latency?,,Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory,https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency,my_library,"interconnects, semiconductor-memory, semiconductors",2022-12-06T12:48:35.000Z,https://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg,,False
876788725,Researchers Develop Transistor-free Compute-in-Memory Architecture,,"Using new materials, UPenn researchers recently demonstrated how analog compute-in-memory circuits can provide a programmable solution for AI computing.",https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture,my_library,"circuits-electronics, semiconductor-memory, semiconductors",2022-10-13T12:53:11.000Z,https://www.allaboutcircuits.com/uploads/thumbnails/Transistor-free_CIM.jpg,,False
876788646,Decreasing Refresh Latency of Off-the-Shelf DRAM Chips,,"A new technical paper titled “HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips” was published by researchers at ETH Zürich, TOBB University of Economics and Technology and Galicia Supercomputing Center (CESGA). Abstract “DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data... » read more",https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips,my_library,"semiconductor-memory, semiconductors",2022-09-29T00:44:05.000Z,https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg,,False
876788638,How Memory Design Optimizes System Performance,,"Changes are steady in the memory hierarchy, but how and where that memory is accessed is having a big impact.",https://semiengineering.com/how-memory-design-optimizes-system-performance,my_library,"circuits-electronics, semiconductor-memory, semiconductors",2022-09-26T23:40:40.000Z,https://semiengineering.com/wp-content/uploads/Fig01_Rambus.png,,False
876788446,Performance Benefits of Using Huge Pages for Code. | Easyperf,,,https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code,my_library,"chip-design, cpus, semiconductor-memory, semiconductors",2022-09-05T01:16:42.000Z,,,False
876780817,SRAM vs. DRAM: The Future of Memory - EE Times,,"EE Times Compares SRAM vs. DRAM, Common Issues With Each Type Of Memory, And Takes A Look At The Future For Computer Memory.",https://www.eetimes.com/author.asp?doc_id=1334088&section_id=36,my_library,"semiconductor-memory, semiconductors",2021-12-11T11:26:12.000Z,https://www.eetimes.com/wp-content/uploads/media-1308555-181217-sram-pyramid-1200-min.png,,False
876780730,3D Stacking Could Boost GPU Machine Learning,,"Nvidia has staked its growth in the datacenter on machine learning. Over the past few years, the company has rolled out features in its GPUs aimed neural",https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning,my_library,"deep-learning, gpus, interconnects, semiconductor-memory, semiconductors",2021-12-08T22:21:43.000Z,https://www.nextplatform.com/wp-content/uploads/2015/11/TeslaGPU2.jpg,,False
876780683,"NeuroMem IC Matches Patterns, Sees All, Knows All - EE Times",,"PARIS — If you’ve ever seen the U.S. TV series “Person of Interest,” during which an anonymous face in the Manhattan crowd, highlighted inside a digital",http://www.eetimes.com/document.asp?doc_id=1325690,my_library,"semiconductor-memory, semiconductors",2021-12-06T22:18:39.000Z,https://www.eetimes.com/wp-content/uploads/images-eetimes-2015-02-1325690-personal-identification-366.png,,False
876780656,Advantages Of LPDDR5: A New Clocking Scheme,,Innovative new clocking schemes in the latest LPDDR standard enable easier implementation of controllers and PHYs at maximum data rate as well as new options for power consumption.,https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme,my_library,"semiconductor-memory, semiconductors",2021-12-03T19:59:38.000Z,https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?fit=1600%2C715&ssl=1,,False
876780256,Using Memory Differently To Boost Speed,,Getting data in and out of memory faster is adding some unexpected challenges.,https://semiengineering.com/using-memory-differently-to-boost-speed,my_library,"semiconductor-memory, semiconductors",2021-12-03T19:54:57.000Z,https://semiengineering.com/wp-content/uploads/2019/06/iStock-513307992-blue-mascot.jpg?fit=1394%2C753&ssl=1,,False
876780255,UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster,,"PALO ALTO, Calif., August 19, 2019 — UPMEM announced today a Processing-in-Memory (PIM) acceleration solution that allows big data and AI applications to run 20 times faster and with 10 […]",https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster,my_library,"semiconductor-memory, semiconductors",2021-12-03T19:54:37.000Z,https://www.hpcwire.com/wp-content/uploads/2018/02/HPCwire-logo-square.png,,False
876780254,DRAM Tradeoffs: Speed Vs. Energy,,"Experts at the Table: Which type of DRAM is best for different applications, and why performance and power can vary so much.",https://semiengineering.com/dram-tradeoffs-speed-vs-energy,my_library,"semiconductor-memory, semiconductors",2021-12-03T19:54:20.000Z,https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?fit=1600%2C534&ssl=1,,False
876780194,Process Control For Next-Generation Memories,,Emerging memory technologies call for an integrated PVD process system capable of depositing and measuring multiple materials under vacuum.,https://semiengineering.com/process-control-for-next-generation-memories,my_library,"semiconductor-memory, semiconductors",2021-12-02T01:42:41.000Z,https://semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?fit=875%2C170&ssl=1,,False
876780185,Executing Commands in Memory: DRAM Commands - Technical Articles,,This article will take a closer look at the commands used to control and interact with DRAM.,https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands,my_library,"semiconductor-memory, semiconductors",2021-12-02T01:41:48.000Z,https://www.allaboutcircuits.com/uploads/thumbnails/DRAM_commands_featured.jpg,,False
876780151,Memory at the Core of New Deep Learning Research Chip,,"Over the last two years, there has been a push for novel architectures to feed the needs of machine learning and more specifically, deep neural networks.",https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip,my_library,"deep-learning, semiconductor-memory, semiconductors",2021-12-01T14:44:34.000Z,https://www.nextplatform.com/wp-content/uploads/2016/06/ab_53434447820.jpe,,False
876780146,Caches: LRU v. random,,,http://danluu.com/2choices-eviction,my_library,"semiconductor-memory, semiconductors",2021-11-30T21:27:41.000Z,,,False
876779882,Did IBM Just Preview The Future of Caches?,,,https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches,my_library,"cpus, semiconductor-memory, semiconductors",2021-09-04T22:34:47.000Z,https://images.anandtech.com/doci/16924/IBM%20Telum%2021x9_678x452.jpg,,False
876779107,"As Chips Shrink, Rowhammer Attacks Get Harder to Stop",,A full fix for the “Half-Double” technique will require rethinking how memory semiconductors are designed.,https://www.wired.com/story/rowhammer-half-double-attack-bit-flips,my_library,"semiconductor-memory, semiconductors",2021-05-30T01:59:42.000Z,"https://media.wired.com/photos/60ad5de00744ea4218d0e6be/191:100/w_1280,c_limit/GettyImages-812951392.jpg",,False
876778994,11 Ways To Reduce AI Energy Consumption,,"Pushing AI to the edge requires new architectures, tools, and approaches.",https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption,my_library,"deep-learning, semiconductor-memory, semiconductors",2021-05-13T18:49:00.000Z,https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig03_in_memory_computer_LinleyGroup.png?fit=499%2C377&ssl=1,,False
876778259,Overcoming Challenges In Next-Generation SRAM Cell Architectures,,,https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures,my_library,"semiconductor-memory, semiconductors",2021-03-19T22:14:05.000Z,,,False
876778245,Micron Abandons 3D XPoint Memory Technology,,,https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology,my_library,"semiconductor-memory, semiconductors",2021-03-18T13:10:40.000Z,https://images.anandtech.com/doci/16558/3D%20XPoint%20Wafer_678x452.jpg,,False
876778244,SVT: Six Stacked Vertical Transistors,,SRAM cell architecture introduction: design and process challenges assessment.,https://semiengineering.com/svt-six-stacked-vertical-transistors,my_library,"semiconductor-memory, semiconductors",2021-03-18T13:10:25.000Z,https://semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1,,False
876776455,What Designers Need to Know About Error Correction Code (ECC) In DDR Memori,,"How side-band, inline, on-die, and link error correcting schemes work and the applications to which they are best suited.",https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories,my_library,"error-correction, semiconductor-memory, semiconductors",2020-12-10T09:52:40.000Z,https://i2.wp.com/semiengineering.com/wp-content/uploads/Synopsys_DDR-ECC-fig1-side-band-ECC.png?fit=623%2C404&ssl=1,,False
876776243,Making Full Memory IP Robust During Design - Semiwiki,,Looking at a typical SoC design today it's likely to…,https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design,my_library,"chip-design, semiconductor-memory, semiconductors",2020-11-03T02:05:50.000Z,https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg,,False
876776133,DDR4 Makes Headway Even with DDR5 Modules on Its Heels,,"With no definitive release date for DDR5, DDR4 is making significant strides.",https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels,my_library,"semiconductor-memory, semiconductors",2020-11-03T00:15:29.000Z,https://www.allaboutcircuits.com/uploads/thumbnails/SMART%E2%80%99s_memory_module_.jpg,,False
876775879,How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30,,"Micron's GDDR6X is one of the star components in Nvidia's RTX 3070, 3080, and 3080 video cards. It's so fast it should boost gaming past the 4K barrier.",https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards,my_library,"gpus, semiconductor-memory, semiconductors",2020-09-16T10:28:12.000Z,https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?w=1024?w=1200&strip=all,,False
876773538,Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM,,,https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm,my_library,"semiconductor-memory, semiconductors",2020-01-13T23:51:45.000Z,https://images.anandtech.com/doci/15375/IMGP7931_678x452.jpg,,False
876772923,Why the Memory Subsystem is Critical in Inferencing Chips,,Good inferencing chips can move data very quickly,https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips,my_library,"semiconductor-memory, semiconductors",2019-12-23T16:56:41.000Z,https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg,,False
876772585,Building An MRAM Array,,Why MRAM is so attractive.,https://semiengineering.com/building-an-mram-array,my_library,"semiconductor-memory, semiconductors",2019-10-17T17:27:01.000Z,https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1,,False
876771754,Manufacturing memory means scribing silicon in a sea of sensors | Ars Techn,,“Industry 4.0” is already here for some companies—especially silicon foundries.,https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors,my_library,"semiconductor-memory, semiconductors",2019-08-12T18:38:25.000Z,https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-scaled.jpg,,False
876771689,In Memory And Near-Memory Compute,,How much power is spent storing and moving data.,https://semiengineering.com/in-memory-and-near-memory-compute,my_library,"semiconductor-memory, semiconductors",2019-07-25T18:50:56.000Z,https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1,,False
876771045,RAMBleed,,,https://rambleed.com,my_library,"semiconductor-memory, semiconductors",2019-06-12T14:03:25.000Z,,,False
876770913,Memory Architectures In AI: One Size Doesn't Fit All,,Comparing different machine learning use-cases and the architectures being used to address them.,https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all,my_library,"semiconductor-memory, semiconductors",2019-04-04T18:51:04.000Z,https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig1.png?fit=674%2C328&ssl=1,,False
876769943,Emerging Memories Today: Understanding Bit Selectors - The Memory Guy Blog,,"The previous post in this series (excerpted from the Objective Analysis and Coughlin Associates Emerging Memory report) explained why emerging memories are necessary. Oddly enough, this series will explain bit selectors before defining all of the emerging memory technologies themselves. The reason why is that the bit selector determines how small a bit cell can",https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors,my_library,"semiconductor-memory, semiconductors",2018-11-28T22:48:36.000Z,https://thememoryguy.com/wp-content/uploads/2018/11/Emerging-Memory-Parade-150x150.jpg,,False
876769691,Processing In Memory,,Processing In Memory Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.,https://semiengineering.com/processing-in-memory,my_library,"semiconductor-memory, semiconductors",2018-09-06T15:28:18.000Z,https://semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?fit=1640%2C746&ssl=1,,False
876769368,Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs,,"Micron notes that GDDR6 has silicon changes, channel enhancements, and talks a bit about performance measurements of the new memory.",https://hothardware.com/news/micron-talks-gddr6,my_library,"semiconductor-memory, semiconductors",2018-06-04T02:18:41.000Z,https://hothardware.com/ContentImages/NewsItem/44666/content/gddr6.jpg,,False
876769263,"To Speed Up AI, Mix Memory and Processing",,New computing architectures aim to extend artificial intelligence from the cloud to smartphones,https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing,my_library,"semiconductor-memory, semiconductors",2018-03-26T13:24:42.000Z,https://spectrum.ieee.org/media-library/image-sujan-gonugondla.jpg?id=25585354&width=1200&height=600&coordinates=0%2C170%2C0%2C170,,False
