# TCL File Generated by Component Editor 18.1
# Mon Jun 10 12:01:22 BRT 2019
# DO NOT MODIFY


# 
# USB_3_FTDI "FTDI_UMFT601A_Module" v1.3
#  2019.06.10.12:01:22
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module USB_3_FTDI
# 
set_module_property DESCRIPTION ""
set_module_property NAME USB_3_FTDI
set_module_property VERSION 1.3
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FTDI_UMFT601A_Module
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL USB_3_FTDI_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file ftdi_out_io_buffer_5b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
add_fileset_file ftdi_inout_io_buffer_39b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
add_fileset_file ftdi_in_io_buffer_3b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
add_fileset_file ftdi_data_dc_fifo.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
add_fileset_file ftdi_umft601a_controller_ent.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
add_fileset_file USB_3_FTDI_top.vhd VHDL PATH Usb_3_Ftdi/USB_3_FTDI_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL USB_3_FTDI_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file ftdi_out_io_buffer_5b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
add_fileset_file ftdi_inout_io_buffer_39b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
add_fileset_file ftdi_in_io_buffer_3b.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
add_fileset_file ftdi_data_dc_fifo.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
add_fileset_file ftdi_umft601a_controller_ent.vhd VHDL PATH Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
add_fileset_file USB_3_FTDI_top.vhd VHDL PATH Usb_3_Ftdi/USB_3_FTDI_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point conduit_umft_pins
# 
add_interface conduit_umft_pins conduit end
set_interface_property conduit_umft_pins associatedClock clock_sink
set_interface_property conduit_umft_pins associatedReset reset_sink
set_interface_property conduit_umft_pins ENABLED true
set_interface_property conduit_umft_pins EXPORT_OF ""
set_interface_property conduit_umft_pins PORT_NAME_MAP ""
set_interface_property conduit_umft_pins CMSIS_SVD_VARIABLES ""
set_interface_property conduit_umft_pins SVD_ADDRESS_GROUP ""

add_interface_port conduit_umft_pins umft_data_bus umft_data_signal Bidir 32
add_interface_port conduit_umft_pins umft_reset_n_pin umft_reset_n_signal Output 1
add_interface_port conduit_umft_pins umft_rxf_n_pin umft_rxf_n_signal Input 1
add_interface_port conduit_umft_pins umft_clock_pin umft_clock_signal Input 1
add_interface_port conduit_umft_pins umft_wakeup_n_pin umft_wakeup_n_signal Bidir 1
add_interface_port conduit_umft_pins umft_be_bus umft_be_signal Bidir 4
add_interface_port conduit_umft_pins umft_txe_n_pin umft_txe_n_signal Input 1
add_interface_port conduit_umft_pins umft_gpio_bus umft_gpio_bus_signal Bidir 2
add_interface_port conduit_umft_pins umft_wr_n_pin umft_wr_n_signal Output 1
add_interface_port conduit_umft_pins umft_rd_n_pin umft_rd_n_signal Output 1
add_interface_port conduit_umft_pins umft_oe_n_pin umft_oe_n_signal Output 1
add_interface_port conduit_umft_pins umft_siwu_n_pin umft_siwu_n_signal Output 1


# 
# connection point avalon_burst_slave
# 
add_interface avalon_burst_slave avalon end
set_interface_property avalon_burst_slave addressUnits WORDS
set_interface_property avalon_burst_slave associatedClock clock_sink
set_interface_property avalon_burst_slave associatedReset reset_sink
set_interface_property avalon_burst_slave bitsPerSymbol 8
set_interface_property avalon_burst_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_burst_slave burstcountUnits WORDS
set_interface_property avalon_burst_slave explicitAddressSpan 0
set_interface_property avalon_burst_slave holdTime 0
set_interface_property avalon_burst_slave linewrapBursts false
set_interface_property avalon_burst_slave maximumPendingReadTransactions 16
set_interface_property avalon_burst_slave maximumPendingWriteTransactions 0
set_interface_property avalon_burst_slave readLatency 0
set_interface_property avalon_burst_slave readWaitTime 1
set_interface_property avalon_burst_slave setupTime 0
set_interface_property avalon_burst_slave timingUnits Cycles
set_interface_property avalon_burst_slave writeWaitTime 0
set_interface_property avalon_burst_slave ENABLED true
set_interface_property avalon_burst_slave EXPORT_OF ""
set_interface_property avalon_burst_slave PORT_NAME_MAP ""
set_interface_property avalon_burst_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_burst_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_burst_slave avalon_burst_slave_address address Input 16
add_interface_port avalon_burst_slave avalon_burst_slave_read read Input 1
add_interface_port avalon_burst_slave avalon_burst_slave_readdata readdata Output 32
add_interface_port avalon_burst_slave avalon_burst_slave_waitrequest waitrequest Output 1
add_interface_port avalon_burst_slave avalon_burst_slave_burstcount burstcount Input 8
add_interface_port avalon_burst_slave avalon_burst_slave_byteenable byteenable Input 4
add_interface_port avalon_burst_slave avalon_burst_slave_readdatavalid readdatavalid Output 1
add_interface_port avalon_burst_slave avalon_burst_slave_write write Input 1
add_interface_port avalon_burst_slave avalon_burst_slave_writedata writedata Input 32
set_interface_assignment avalon_burst_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_burst_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_burst_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_burst_slave embeddedsw.configuration.isPrintableDevice 0

