/** @file
  Memory map definition of THUNDERHILL platform.

  Copyright (c) 2017, Linaro, Ltd. All rights reserved.<BR>
  Copyright (c) 2022, Ventana Micro Systems Inc. All Rights Reserved.<BR>

  SPDX-License-Identifier: BSD-2-Clause-Patent
**/

#ifndef MEMORY_MAP_H
#define MEMORY_MAP_H

#define THUNDERHILL_SYS_I2C_BASE              0x00000000 /* FIXME: */
#define THUNDERHILL_SYS_I2C_SIZE              0x1000 /* FIXME: */

#define THUNDERHILL_SYS_QSPI_BASE             0x00000000 /* FIXME: */
#define THUNDERHILL_SYS_QSPI_APB_SIZE         0x4000
#define THUNDERHILL_SYS_QSPI_SDMA_BASE        (THUNDERHILL_SYS_QSPI_BASE + THUNDERHILL_SYS_QSPI_APB_SIZE)
#define THUNDERHILL_SYS_QSPI_SDMA_SIZE        0x4000
#define THUNDERHILL_SYS_QSPI_SIZE             (THUNDERHILL_SYS_QSPI_APB_SIZE + THUNDERHILL_SYS_QSPI_SDMA_SIZE)

#define THUNDERHILL_PCIE0_ECAM                 0x20000000ULL//, 0x1040000000ULL, 0x1080000000ULL, 0x1090000000ULL
#define THUNDERHILL_PCIE0_ECAM_SIZE            0x02000000//, 0x40000000, 0x10000000, 0x10000000
#define THUNDERHILL_PCIE1_ECAM                 0x60000000ULL//, 0x1040000000ULL, 0x1080000000ULL, 0x1090000000ULL
#define THUNDERHILL_PCIE1_ECAM_SIZE            0x02000000//, 0x40000000, 0x10000000, 0x10000000
#define THUNDERHILL_PCIE0_MMIO32               0x40000000//, 0xA0000000, 0xB0000000, 0xB4000000
#define THUNDERHILL_PCIE0_MMIO32_SIZE          0x20000000//, 0x10000000, 0x04000000, 0x04000000
#define THUNDERHILL_PCIE1_MMIO32               0x80000000//, 0xA0000000, 0xB0000000, 0xB4000000
#define THUNDERHILL_PCIE1_MMIO32_SIZE          0x20000000//, 0x10000000, 0x04000000, 0x04000000

#endif /* MEMORY_MAP_H_ */
