Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:31:42 2022
****************************************


  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          5.2047                     2.6981 &   4.6981 r
  la_data_in[24] (net)                                   2   0.3060 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6981 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2465   5.2095   0.9500  -2.4521  -2.4815 &   2.2166 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1610   0.9500            0.0656 &   2.2822 r
  mprj/buf_i[152] (net)                                  2   0.0132 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1610   0.9500   0.0000   0.0002 &   2.2824 r
  data arrival time                                                                                                  2.2824

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9701   1.0500   0.0000   1.6550 &   4.6816 r
  clock reconvergence pessimism                                                                           0.0000     4.6816
  clock uncertainty                                                                                       0.1000     4.7816
  library hold time                                                                     1.0000            0.1524     4.9339
  data required time                                                                                                 4.9339
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9339
  data arrival time                                                                                                 -2.2824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2229 
  total derate : arrival time                                                                             0.1310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3539 

  slack (with derating applied) (VIOLATED)                                                               -2.6516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2977 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          5.1695                     2.6782 &   4.6782 r
  la_data_in[25] (net)                                   2   0.3038 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6782 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1571   5.1745   0.9500  -2.3937  -2.4195 &   2.2586 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1562   0.9500            0.0627 &   2.3213 r
  mprj/buf_i[153] (net)                                  2   0.0110 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0418   0.1562   0.9500  -0.0189  -0.0197 &   2.3016 r
  data arrival time                                                                                                  2.3016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6613 &   4.6879 r
  clock reconvergence pessimism                                                                           0.0000     4.6879
  clock uncertainty                                                                                       0.1000     4.7879
  library hold time                                                                     1.0000            0.1526     4.9405
  data required time                                                                                                 4.9405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9405
  data arrival time                                                                                                 -2.3016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2232 
  total derate : arrival time                                                                             0.1289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3521 

  slack (with derating applied) (VIOLATED)                                                               -2.6389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2868 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             5.0868                     2.6431 &   4.6431 r
  la_oenb[21] (net)                                      2   0.2995 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6431 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1219   5.0905   0.9500  -2.3759  -2.4105 &   2.2327 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1619   0.9500            0.0733 &   2.3059 r
  mprj/buf_i[85] (net)                                   2   0.0145 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0515   0.1619   0.9500  -0.0244  -0.0254 &   2.2805 r
  data arrival time                                                                                                  2.2805

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4871 &   4.5136 r
  clock reconvergence pessimism                                                                           0.0000     4.5136
  clock uncertainty                                                                                       0.1000     4.6136
  library hold time                                                                     1.0000            0.1524     4.7660
  data required time                                                                                                 4.7660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7660
  data arrival time                                                                                                 -2.2805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2149 
  total derate : arrival time                                                                             0.1283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3433 

  slack (with derating applied) (VIOLATED)                                                               -2.4855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1422 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          5.9471                     3.0747 &   5.0747 r
  la_data_in[31] (net)                                   2   0.3493 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0747 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5416   5.9547   0.9500  -2.5463  -2.5502 &   2.5244 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   0.9500            0.0220 &   2.5465 r
  mprj/buf_i[159] (net)                                  1   0.0080 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1608   0.9500   0.0000   0.0001 &   2.5466 r
  data arrival time                                                                                                  2.5466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9700   1.0500   0.0000   1.6533 &   4.6799 r
  clock reconvergence pessimism                                                                           0.0000     4.6799
  clock uncertainty                                                                                       0.1000     4.7799
  library hold time                                                                     1.0000            0.1524     4.9323
  data required time                                                                                                 4.9323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9323
  data arrival time                                                                                                 -2.5466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2229 
  total derate : arrival time                                                                             0.1350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3578 

  slack (with derating applied) (VIOLATED)                                                               -2.3857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0279 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             5.1474                     2.6696 &   4.6696 r
  la_oenb[24] (net)                                      2   0.3027 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6696 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6352   5.1519   0.9500  -2.1221  -2.1366 &   2.5330 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1545   0.9500            0.0623 &   2.5953 r
  mprj/buf_i[88] (net)                                   2   0.0103 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0175   0.1545   0.9500  -0.0075  -0.0078 &   2.5875 r
  data arrival time                                                                                                  2.5875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9702   1.0500   0.0000   1.6578 &   4.6844 r
  clock reconvergence pessimism                                                                           0.0000     4.6844
  clock uncertainty                                                                                       0.1000     4.7844
  library hold time                                                                     1.0000            0.1527     4.9370
  data required time                                                                                                 4.9370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9370
  data arrival time                                                                                                 -2.5875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2231 
  total derate : arrival time                                                                             0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3377 

  slack (with derating applied) (VIOLATED)                                                               -2.3495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0119 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             5.0018                     2.5922 &   4.5922 r
  la_oenb[22] (net)                                      2   0.2940 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5922 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5689   5.0064   0.9500  -2.0499  -2.0633 &   2.5289 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1775   0.9500            0.0916 &   2.6205 r
  mprj/buf_i[86] (net)                                   2   0.0245 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0510   0.1775   0.9500  -0.0247  -0.0255 &   2.5950 r
  data arrival time                                                                                                  2.5950

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9703   1.0500   0.0000   1.6624 &   4.6890 r
  clock reconvergence pessimism                                                                           0.0000     4.6890
  clock uncertainty                                                                                       0.1000     4.7890
  library hold time                                                                     1.0000            0.1517     4.9407
  data required time                                                                                                 4.9407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9407
  data arrival time                                                                                                 -2.5950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.1133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (VIOLATED)                                                               -2.3457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0092 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             4.9999                     2.5915 &   4.5915 r
  la_oenb[23] (net)                                      2   0.2939 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5915 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5455   5.0044   0.9500  -2.0584  -2.0724 &   2.5191 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1673   0.9500            0.0828 &   2.6018 r
  mprj/buf_i[87] (net)                                   2   0.0184 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1673   0.9500   0.0000   0.0003 &   2.6021 r
  data arrival time                                                                                                  2.6021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9701   1.0500   0.0000   1.6559 &   4.6825 r
  clock reconvergence pessimism                                                                           0.0000     4.6825
  clock uncertainty                                                                                       0.1000     4.7825
  library hold time                                                                     1.0000            0.1521     4.9346
  data required time                                                                                                 4.9346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9346
  data arrival time                                                                                                 -2.6021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2230 
  total derate : arrival time                                                                             0.1120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3349 

  slack (with derating applied) (VIOLATED)                                                               -2.3325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9975 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             4.8691                     2.5248 &   4.5248 r
  la_oenb[20] (net)                                      2   0.2862 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5248 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5753   4.8734   0.9500  -2.0480  -2.0661 &   2.4587 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1646   0.9500            0.0877 &   2.5463 r
  mprj/buf_i[84] (net)                                   2   0.0178 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0659   0.1646   0.9500  -0.0303  -0.0315 &   2.5148 r
  data arrival time                                                                                                  2.5148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4909 &   4.5175 r
  clock reconvergence pessimism                                                                           0.0000     4.5175
  clock uncertainty                                                                                       0.1000     4.6175
  library hold time                                                                     1.0000            0.1522     4.7697
  data required time                                                                                                 4.7697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7697
  data arrival time                                                                                                 -2.5148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2151 
  total derate : arrival time                                                                             0.1130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3281 

  slack (with derating applied) (VIOLATED)                                                               -2.2549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9268 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          4.8934                     2.5411 &   4.5411 r
  la_data_in[21] (net)                                   2   0.2879 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5411 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5851   4.8971   0.9500  -2.0521  -2.0731 &   2.4680 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1628   0.9500            0.0848 &   2.5528 r
  mprj/buf_i[149] (net)                                  2   0.0165 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0448   0.1628   0.9500  -0.0204  -0.0212 &   2.5316 r
  data arrival time                                                                                                  2.5316

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4864 &   4.5129 r
  clock reconvergence pessimism                                                                           0.0000     4.5129
  clock uncertainty                                                                                       0.1000     4.6129
  library hold time                                                                     1.0000            0.1523     4.7653
  data required time                                                                                                 4.7653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7653
  data arrival time                                                                                                 -2.5316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2149 
  total derate : arrival time                                                                             0.1124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3273 

  slack (with derating applied) (VIOLATED)                                                               -2.2336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9063 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             5.3335                     2.7604 &   4.7604 r
  la_oenb[13] (net)                                      2   0.3133 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7604 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0547   5.3392   0.9500  -2.2770  -2.2887 &   2.4716 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   0.9500            0.0759 &   2.5476 r
  mprj/buf_i[77] (net)                                   2   0.0236 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0194   0.1805   0.9500  -0.0101  -0.0102 &   2.5374 r
  data arrival time                                                                                                  2.5374

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9674   1.0500   0.0000   1.4865 &   4.5131 r
  clock reconvergence pessimism                                                                           0.0000     4.5131
  clock uncertainty                                                                                       0.1000     4.6131
  library hold time                                                                     1.0000            0.1515     4.7646
  data required time                                                                                                 4.7646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7646
  data arrival time                                                                                                 -2.5374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2149 
  total derate : arrival time                                                                             0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3387 

  slack (with derating applied) (VIOLATED)                                                               -2.2272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8886 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             5.4662                     2.8265 &   4.8265 r
  la_oenb[11] (net)                                      2   0.3210 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8265 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0546   5.4724   0.9500  -2.2857  -2.2922 &   2.5343 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1779   0.9500            0.0663 &   2.6005 r
  mprj/buf_i[75] (net)                                   2   0.0209 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0527   0.1779   0.9500  -0.0247  -0.0257 &   2.5748 r
  data arrival time                                                                                                  2.5748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4927 &   4.5193 r
  clock reconvergence pessimism                                                                           0.0000     4.5193
  clock uncertainty                                                                                       0.1000     4.6193
  library hold time                                                                     1.0000            0.1517     4.7710
  data required time                                                                                                 4.7710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7710
  data arrival time                                                                                                 -2.5748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.1247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3399 

  slack (with derating applied) (VIOLATED)                                                               -2.1961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8562 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             5.9164                     3.0434 &   5.0434 r
  la_oenb[43] (net)                                      2   0.3464 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0434 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2287   5.9260   0.9500  -2.3521  -2.3311 &   2.7123 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2018   0.9500            0.0627 &   2.7751 r
  mprj/buf_i[107] (net)                                  2   0.0315 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1004   0.2018   0.9500  -0.0483  -0.0500 &   2.7250 r
  data arrival time                                                                                                  2.7250

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9694   1.0500   0.0000   1.6410 &   4.6676 r
  clock reconvergence pessimism                                                                           0.0000     4.6676
  clock uncertainty                                                                                       0.1000     4.7676
  library hold time                                                                     1.0000            0.1506     4.9182
  data required time                                                                                                 4.9182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9182
  data arrival time                                                                                                 -2.7250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2223 
  total derate : arrival time                                                                             0.1306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3529 

  slack (with derating applied) (VIOLATED)                                                               -2.1932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8403 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             5.3187                     2.7475 &   4.7475 r
  la_oenb[12] (net)                                      2   0.3121 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7475 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8684   5.3249   0.9500  -2.1984  -2.2020 &   2.5455 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1749   0.9500            0.0718 &   2.6174 r
  mprj/buf_i[76] (net)                                   2   0.0204 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0540   0.1749   0.9500  -0.0257  -0.0266 &   2.5908 r
  data arrival time                                                                                                  2.5908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4923 &   4.5189 r
  clock reconvergence pessimism                                                                           0.0000     4.5189
  clock uncertainty                                                                                       0.1000     4.6189
  library hold time                                                                     1.0000            0.1518     4.7707
  data required time                                                                                                 4.7707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7707
  data arrival time                                                                                                 -2.5908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.1206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3358 

  slack (with derating applied) (VIOLATED)                                                               -2.1799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8442 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             6.9440                     3.5871 &   5.5871 r
  la_oenb[55] (net)                                      2   0.4079 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.5871 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1594   6.9535   0.9500  -2.9566  -2.9446 &   2.6425 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2742   0.9500            0.0681 &   2.7107 r
  mprj/buf_i[119] (net)                                  2   0.0635 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2056   0.2744   0.9500  -0.1075  -0.1089 &   2.6017 r
  data arrival time                                                                                                  2.6017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9672   1.0500   0.0000   1.4656 &   4.4921 r
  clock reconvergence pessimism                                                                           0.0000     4.4921
  clock uncertainty                                                                                       0.1000     4.5921
  library hold time                                                                     1.0000            0.1475     4.7396
  data required time                                                                                                 4.7396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7396
  data arrival time                                                                                                 -2.6017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2139 
  total derate : arrival time                                                                             0.1654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3793 

  slack (with derating applied) (VIOLATED)                                                               -2.1379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7585 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          5.0458                     2.6166 &   4.6166 r
  la_data_in[22] (net)                                   2   0.2967 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6166 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3802   5.0502   0.9500  -2.0398  -2.0538 &   2.5628 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1682   0.9500            0.0810 &   2.6439 r
  mprj/buf_i[150] (net)                                  2   0.0185 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0239   0.1682   0.9500  -0.0118  -0.0122 &   2.6317 r
  data arrival time                                                                                                  2.6317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4819 &   4.5085 r
  clock reconvergence pessimism                                                                           0.0000     4.5085
  clock uncertainty                                                                                       0.1000     4.6085
  library hold time                                                                     1.0000            0.1521     4.7606
  data required time                                                                                                 4.7606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7606
  data arrival time                                                                                                 -2.6317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2147 
  total derate : arrival time                                                                             0.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3262 

  slack (with derating applied) (VIOLATED)                                                               -2.1289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8027 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          5.4131                     2.8062 &   4.8062 r
  la_data_in[34] (net)                                   2   0.3183 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8062 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4330   5.4183   0.9500  -2.0056  -2.0043 &   2.8019 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   0.9500            0.0545 &   2.8564 r
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1619   0.9500   0.0000   0.0001 &   2.8565 r
  data arrival time                                                                                                  2.8565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9697   1.0500   0.0000   1.6467 &   4.6732 r
  clock reconvergence pessimism                                                                           0.0000     4.6732
  clock uncertainty                                                                                       0.1000     4.7732
  library hold time                                                                     1.0000            0.1524     4.9256
  data required time                                                                                                 4.9256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9256
  data arrival time                                                                                                 -2.8565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.1085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3310 

  slack (with derating applied) (VIOLATED)                                                               -2.0690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7380 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.7280                     1.9239 &   3.9239 r
  la_oenb[15] (net)                                      2   0.2182 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9239 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3182   3.7318   0.9500  -1.3130  -1.3099 &   2.6140 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   0.9500            0.1370 &   2.7510 r
  mprj/buf_i[79] (net)                                   2   0.0176 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0190   0.1490   0.9500  -0.0040  -0.0039 &   2.7471 r
  data arrival time                                                                                                  2.7471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4920 &   4.5186 r
  clock reconvergence pessimism                                                                           0.0000     4.5186
  clock uncertainty                                                                                       0.1000     4.6186
  library hold time                                                                     1.0000            0.1529     4.7715
  data required time                                                                                                 4.7715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7715
  data arrival time                                                                                                 -2.7471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2919 

  slack (with derating applied) (VIOLATED)                                                               -2.0244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7325 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          5.0413                     2.6015 &   4.6015 r
  la_data_in[28] (net)                                   2   0.2956 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6015 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8217   5.0473   0.9500  -1.7447  -1.7305 &   2.8711 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1623   0.9500            0.0761 &   2.9471 r
  mprj/buf_i[156] (net)                                  2   0.0151 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0467   0.1623   0.9500  -0.0219  -0.0229 &   2.9243 r
  data arrival time                                                                                                  2.9243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6619 &   4.6885 r
  clock reconvergence pessimism                                                                           0.0000     4.6885
  clock uncertainty                                                                                       0.1000     4.7885
  library hold time                                                                     1.0000            0.1523     4.9409
  data required time                                                                                                 4.9409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9409
  data arrival time                                                                                                 -2.9243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3209 

  slack (with derating applied) (VIOLATED)                                                               -2.0166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6957 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             5.2923                     2.7334 &   4.7334 r
  la_oenb[32] (net)                                      2   0.3105 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7334 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1764   5.2987   0.9500  -1.8501  -1.8350 &   2.8984 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1582   0.9500            0.0576 &   2.9560 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0555   0.1582   0.9500  -0.0257  -0.0268 &   2.9292 r
  data arrival time                                                                                                  2.9292

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9698   1.0500   0.0000   1.6488 &   4.6754 r
  clock reconvergence pessimism                                                                           0.0000     4.6754
  clock uncertainty                                                                                       0.1000     4.7754
  library hold time                                                                     1.0000            0.1525     4.9279
  data required time                                                                                                 4.9279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9279
  data arrival time                                                                                                 -2.9292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2226 
  total derate : arrival time                                                                             0.1025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3251 

  slack (with derating applied) (VIOLATED)                                                               -1.9987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6736 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           6.5748                     3.3827 &   5.3827 r
  la_data_in[3] (net)                                    2   0.3852 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3827 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0908   6.5863   0.9500  -2.8150  -2.7982 &   2.5845 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1768   0.9500            0.0024 &   2.5869 r
  mprj/buf_i[131] (net)                                  2   0.0119 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0108   0.1768   0.9500  -0.0044  -0.0045 &   2.5824 r
  data arrival time                                                                                                  2.5824

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9308   1.0500   0.0000   1.2973 &   4.3239 r
  clock reconvergence pessimism                                                                           0.0000     4.3239
  clock uncertainty                                                                                       0.1000     4.4239
  library hold time                                                                     1.0000            0.1517     4.5756
  data required time                                                                                                 4.5756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5756
  data arrival time                                                                                                 -2.5824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.1494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3553 

  slack (with derating applied) (VIOLATED)                                                               -1.9933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6380 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             5.1335                     2.6524 &   4.6524 r
  la_oenb[31] (net)                                      2   0.3012 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6524 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9985   5.1394   0.9500  -1.7690  -1.7558 &   2.8966 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1417   0.9500            0.0500 &   2.9466 r
  mprj/buf_i[95] (net)                                   1   0.0039 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1417   0.9500   0.0000   0.0000 &   2.9466 r
  data arrival time                                                                                                  2.9466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9700   1.0500   0.0000   1.6531 &   4.6797 r
  clock reconvergence pessimism                                                                           0.0000     4.6797
  clock uncertainty                                                                                       0.1000     4.7797
  library hold time                                                                     1.0000            0.1532     4.9329
  data required time                                                                                                 4.9329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9329
  data arrival time                                                                                                 -2.9466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2228 
  total derate : arrival time                                                                             0.0964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (VIOLATED)                                                               -1.9863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6670 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             5.1102                     2.6509 &   4.6509 r
  la_oenb[27] (net)                                      2   0.3006 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6509 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1978   5.1147   0.9500  -1.9000  -1.9047 &   2.7462 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1682   0.9500            0.0775 &   2.8237 r
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0855   0.1682   0.9500  -0.0389  -0.0406 &   2.7830 r
  data arrival time                                                                                                  2.7830

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9674   1.0500   0.0000   1.4788 &   4.5054 r
  clock reconvergence pessimism                                                                           0.0000     4.5054
  clock uncertainty                                                                                       0.1000     4.6054
  library hold time                                                                     1.0000            0.1521     4.7575
  data required time                                                                                                 4.7575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7575
  data arrival time                                                                                                 -2.7830
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2145 
  total derate : arrival time                                                                             0.1058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3203 

  slack (with derating applied) (VIOLATED)                                                               -1.9745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6541 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             5.4484                     2.8141 &   4.8141 r
  la_oenb[33] (net)                                      2   0.3197 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8141 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2078   5.4551   0.9500  -1.8774  -1.8592 &   2.9549 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1565   0.9500            0.0467 &   3.0017 r
  mprj/buf_i[97] (net)                                   1   0.0093 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0519   0.1565   0.9500  -0.0240  -0.0251 &   2.9766 r
  data arrival time                                                                                                  2.9766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9697   1.0500   0.0000   1.6467 &   4.6733 r
  clock reconvergence pessimism                                                                           0.0000     4.6733
  clock uncertainty                                                                                       0.1000     4.7733
  library hold time                                                                     1.0000            0.1526     4.9259
  data required time                                                                                                 4.9259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9259
  data arrival time                                                                                                 -2.9766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.1034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3260 

  slack (with derating applied) (VIOLATED)                                                               -1.9493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6233 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          5.1852                     2.6913 &   4.6913 r
  la_data_in[19] (net)                                   2   0.3051 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6913 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5529   5.1896   0.9500  -2.0492  -2.0607 &   2.6306 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   0.9500            0.0723 &   2.7029 r
  mprj/buf_i[147] (net)                                  2   0.0167 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0544   0.1670   0.9500  -0.0254  -0.0265 &   2.6764 r
  data arrival time                                                                                                  2.6764

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9418   1.0500   0.0000   1.3404 &   4.3670 r
  clock reconvergence pessimism                                                                           0.0000     4.3670
  clock uncertainty                                                                                       0.1000     4.4670
  library hold time                                                                     1.0000            0.1521     4.6191
  data required time                                                                                                 4.6191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6191
  data arrival time                                                                                                 -2.6764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2080 
  total derate : arrival time                                                                             0.1123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3203 

  slack (with derating applied) (VIOLATED)                                                               -1.9427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6224 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.9424                     0.5114 &   2.5114 f
  io_in[19] (net)                                        2   0.0914 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5114 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9433   0.9500   0.0000   0.0158 &   2.5271 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   0.9500            0.4016 &   2.9288 f
  mprj/buf_i[211] (net)                                  2   0.0422 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1294   0.9500   0.0000   0.0024 &   2.9312 f
  data arrival time                                                                                                  2.9312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5099 &   4.5365 r
  clock reconvergence pessimism                                                                           0.0000     4.5365
  clock uncertainty                                                                                       0.1000     4.6365
  library hold time                                                                     1.0000            0.2254     4.8619
  data required time                                                                                                 4.8619
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8619
  data arrival time                                                                                                 -2.9312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2160 
  total derate : arrival time                                                                             0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2381 

  slack (with derating applied) (VIOLATED)                                                               -1.9307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6926 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          5.1729                     2.6769 &   4.6769 r
  la_data_in[15] (net)                                   2   0.3038 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6769 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2747   5.1782   0.9500  -1.9046  -1.9026 &   2.7743 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1836   0.9500            0.0875 &   2.8618 r
  mprj/buf_i[143] (net)                                  2   0.0267 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0401   0.1836   0.9500  -0.0204  -0.0210 &   2.8408 r
  data arrival time                                                                                                  2.8408

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4909 &   4.5175 r
  clock reconvergence pessimism                                                                           0.0000     4.5175
  clock uncertainty                                                                                       0.1000     4.6175
  library hold time                                                                     1.0000            0.1514     4.7689
  data required time                                                                                                 4.7689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7689
  data arrival time                                                                                                 -2.8408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2151 
  total derate : arrival time                                                                             0.1060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3211 

  slack (with derating applied) (VIOLATED)                                                               -1.9281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6070 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          5.4299                     2.8108 &   4.8108 r
  la_data_in[33] (net)                                   2   0.3191 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8108 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0531   5.4357   0.9500  -1.8297  -1.8160 &   2.9948 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1480   0.9500            0.0390 &   3.0339 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1480   0.9500   0.0000   0.0001 &   3.0339 r
  data arrival time                                                                                                  3.0339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9697   1.0500   0.0000   1.6467 &   4.6733 r
  clock reconvergence pessimism                                                                           0.0000     4.6733
  clock uncertainty                                                                                       0.1000     4.7733
  library hold time                                                                     1.0000            0.1530     4.9262
  data required time                                                                                                 4.9262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9262
  data arrival time                                                                                                 -3.0339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.0991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3216 

  slack (with derating applied) (VIOLATED)                                                               -1.8923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5707 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          4.9357                     2.5448 &   4.5448 r
  la_data_in[13] (net)                                   2   0.2892 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5448 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9953   4.9420   0.9500  -1.7560  -1.7430 &   2.8017 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1653   0.9500            0.0845 &   2.8863 r
  mprj/buf_i[141] (net)                                  2   0.0177 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0068   0.1653   0.9500  -0.0006  -0.0003 &   2.8859 r
  data arrival time                                                                                                  2.8859

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4924 &   4.5190 r
  clock reconvergence pessimism                                                                           0.0000     4.5190
  clock uncertainty                                                                                       0.1000     4.6190
  library hold time                                                                     1.0000            0.1522     4.7712
  data required time                                                                                                 4.7712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7712
  data arrival time                                                                                                 -2.8859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3128 

  slack (with derating applied) (VIOLATED)                                                               -1.8852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5725 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          3.4123                     1.7570 &   3.7570 r
  la_data_in[20] (net)                                   2   0.1993 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7570 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7502   3.4160   0.9500  -1.0043  -0.9911 &   2.7659 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1459   0.9500            0.1517 &   2.9176 r
  mprj/buf_i[148] (net)                                  2   0.0182 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0500   0.1459   0.9500  -0.0242  -0.0252 &   2.8924 r
  data arrival time                                                                                                  2.8924

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4909 &   4.5175 r
  clock reconvergence pessimism                                                                           0.0000     4.5175
  clock uncertainty                                                                                       0.1000     4.6175
  library hold time                                                                     1.0000            0.1530     4.7706
  data required time                                                                                                 4.7706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7706
  data arrival time                                                                                                 -2.8924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2151 
  total derate : arrival time                                                                             0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2779 

  slack (with derating applied) (VIOLATED)                                                               -1.8782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6003 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          4.9774                     2.5587 &   4.5587 r
  la_data_in[35] (net)                                   2   0.2911 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5587 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6418   4.9850   0.9500  -1.5461  -1.5138 &   3.0449 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1491   0.9500            0.0665 &   3.1113 r
  mprj/buf_i[163] (net)                                  2   0.0087 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1491   0.9500   0.0000   0.0001 &   3.1114 r
  data arrival time                                                                                                  3.1114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9697   1.0500   0.0000   1.6467 &   4.6733 r
  clock reconvergence pessimism                                                                           0.0000     4.6733
  clock uncertainty                                                                                       0.1000     4.7733
  library hold time                                                                     1.0000            0.1529     4.9262
  data required time                                                                                                 4.9262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9262
  data arrival time                                                                                                 -3.1114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.0866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3091 

  slack (with derating applied) (VIOLATED)                                                               -1.8147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5056 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             5.1635                     2.6785 &   4.6785 r
  la_oenb[16] (net)                                      2   0.3037 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6785 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9152   5.1679   0.9500  -1.7454  -1.7414 &   2.9371 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1608   0.9500            0.0678 &   3.0050 r
  mprj/buf_i[80] (net)                                   2   0.0134 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0095   0.1608   0.9500  -0.0013  -0.0012 &   3.0038 r
  data arrival time                                                                                                  3.0038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4925 &   4.5191 r
  clock reconvergence pessimism                                                                           0.0000     4.5191
  clock uncertainty                                                                                       0.1000     4.6191
  library hold time                                                                     1.0000            0.1524     4.7715
  data required time                                                                                                 4.7715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7715
  data arrival time                                                                                                 -3.0038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (VIOLATED)                                                               -1.7677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4568 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             4.9317                     2.5562 &   4.5562 r
  la_oenb[25] (net)                                      2   0.2899 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5562 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.6318   4.9360   0.9500  -1.5932  -1.5852 &   2.9710 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1409   0.9500            0.0611 &   3.0320 r
  mprj/buf_i[89] (net)                                   1   0.0049 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0404   0.1409   0.9500  -0.0175  -0.0183 &   3.0137 r
  data arrival time                                                                                                  3.0137

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9674   1.0500   0.0000   1.4844 &   4.5110 r
  clock reconvergence pessimism                                                                           0.0000     4.5110
  clock uncertainty                                                                                       0.1000     4.6110
  library hold time                                                                     1.0000            0.1532     4.7642
  data required time                                                                                                 4.7642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7642
  data arrival time                                                                                                 -3.0137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2148 
  total derate : arrival time                                                                             0.0884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (VIOLATED)                                                               -1.7505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4473 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             5.8186                     3.0103 &   5.0103 r
  la_oenb[36] (net)                                      2   0.3419 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0103 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0858   5.8254   0.9500  -1.8578  -1.8333 &   3.1770 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1757   0.9500            0.0448 &   3.2218 r
  mprj/buf_i[100] (net)                                  2   0.0169 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0690   0.1757   0.9500  -0.0318  -0.0332 &   3.1887 r
  data arrival time                                                                                                  3.1887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9698   1.0500   0.0000   1.6485 &   4.6751 r
  clock reconvergence pessimism                                                                           0.0000     4.6751
  clock uncertainty                                                                                       0.1000     4.7751
  library hold time                                                                     1.0000            0.1517     4.9268
  data required time                                                                                                 4.9268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9268
  data arrival time                                                                                                 -3.1887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2226 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (VIOLATED)                                                               -1.7381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4125 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          4.8839                     2.5271 &   4.5271 r
  la_data_in[27] (net)                                   2   0.2868 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5271 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5900   4.8887   0.9500  -1.5634  -1.5511 &   2.9760 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1575   0.9500            0.0804 &   3.0564 r
  mprj/buf_i[155] (net)                                  2   0.0135 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0517   0.1575   0.9500  -0.0247  -0.0258 &   3.0306 r
  data arrival time                                                                                                  3.0306

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4841 &   4.5107 r
  clock reconvergence pessimism                                                                           0.0000     4.5107
  clock uncertainty                                                                                       0.1000     4.6107
  library hold time                                                                     1.0000            0.1525     4.7632
  data required time                                                                                                 4.7632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7632
  data arrival time                                                                                                 -3.0306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2148 
  total derate : arrival time                                                                             0.0884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (VIOLATED)                                                               -1.7326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4294 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             4.9932                     2.5744 &   4.5744 r
  la_oenb[34] (net)                                      2   0.2926 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5744 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5042   4.9998   0.9500  -1.4740  -1.4430 &   3.1314 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1721   0.9500            0.0873 &   3.2187 r
  mprj/buf_i[98] (net)                                   2   0.0213 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0217   0.1721   0.9500  -0.0110  -0.0112 &   3.2075 r
  data arrival time                                                                                                  3.2075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9700   1.0500   0.0000   1.6529 &   4.6795 r
  clock reconvergence pessimism                                                                           0.0000     4.6795
  clock uncertainty                                                                                       0.1000     4.7795
  library hold time                                                                     1.0000            0.1519     4.9314
  data required time                                                                                                 4.9314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9314
  data arrival time                                                                                                 -3.2075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2228 
  total derate : arrival time                                                                             0.0844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3072 

  slack (with derating applied) (VIOLATED)                                                               -1.7240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4168 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.2074                     0.6516 &   2.6516 f
  io_in[20] (net)                                        2   0.1171 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6516 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2094   0.9500   0.0000   0.0282 &   2.6798 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1399   0.9500            0.4543 &   3.1341 f
  mprj/buf_i[212] (net)                                  2   0.0434 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1402   0.9500   0.0000   0.0030 &   3.1371 f
  data arrival time                                                                                                  3.1371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5097 &   4.5363 r
  clock reconvergence pessimism                                                                           0.0000     4.5363
  clock uncertainty                                                                                       0.1000     4.6363
  library hold time                                                                     1.0000            0.2236     4.8599
  data required time                                                                                                 4.8599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8599
  data arrival time                                                                                                 -3.1371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2160 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2416 

  slack (with derating applied) (VIOLATED)                                                               -1.7228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4812 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          3.4964                     1.8014 &   3.8014 r
  la_data_in[16] (net)                                   2   0.2043 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8014 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4589   3.5001   0.9500  -0.8846  -0.8632 &   2.9382 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1423   0.9500            0.1442 &   3.0823 r
  mprj/buf_i[144] (net)                                  2   0.0154 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1423   0.9500   0.0000   0.0002 &   3.0826 r
  data arrival time                                                                                                  3.0826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4925 &   4.5191 r
  clock reconvergence pessimism                                                                           0.0000     4.5191
  clock uncertainty                                                                                       0.1000     4.6191
  library hold time                                                                     1.0000            0.1532     4.7723
  data required time                                                                                                 4.7723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7723
  data arrival time                                                                                                 -3.0826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (VIOLATED)                                                               -1.6897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4193 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.2731                     0.6921 &   2.6921 f
  io_in[18] (net)                                        2   0.1241 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6921 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2746   0.9500   0.0000   0.0259 &   2.7181 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1295   0.9500            0.4575 &   3.1756 f
  mprj/buf_i[210] (net)                                  2   0.0349 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1295   0.9500   0.0000   0.0009 &   3.1765 f
  data arrival time                                                                                                  3.1765

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5095 &   4.5360 r
  clock reconvergence pessimism                                                                           0.0000     4.5360
  clock uncertainty                                                                                       0.1000     4.6360
  library hold time                                                                     1.0000            0.2254     4.8614
  data required time                                                                                                 4.8614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8614
  data arrival time                                                                                                 -3.1765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2160 
  total derate : arrival time                                                                             0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (VIOLATED)                                                               -1.6849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4434 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             5.0566                     2.6187 &   4.6187 r
  la_oenb[14] (net)                                      2   0.2971 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6187 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5458   5.0616   0.9500  -1.5794  -1.5652 &   3.0535 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   0.9500            0.0912 &   3.1447 r
  mprj/buf_i[78] (net)                                   2   0.0258 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0499   0.1805   0.9500  -0.0260  -0.0269 &   3.1178 r
  data arrival time                                                                                                  3.1178

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4895 &   4.5161 r
  clock reconvergence pessimism                                                                           0.0000     4.5161
  clock uncertainty                                                                                       0.1000     4.6161
  library hold time                                                                     1.0000            0.1515     4.7676
  data required time                                                                                                 4.7676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7676
  data arrival time                                                                                                 -3.1178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2151 
  total derate : arrival time                                                                             0.0900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3050 

  slack (with derating applied) (VIOLATED)                                                               -1.6498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3448 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             5.6518                     2.8961 &   4.8961 r
  la_oenb[48] (net)                                      2   0.3301 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8961 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9835   5.6627   0.9500  -1.7204  -1.6643 &   3.2318 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2060   0.9500            0.0809 &   3.3127 r
  mprj/buf_i[112] (net)                                  2   0.0362 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0286   0.2060   0.9500  -0.0176  -0.0175 &   3.2952 r
  data arrival time                                                                                                  3.2952

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6659 &   4.6925 r
  clock reconvergence pessimism                                                                           0.0000     4.6925
  clock uncertainty                                                                                       0.1000     4.7925
  library hold time                                                                     1.0000            0.1504     4.9429
  data required time                                                                                                 4.9429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9429
  data arrival time                                                                                                 -3.2952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2235 
  total derate : arrival time                                                                             0.0987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3221 

  slack (with derating applied) (VIOLATED)                                                               -1.6478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3256 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             5.1220                     2.6469 &   4.6469 r
  la_oenb[39] (net)                                      2   0.3006 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6469 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6583   5.1282   0.9500  -1.4347  -1.3985 &   3.2483 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   0.9500            0.0701 &   3.3184 r
  mprj/buf_i[103] (net)                                  2   0.0136 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0204   0.1608   0.9500  -0.0113  -0.0117 &   3.3067 r
  data arrival time                                                                                                  3.3067

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9696   1.0500   0.0000   1.6438 &   4.6704 r
  clock reconvergence pessimism                                                                           0.0000     4.6704
  clock uncertainty                                                                                       0.1000     4.7704
  library hold time                                                                     1.0000            0.1524     4.9228
  data required time                                                                                                 4.9228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9228
  data arrival time                                                                                                 -3.3067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2224 
  total derate : arrival time                                                                             0.0817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3041 

  slack (with derating applied) (VIOLATED)                                                               -1.6161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3120 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             4.8859                     2.5197 &   4.5197 r
  la_oenb[35] (net)                                      2   0.2863 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5197 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1685   4.8924   0.9500  -1.3057  -1.2679 &   3.2518 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1399   0.9500            0.0626 &   3.3144 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1399   0.9500   0.0000   0.0000 &   3.3144 r
  data arrival time                                                                                                  3.3144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9697   1.0500   0.0000   1.6466 &   4.6732 r
  clock reconvergence pessimism                                                                           0.0000     4.6732
  clock uncertainty                                                                                       0.1000     4.7732
  library hold time                                                                     1.0000            0.1533     4.9264
  data required time                                                                                                 4.9264
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9264
  data arrival time                                                                                                 -3.3144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (VIOLATED)                                                               -1.6121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3155 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.7144                     0.9160 &   2.9160 f
  la_data_in[23] (net)                                   2   0.1680 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9160 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1225   1.7202   0.9500  -0.0817  -0.0284 &   2.8877 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1269   0.9500            0.5205 &   3.4082 f
  mprj/buf_i[151] (net)                                  2   0.0206 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.1269   0.9500  -0.0024  -0.0023 &   3.4059 f
  data arrival time                                                                                                  3.4059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6622 &   4.6888 r
  clock reconvergence pessimism                                                                           0.0000     4.6888
  clock uncertainty                                                                                       0.1000     4.7888
  library hold time                                                                     1.0000            0.2258     5.0146
  data required time                                                                                                 5.0146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0146
  data arrival time                                                                                                 -3.4059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2579 

  slack (with derating applied) (VIOLATED)                                                               -1.6087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3508 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                            9.1184                     4.7043 &   6.7043 r
  wbs_sel_i[2] (net)                                     2   0.5357 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.7043 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.4865   9.1338   0.9500  -4.7196  -4.7213 &   1.9830 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2072   0.9500           -0.1263 &   1.8567 r
  mprj/buf_i[232] (net)                                  2   0.0102 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2072   0.9500   0.0000   0.0001 &   1.8568 r
  data arrival time                                                                                                  1.8568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3439   1.0500   0.0000   0.1830 &   3.2096 r
  clock reconvergence pessimism                                                                           0.0000     3.2096
  clock uncertainty                                                                                       0.1000     3.3096
  library hold time                                                                     1.0000            0.1504     3.4600
  data required time                                                                                                 3.4600
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4600
  data arrival time                                                                                                 -1.8568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1528 
  total derate : arrival time                                                                             0.2543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4072 

  slack (with derating applied) (VIOLATED)                                                               -1.6031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1960 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             3.7331                     1.9263 &   3.9263 r
  la_oenb[19] (net)                                      2   0.2185 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9263 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8046   3.7369   0.9500  -1.0164  -0.9974 &   2.9290 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1384   0.9500            0.1274 &   3.0564 r
  mprj/buf_i[83] (net)                                   2   0.0116 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0197   0.1384   0.9500  -0.0073  -0.0076 &   3.0488 r
  data arrival time                                                                                                  3.0488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9450   1.0500   0.0000   1.3697 &   4.3963 r
  clock reconvergence pessimism                                                                           0.0000     4.3963
  clock uncertainty                                                                                       0.1000     4.4963
  library hold time                                                                     1.0000            0.1533     4.6496
  data required time                                                                                                 4.6496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6496
  data arrival time                                                                                                 -3.0488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2093 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2709 

  slack (with derating applied) (VIOLATED)                                                               -1.6008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3299 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             5.7035                     2.9654 &   4.9654 r
  la_oenb[58] (net)                                      2   0.3361 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9654 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1827   5.7080   0.9500  -1.8971  -1.8801 &   3.0853 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2585   0.9500            0.1198 &   3.2051 r
  mprj/buf_i[122] (net)                                  2   0.0644 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1324   0.2587   0.9500  -0.0691  -0.0680 &   3.1371 r
  data arrival time                                                                                                  3.1371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.4508 &   4.4774 r
  clock reconvergence pessimism                                                                           0.0000     4.4774
  clock uncertainty                                                                                       0.1000     4.5774
  library hold time                                                                     1.0000            0.1481     4.7256
  data required time                                                                                                 4.7256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7256
  data arrival time                                                                                                 -3.1371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.1107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3240 

  slack (with derating applied) (VIOLATED)                                                               -1.5884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2645 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              5.3916                     2.7861 &   4.7861 r
  la_oenb[9] (net)                                       2   0.3164 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7861 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1480   5.3978   0.9500  -1.8598  -1.8447 &   2.9414 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1683   0.9500            0.0619 &   3.0033 r
  mprj/buf_i[73] (net)                                   2   0.0159 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.1683   0.9500  -0.0007  -0.0004 &   3.0029 r
  data arrival time                                                                                                  3.0029

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9319   1.0500   0.0000   1.2957 &   4.3223 r
  clock reconvergence pessimism                                                                           0.0000     4.3223
  clock uncertainty                                                                                       0.1000     4.4223
  library hold time                                                                     1.0000            0.1521     4.5744
  data required time                                                                                                 4.5744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5744
  data arrival time                                                                                                 -3.0029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.1020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3078 

  slack (with derating applied) (VIOLATED)                                                               -1.5715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2637 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.6889                     0.9020 &   2.9020 f
  la_oenb[29] (net)                                      2   0.1654 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9020 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1290   1.6948   0.9500  -0.0274   0.0291 &   2.9311 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   0.9500            0.5094 &   3.4405 f
  mprj/buf_i[93] (net)                                   2   0.0146 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0267   0.1193   0.9500  -0.0026  -0.0026 &   3.4379 f
  data arrival time                                                                                                  3.4379

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9694   1.0500   0.0000   1.6408 &   4.6674 r
  clock reconvergence pessimism                                                                           0.0000     4.6674
  clock uncertainty                                                                                       0.1000     4.7674
  library hold time                                                                     1.0000            0.2271     4.9945
  data required time                                                                                                 4.9945
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9945
  data arrival time                                                                                                 -3.4379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2223 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2536 

  slack (with derating applied) (VIOLATED)                                                               -1.5565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3029 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             5.9677                     3.1018 &   5.1018 r
  la_oenb[56] (net)                                      2   0.3517 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1018 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3758   5.9729   0.9500  -1.9605  -1.9386 &   3.1632 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2644   0.9500            0.1107 &   3.2739 r
  mprj/buf_i[120] (net)                                  2   0.0658 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1610   0.2646   0.9500  -0.0861  -0.0861 &   3.1878 r
  data arrival time                                                                                                  3.1878

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9665   1.0500   0.0000   1.4567 &   4.4833 r
  clock reconvergence pessimism                                                                           0.0000     4.4833
  clock uncertainty                                                                                       0.1000     4.5833
  library hold time                                                                     1.0000            0.1479     4.7312
  data required time                                                                                                 4.7312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7312
  data arrival time                                                                                                 -3.1878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2135 
  total derate : arrival time                                                                             0.1147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3282 

  slack (with derating applied) (VIOLATED)                                                               -1.5434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2152 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.7805                     0.9687 &   2.9687 f
  io_in[21] (net)                                        2   0.1742 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9687 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3584   1.7835   0.9500  -0.2221  -0.1873 &   2.7815 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1491   0.9500            0.5522 &   3.3337 f
  mprj/buf_i[213] (net)                                  2   0.0390 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1492   0.9500   0.0000   0.0013 &   3.3349 f
  data arrival time                                                                                                  3.3349

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5087 &   4.5353 r
  clock reconvergence pessimism                                                                           0.0000     4.5353
  clock uncertainty                                                                                       0.1000     4.6353
  library hold time                                                                     1.0000            0.2216     4.8569
  data required time                                                                                                 4.8569
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8569
  data arrival time                                                                                                 -3.3349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2160 
  total derate : arrival time                                                                             0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2586 

  slack (with derating applied) (VIOLATED)                                                               -1.5219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2633 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.8319                     0.9779 &   2.9779 f
  la_oenb[28] (net)                                      2   0.1796 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9779 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1654   1.8386   0.9500  -0.0533   0.0080 &   2.9859 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1138   0.9500            0.5235 &   3.5094 f
  mprj/buf_i[92] (net)                                   1   0.0086 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0236   0.1138   0.9500  -0.0022  -0.0022 &   3.5072 f
  data arrival time                                                                                                  3.5072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6651 &   4.6917 r
  clock reconvergence pessimism                                                                           0.0000     4.6917
  clock uncertainty                                                                                       0.1000     4.7917
  library hold time                                                                     1.0000            0.2280     5.0197
  data required time                                                                                                 5.0197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0197
  data arrival time                                                                                                 -3.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2571 

  slack (with derating applied) (VIOLATED)                                                               -1.5125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2554 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.8588                     0.9935 &   2.9935 f
  la_data_in[29] (net)                                   2   0.1823 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9935 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1882   1.8648   0.9500  -0.0680  -0.0072 &   2.9863 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1134   0.9500            0.5267 &   3.5130 f
  mprj/buf_i[157] (net)                                  1   0.0080 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1134   0.9500   0.0000   0.0001 &   3.5130 f
  data arrival time                                                                                                  3.5130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9694   1.0500   0.0000   1.6411 &   4.6676 r
  clock reconvergence pessimism                                                                           0.0000     4.6676
  clock uncertainty                                                                                       0.1000     4.7676
  library hold time                                                                     1.0000            0.2281     4.9957
  data required time                                                                                                 4.9957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9957
  data arrival time                                                                                                 -3.5130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2223 
  total derate : arrival time                                                                             0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2568 

  slack (with derating applied) (VIOLATED)                                                               -1.4827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2259 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          4.3724                     2.2269 &   4.2269 r
  la_data_in[44] (net)                                   2   0.2565 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2269 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5944   4.3822   0.9500  -0.9237  -0.8592 &   3.3677 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1915   0.9500            0.1377 &   3.5055 r
  mprj/buf_i[172] (net)                                  2   0.0380 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1104   0.1915   0.9500  -0.0533  -0.0553 &   3.4502 r
  data arrival time                                                                                                  3.4502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9694   1.0500   0.0000   1.6411 &   4.6676 r
  clock reconvergence pessimism                                                                           0.0000     4.6676
  clock uncertainty                                                                                       0.1000     4.7676
  library hold time                                                                     1.0000            0.1511     4.9187
  data required time                                                                                                 4.9187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9187
  data arrival time                                                                                                 -3.4502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2223 
  total derate : arrival time                                                                             0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2842 

  slack (with derating applied) (VIOLATED)                                                               -1.4685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1843 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               4.1242                     2.1273 &   4.1273 r
  io_in[22] (net)                                        2   0.2415 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1273 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8458   4.1286   0.9500  -0.9824  -0.9520 &   3.1753 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1876   0.9500            0.1482 &   3.3235 r
  mprj/buf_i[214] (net)                                  2   0.0380 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.1876   0.9500  -0.0005   0.0007 &   3.3241 r
  data arrival time                                                                                                  3.3241

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5077 &   4.5343 r
  clock reconvergence pessimism                                                                           0.0000     4.5343
  clock uncertainty                                                                                       0.1000     4.6343
  library hold time                                                                     1.0000            0.1512     4.7856
  data required time                                                                                                 4.7856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7856
  data arrival time                                                                                                 -3.3241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2771 

  slack (with derating applied) (VIOLATED)                                                               -1.4614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1843 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             4.6438                     2.3616 &   4.3616 r
  la_oenb[51] (net)                                      2   0.2724 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3616 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7810   4.6554   0.9500  -1.0303  -0.9570 &   3.4045 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2065   0.9500            0.1360 &   3.5405 r
  mprj/buf_i[115] (net)                                  2   0.0449 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1037   0.2066   0.9500  -0.0544  -0.0561 &   3.4845 r
  data arrival time                                                                                                  3.4845

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6662 &   4.6928 r
  clock reconvergence pessimism                                                                           0.0000     4.6928
  clock uncertainty                                                                                       0.1000     4.7928
  library hold time                                                                     1.0000            0.1504     4.9432
  data required time                                                                                                 4.9432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9432
  data arrival time                                                                                                 -3.4845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2235 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2915 

  slack (with derating applied) (VIOLATED)                                                               -1.4588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1673 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.8556                     0.9943 &   2.9943 f
  la_oenb[26] (net)                                      2   0.1822 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9943 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3176   1.8617   0.9500  -0.1909  -0.1376 &   2.8567 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1112   0.9500            0.5240 &   3.3807 f
  mprj/buf_i[90] (net)                                   1   0.0066 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0161   0.1112   0.9500  -0.0015  -0.0014 &   3.3792 f
  data arrival time                                                                                                  3.3792

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9674   1.0500   0.0000   1.4816 &   4.5082 r
  clock reconvergence pessimism                                                                           0.0000     4.5082
  clock uncertainty                                                                                       0.1000     4.6082
  library hold time                                                                     1.0000            0.2284     4.8367
  data required time                                                                                                 4.8367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8367
  data arrival time                                                                                                 -3.3792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2147 
  total derate : arrival time                                                                             0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (VIOLATED)                                                               -1.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2023 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             6.6371                     3.4443 &   5.4443 r
  la_oenb[60] (net)                                      2   0.3909 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.4443 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0873   6.6438   0.9500  -2.2898  -2.2630 &   3.1812 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3124   0.9500            0.1076 &   3.2888 r
  mprj/buf_i[124] (net)                                  2   0.0876 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2558   0.3128   0.9500  -0.1304  -0.1300 &   3.1588 r
  data arrival time                                                                                                  3.1588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9413   1.0500   0.0000   1.3368 &   4.3634 r
  clock reconvergence pessimism                                                                           0.0000     4.3634
  clock uncertainty                                                                                       0.1000     4.4634
  library hold time                                                                     1.0000            0.1458     4.6092
  data required time                                                                                                 4.6092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6092
  data arrival time                                                                                                 -3.1588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2078 
  total derate : arrival time                                                                             0.1345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3423 

  slack (with derating applied) (VIOLATED)                                                               -1.4504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1082 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              5.2766                     2.7173 &   4.7173 r
  la_oenb[2] (net)                                       2   0.3090 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7173 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7338   5.2840   0.9500  -1.6634  -1.6324 &   3.0848 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1545   0.9500            0.0546 &   3.1395 r
  mprj/buf_i[66] (net)                                   2   0.0094 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0127   0.1545   0.9500  -0.0047  -0.0049 &   3.1346 r
  data arrival time                                                                                                  3.1346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9306   1.0500   0.0000   1.2975 &   4.3241 r
  clock reconvergence pessimism                                                                           0.0000     4.3241
  clock uncertainty                                                                                       0.1000     4.4241
  library hold time                                                                     1.0000            0.1527     4.5768
  data required time                                                                                                 4.5768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5768
  data arrival time                                                                                                 -3.1346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2982 

  slack (with derating applied) (VIOLATED)                                                               -1.4422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1440 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.3990                     0.7498 &   2.7498 f
  io_in[17] (net)                                        2   0.1368 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7498 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4022   0.9500   0.0000   0.0391 &   2.7889 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1411   0.9500            0.4887 &   3.2776 f
  mprj/buf_i[209] (net)                                  2   0.0418 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1411   0.9500   0.0000   0.0013 &   3.2788 f
  data arrival time                                                                                                  3.2788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9448   1.0500   0.0000   1.3661 &   4.3927 r
  clock reconvergence pessimism                                                                           0.0000     4.3927
  clock uncertainty                                                                                       0.1000     4.4927
  library hold time                                                                     1.0000            0.2234     4.7161
  data required time                                                                                                 4.7161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7161
  data arrival time                                                                                                 -3.2788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2092 
  total derate : arrival time                                                                             0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2370 

  slack (with derating applied) (VIOLATED)                                                               -1.4373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2003 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          2.1328                     1.1291 &   3.1291 f
  la_data_in[37] (net)                                   2   0.2089 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1291 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2935   2.1433   0.9500  -0.1877  -0.1114 &   3.0177 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1262   0.9500            0.5779 &   3.5956 f
  mprj/buf_i[165] (net)                                  2   0.0113 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.1262   0.9500  -0.0007  -0.0006 &   3.5950 f
  data arrival time                                                                                                  3.5950

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9698   1.0500   0.0000   1.6482 &   4.6748 r
  clock reconvergence pessimism                                                                           0.0000     4.6748
  clock uncertainty                                                                                       0.1000     4.7748
  library hold time                                                                     1.0000            0.2259     5.0007
  data required time                                                                                                 5.0007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0007
  data arrival time                                                                                                 -3.5950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2226 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2670 

  slack (with derating applied) (VIOLATED)                                                               -1.4057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1388 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              4.8884                     2.5236 &   4.5236 r
  la_oenb[7] (net)                                       2   0.2866 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5236 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5005   4.8944   0.9500  -1.4343  -1.4048 &   3.1187 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   0.9500            0.0677 &   3.1864 r
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1451   0.9500   0.0000   0.0001 &   3.1865 r
  data arrival time                                                                                                  3.1865

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9372   1.0500   0.0000   1.3069 &   4.3335 r
  clock reconvergence pessimism                                                                           0.0000     4.3335
  clock uncertainty                                                                                       0.1000     4.4335
  library hold time                                                                     1.0000            0.1531     4.5866
  data required time                                                                                                 4.5866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5866
  data arrival time                                                                                                 -3.1865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2064 
  total derate : arrival time                                                                             0.0806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2870 

  slack (with derating applied) (VIOLATED)                                                               -1.4001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1131 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          2.5347                     1.3335 &   3.3335 f
  la_data_in[36] (net)                                   2   0.2477 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3335 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8141   2.5512   0.9500  -0.4575  -0.3678 &   2.9658 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   0.9500            0.6350 &   3.6007 f
  mprj/buf_i[164] (net)                                  1   0.0082 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0204   0.1297   0.9500  -0.0021  -0.0021 &   3.5986 f
  data arrival time                                                                                                  3.5986

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9697   1.0500   0.0000   1.6466 &   4.6732 r
  clock reconvergence pessimism                                                                           0.0000     4.6732
  clock uncertainty                                                                                       0.1000     4.7732
  library hold time                                                                     1.0000            0.2253     4.9985
  data required time                                                                                                 4.9985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9985
  data arrival time                                                                                                 -3.5986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.0623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2849 

  slack (with derating applied) (VIOLATED)                                                               -1.3999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1151 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[30] (in)                                                          4.3443                     2.2329 &   4.2329 r
  la_data_in[30] (net)                                   2   0.2539 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2329 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4969   4.3515   0.9500  -0.8590  -0.8031 &   3.4297 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1436   0.9500            0.0975 &   3.5272 r
  mprj/buf_i[158] (net)                                  2   0.0102 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0173   0.1436   0.9500  -0.0056  -0.0057 &   3.5215 r
  data arrival time                                                                                                  3.5215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9694   1.0500   0.0000   1.6405 &   4.6670 r
  clock reconvergence pessimism                                                                           0.0000     4.6670
  clock uncertainty                                                                                       0.1000     4.7670
  library hold time                                                                     1.0000            0.1531     4.9202
  data required time                                                                                                 4.9202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9202
  data arrival time                                                                                                 -3.5215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2222 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2758 

  slack (with derating applied) (VIOLATED)                                                               -1.3987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1229 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.8928                     1.0101 &   3.0101 f
  la_oenb[30] (net)                                      2   0.1856 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0101 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8995   0.9500   0.0000   0.0667 &   3.0768 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1183   0.9500            0.5364 &   3.6131 f
  mprj/buf_i[94] (net)                                   2   0.0104 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0126   0.1183   0.9500  -0.0011  -0.0010 &   3.6121 f
  data arrival time                                                                                                  3.6121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9700   1.0500   0.0000   1.6533 &   4.6799 r
  clock reconvergence pessimism                                                                           0.0000     4.6799
  clock uncertainty                                                                                       0.1000     4.7799
  library hold time                                                                     1.0000            0.2273     5.0072
  data required time                                                                                                 5.0072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0072
  data arrival time                                                                                                 -3.6121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2229 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2547 

  slack (with derating applied) (VIOLATED)                                                               -1.3950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1404 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          3.7882                     1.9587 &   3.9587 r
  la_data_in[18] (net)                                   2   0.2220 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9587 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5493   3.7918   0.9500  -0.9162  -0.8925 &   3.0662 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1343   0.9500            0.1205 &   3.1867 r
  mprj/buf_i[146] (net)                                  2   0.0092 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0054   0.1343   0.9500  -0.0004  -0.0004 &   3.1863 r
  data arrival time                                                                                                  3.1863

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9319   1.0500   0.0000   1.2957 &   4.3223 r
  clock reconvergence pessimism                                                                           0.0000     4.3223
  clock uncertainty                                                                                       0.1000     4.4223
  library hold time                                                                     1.0000            0.1534     4.5758
  data required time                                                                                                 4.5758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5758
  data arrival time                                                                                                 -3.1863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2617 

  slack (with derating applied) (VIOLATED)                                                               -1.3894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1278 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.1617                     1.1447 &   3.1447 f
  la_oenb[38] (net)                                      2   0.2118 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1447 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3232   2.1724   0.9500  -0.1930  -0.1151 &   3.0296 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1327   0.9500            0.5883 &   3.6179 f
  mprj/buf_i[102] (net)                                  2   0.0148 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0309   0.1327   0.9500  -0.0030  -0.0029 &   3.6150 f
  data arrival time                                                                                                  3.6150

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9696   1.0500   0.0000   1.6438 &   4.6704 r
  clock reconvergence pessimism                                                                           0.0000     4.6704
  clock uncertainty                                                                                       0.1000     4.7704
  library hold time                                                                     1.0000            0.2248     4.9953
  data required time                                                                                                 4.9953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9953
  data arrival time                                                                                                 -3.6150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2224 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2678 

  slack (with derating applied) (VIOLATED)                                                               -1.3803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1125 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          2.4388                     1.2911 &   3.2911 f
  la_data_in[32] (net)                                   2   0.2389 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2911 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5849   2.4519   0.9500  -0.3619  -0.2787 &   3.0124 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   0.9500            0.6144 &   3.6268 f
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1218   0.9500   0.0000   0.0001 &   3.6269 f
  data arrival time                                                                                                  3.6269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9698   1.0500   0.0000   1.6488 &   4.6753 r
  clock reconvergence pessimism                                                                           0.0000     4.6753
  clock uncertainty                                                                                       0.1000     4.7753
  library hold time                                                                     1.0000            0.2267     5.0020
  data required time                                                                                                 5.0020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0020
  data arrival time                                                                                                 -3.6269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2226 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2784 

  slack (with derating applied) (VIOLATED)                                                               -1.3751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0967 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               6.3061                     3.1806 &   5.1806 r
  io_in[31] (net)                                        2   0.3697 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1806 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3144   6.3290   0.9500  -1.8367  -1.7192 &   3.4615 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   0.9500            0.0527 &   3.5142 r
  mprj/buf_i[223] (net)                                  2   0.0361 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2151   0.9500   0.0000   0.0010 &   3.5152 r
  data arrival time                                                                                                  3.5152

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9657   1.0500   0.0000   1.5950 &   4.6215 r
  clock reconvergence pessimism                                                                           0.0000     4.6215
  clock uncertainty                                                                                       0.1000     4.7215
  library hold time                                                                     1.0000            0.1500     4.8716
  data required time                                                                                                 4.8716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8716
  data arrival time                                                                                                 -3.5152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2201 
  total derate : arrival time                                                                             0.1057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3258 

  slack (with derating applied) (VIOLATED)                                                               -1.3564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0307 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.3368                     1.2377 &   3.2377 f
  la_oenb[47] (net)                                      2   0.2291 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2377 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4744   2.3483   0.9500  -0.2698  -0.1848 &   3.0528 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1896   0.9500            0.6681 &   3.7209 f
  mprj/buf_i[111] (net)                                  2   0.0576 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1404   0.1897   0.9500  -0.0748  -0.0757 &   3.6452 f
  data arrival time                                                                                                  3.6452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6630 &   4.6896 r
  clock reconvergence pessimism                                                                           0.0000     4.6896
  clock uncertainty                                                                                       0.1000     4.7896
  library hold time                                                                     1.0000            0.2108     5.0005
  data required time                                                                                                 5.0005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0005
  data arrival time                                                                                                 -3.6452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2810 

  slack (with derating applied) (VIOLATED)                                                               -1.3553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0743 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.4709                     1.2994 &   3.2994 f
  la_data_in[41] (net)                                   2   0.2416 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2994 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6388   2.4862   0.9500  -0.3848  -0.2941 &   3.0053 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1319   0.9500            0.6285 &   3.6338 f
  mprj/buf_i[169] (net)                                  2   0.0102 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0101   0.1319   0.9500  -0.0009  -0.0008 &   3.6330 f
  data arrival time                                                                                                  3.6330

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9691   1.0500   0.0000   1.6354 &   4.6620 r
  clock reconvergence pessimism                                                                           0.0000     4.6620
  clock uncertainty                                                                                       0.1000     4.7620
  library hold time                                                                     1.0000            0.2250     4.9870
  data required time                                                                                                 4.9870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9870
  data arrival time                                                                                                 -3.6330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2220 
  total derate : arrival time                                                                             0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (VIOLATED)                                                               -1.3540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0738 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          2.5488                     1.3404 &   3.3404 f
  la_data_in[45] (net)                                   2   0.2491 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3404 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7255   2.5651   0.9500  -0.4221  -0.3287 &   3.0117 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1791   0.9500            0.6881 &   3.6998 f
  mprj/buf_i[173] (net)                                  2   0.0467 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1119   0.1792   0.9500  -0.0479  -0.0491 &   3.6507 f
  data arrival time                                                                                                  3.6507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6630 &   4.6896 r
  clock reconvergence pessimism                                                                           0.0000     4.6896
  clock uncertainty                                                                                       0.1000     4.7896
  library hold time                                                                     1.0000            0.2136     5.0033
  data required time                                                                                                 5.0033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0033
  data arrival time                                                                                                 -3.6507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2891 

  slack (with derating applied) (VIOLATED)                                                               -1.3526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0634 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          2.5317                     1.3339 &   3.3339 f
  la_data_in[47] (net)                                   2   0.2476 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3339 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6519   2.5476   0.9500  -0.3848  -0.2920 &   3.0419 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1852   0.9500            0.6922 &   3.7340 f
  mprj/buf_i[175] (net)                                  2   0.0521 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1529   0.1852   0.9500  -0.0812  -0.0841 &   3.6499 f
  data arrival time                                                                                                  3.6499

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6625 &   4.6890 r
  clock reconvergence pessimism                                                                           0.0000     4.6890
  clock uncertainty                                                                                       0.1000     4.7890
  library hold time                                                                     1.0000            0.2121     5.0011
  data required time                                                                                                 5.0011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0011
  data arrival time                                                                                                 -3.6499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2890 

  slack (with derating applied) (VIOLATED)                                                               -1.3512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0622 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.9013                     1.0218 &   3.0218 f
  la_data_in[14] (net)                                   2   0.1869 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0218 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2079   1.9070   0.9500  -0.1407  -0.0853 &   2.9365 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   0.9500            0.5524 &   3.4889 f
  mprj/buf_i[142] (net)                                  2   0.0214 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1330   0.9500   0.0000   0.0003 &   3.4892 f
  data arrival time                                                                                                  3.4892

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4865 &   4.5130 r
  clock reconvergence pessimism                                                                           0.0000     4.5130
  clock uncertainty                                                                                       0.1000     4.6130
  library hold time                                                                     1.0000            0.2248     4.8378
  data required time                                                                                                 4.8378
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8378
  data arrival time                                                                                                 -3.4892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2149 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2543 

  slack (with derating applied) (VIOLATED)                                                               -1.3486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0943 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.8418                     0.9879 &   2.9879 f
  la_data_in[17] (net)                                   2   0.1808 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9879 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1104   1.8475   0.9500  -0.0829  -0.0260 &   2.9619 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   0.9500            0.5357 &   3.4976 f
  mprj/buf_i[145] (net)                                  2   0.0156 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.1246   0.9500  -0.0009  -0.0007 &   3.4968 f
  data arrival time                                                                                                  3.4968

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4925 &   4.5191 r
  clock reconvergence pessimism                                                                           0.0000     4.5191
  clock uncertainty                                                                                       0.1000     4.6191
  library hold time                                                                     1.0000            0.2262     4.8453
  data required time                                                                                                 4.8453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8453
  data arrival time                                                                                                 -3.4968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2508 

  slack (with derating applied) (VIOLATED)                                                               -1.3485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0977 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           3.9910                     2.0582 &   4.0582 r
  la_data_in[9] (net)                                    2   0.2336 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0582 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3494   3.9956   0.9500  -0.7961  -0.7558 &   3.3024 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1480   0.9500            0.1218 &   3.4241 r
  mprj/buf_i[137] (net)                                  2   0.0148 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1480   0.9500   0.0000   0.0002 &   3.4243 r
  data arrival time                                                                                                  3.4243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4926 &   4.5191 r
  clock reconvergence pessimism                                                                           0.0000     4.5191
  clock uncertainty                                                                                       0.1000     4.6191
  library hold time                                                                     1.0000            0.1530     4.7721
  data required time                                                                                                 4.7721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7721
  data arrival time                                                                                                 -3.4243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2656 

  slack (with derating applied) (VIOLATED)                                                               -1.3478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0821 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             2.2753                     1.2035 &   3.2035 f
  la_oenb[40] (net)                                      2   0.2227 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2035 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3814   2.2871   0.9500  -0.2391  -0.1563 &   3.0472 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1279   0.9500            0.5988 &   3.6460 f
  mprj/buf_i[104] (net)                                  2   0.0103 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0179   0.1279   0.9500  -0.0017  -0.0016 &   3.6443 f
  data arrival time                                                                                                  3.6443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9691   1.0500   0.0000   1.6354 &   4.6620 r
  clock reconvergence pessimism                                                                           0.0000     4.6620
  clock uncertainty                                                                                       0.1000     4.7620
  library hold time                                                                     1.0000            0.2256     4.9876
  data required time                                                                                                 4.9876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9876
  data arrival time                                                                                                 -3.6443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2220 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (VIOLATED)                                                               -1.3433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0727 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.4497                     2.2646 &   4.2646 r
  la_data_in[46] (net)                                   2   0.2610 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2646 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7328   4.4600   0.9500  -0.9840  -0.9189 &   3.3457 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2059   0.9500            0.1460 &   3.4917 r
  mprj/buf_i[174] (net)                                  2   0.0462 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1540   0.2059   0.9500  -0.0783  -0.0811 &   3.4105 r
  data arrival time                                                                                                  3.4105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4757 &   4.5023 r
  clock reconvergence pessimism                                                                           0.0000     4.5023
  clock uncertainty                                                                                       0.1000     4.6023
  library hold time                                                                     1.0000            0.1504     4.7527
  data required time                                                                                                 4.7527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7527
  data arrival time                                                                                                 -3.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2144 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2813 

  slack (with derating applied) (VIOLATED)                                                               -1.3421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0609 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.3039                     1.2178 &   3.2178 f
  la_data_in[40] (net)                                   2   0.2255 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2178 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4182   2.3163   0.9500  -0.2440  -0.1591 &   3.0587 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1400   0.9500            0.6148 &   3.6735 f
  mprj/buf_i[168] (net)                                  2   0.0182 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0827   0.1400   0.9500  -0.0192  -0.0199 &   3.6535 f
  data arrival time                                                                                                  3.6535

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9691   1.0500   0.0000   1.6354 &   4.6619 r
  clock reconvergence pessimism                                                                           0.0000     4.6619
  clock uncertainty                                                                                       0.1000     4.7619
  library hold time                                                                     1.0000            0.2236     4.9855
  data required time                                                                                                 4.9855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9855
  data arrival time                                                                                                 -3.6535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2220 
  total derate : arrival time                                                                             0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2726 

  slack (with derating applied) (VIOLATED)                                                               -1.3320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0594 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              5.5522                     2.8708 &   4.8708 r
  la_oenb[0] (net)                                       2   0.3260 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8708 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2799   5.5583   0.9500  -1.9561  -1.9408 &   2.9300 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1552   0.9500            0.0394 &   2.9694 r
  mprj/buf_i[64] (net)                                   1   0.0079 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0160   0.1552   0.9500  -0.0069  -0.0071 &   2.9623 r
  data arrival time                                                                                                  2.9623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8723   1.0500   0.0000   1.0108 &   4.0374 r
  clock reconvergence pessimism                                                                           0.0000     4.0374
  clock uncertainty                                                                                       0.1000     4.1374
  library hold time                                                                     1.0000            0.1526     4.2900
  data required time                                                                                                 4.2900
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2900
  data arrival time                                                                                                 -2.9623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1923 
  total derate : arrival time                                                                             0.1062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2984 

  slack (with derating applied) (VIOLATED)                                                               -1.3277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0293 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           5.3216                     2.7287 &   4.7287 r
  la_data_in[8] (net)                                    2   0.3109 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7287 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7203   5.3319   0.9500  -1.5162  -1.4589 &   3.2698 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1510   0.9500            0.0482 &   3.3180 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0400   0.1510   0.9500  -0.0183  -0.0191 &   3.2989 r
  data arrival time                                                                                                  3.2989

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9413   1.0500   0.0000   1.3368 &   4.3634 r
  clock reconvergence pessimism                                                                           0.0000     4.3634
  clock uncertainty                                                                                       0.1000     4.4634
  library hold time                                                                     1.0000            0.1528     4.6162
  data required time                                                                                                 4.6162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6162
  data arrival time                                                                                                 -3.2989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2078 
  total derate : arrival time                                                                             0.0863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2941 

  slack (with derating applied) (VIOLATED)                                                               -1.3173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0233 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          4.4341                     2.2557 &   4.2557 r
  la_data_in[39] (net)                                   2   0.2600 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2557 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5872   4.4446   0.9500  -0.8037  -0.7283 &   3.5274 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1465   0.9500            0.0949 &   3.6224 r
  mprj/buf_i[167] (net)                                  2   0.0110 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0294   0.1465   0.9500  -0.0138  -0.0144 &   3.6080 r
  data arrival time                                                                                                  3.6080

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9696   1.0500   0.0000   1.6445 &   4.6711 r
  clock reconvergence pessimism                                                                           0.0000     4.6711
  clock uncertainty                                                                                       0.1000     4.7711
  library hold time                                                                     1.0000            0.1530     4.9241
  data required time                                                                                                 4.9241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9241
  data arrival time                                                                                                 -3.6080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2224 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2744 

  slack (with derating applied) (VIOLATED)                                                               -1.3162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0418 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             4.8771                     2.5003 &   4.5003 r
  la_oenb[41] (net)                                      2   0.2848 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5003 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6819   4.8862   0.9500  -1.0104  -0.9440 &   3.5563 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1572   0.9500            0.0803 &   3.6365 r
  mprj/buf_i[105] (net)                                  2   0.0134 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0649   0.1572   0.9500  -0.0298  -0.0311 &   3.6054 r
  data arrival time                                                                                                  3.6054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9691   1.0500   0.0000   1.6355 &   4.6621 r
  clock reconvergence pessimism                                                                           0.0000     4.6621
  clock uncertainty                                                                                       0.1000     4.7621
  library hold time                                                                     1.0000            0.1526     4.9147
  data required time                                                                                                 4.9147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9147
  data arrival time                                                                                                 -3.6054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2220 
  total derate : arrival time                                                                             0.0624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2844 

  slack (with derating applied) (VIOLATED)                                                               -1.3092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0248 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          2.4787                     1.3057 &   3.3057 f
  la_data_in[49] (net)                                   2   0.2423 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3057 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6070   2.4940   0.9500  -0.3428  -0.2498 &   3.0559 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1675   0.9500            0.6666 &   3.7225 f
  mprj/buf_i[177] (net)                                  2   0.0382 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0829   0.1675   0.9500  -0.0215  -0.0217 &   3.7008 f
  data arrival time                                                                                                  3.7008

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6652 &   4.6918 r
  clock reconvergence pessimism                                                                           0.0000     4.6918
  clock uncertainty                                                                                       0.1000     4.7918
  library hold time                                                                     1.0000            0.2167     5.0085
  data required time                                                                                                 5.0085
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0085
  data arrival time                                                                                                 -3.7008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2826 

  slack (with derating applied) (VIOLATED)                                                               -1.3077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0252 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             3.9562                     2.0463 &   4.0463 r
  la_oenb[10] (net)                                      2   0.2320 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0463 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6093   3.9598   0.9500  -0.9250  -0.8983 &   3.1479 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1532   0.9500            0.1281 &   3.2760 r
  mprj/buf_i[74] (net)                                   2   0.0183 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0066   0.1532   0.9500  -0.0005  -0.0003 &   3.2758 r
  data arrival time                                                                                                  3.2758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9313   1.0500   0.0000   1.2966 &   4.3232 r
  clock reconvergence pessimism                                                                           0.0000     4.3232
  clock uncertainty                                                                                       0.1000     4.4232
  library hold time                                                                     1.0000            0.1527     4.5759
  data required time                                                                                                 4.5759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5759
  data arrival time                                                                                                 -3.2758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (VIOLATED)                                                               -1.3002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0374 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          2.4659                     1.2995 &   3.2995 f
  la_data_in[52] (net)                                   2   0.2411 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2995 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5887   2.4813   0.9500  -0.3396  -0.2462 &   3.0533 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1870   0.9500            0.6825 &   3.7358 f
  mprj/buf_i[180] (net)                                  2   0.0526 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0789   0.1871   0.9500  -0.0268  -0.0256 &   3.7102 f
  data arrival time                                                                                                  3.7102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6661 &   4.6927 r
  clock reconvergence pessimism                                                                           0.0000     4.6927
  clock uncertainty                                                                                       0.1000     4.7927
  library hold time                                                                     1.0000            0.2115     5.0042
  data required time                                                                                                 5.0042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0042
  data arrival time                                                                                                 -3.7102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2235 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (VIOLATED)                                                               -1.2940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0104 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[38] (in)                                                          4.3285                     2.2160 &   4.2160 r
  la_data_in[38] (net)                                   2   0.2523 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2160 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2124   4.3362   0.9500  -0.7266  -0.6602 &   3.5558 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1447   0.9500            0.0994 &   3.6552 r
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0205   0.1447   0.9500  -0.0087  -0.0090 &   3.6462 r
  data arrival time                                                                                                  3.6462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9693   1.0500   0.0000   1.6398 &   4.6664 r
  clock reconvergence pessimism                                                                           0.0000     4.6664
  clock uncertainty                                                                                       0.1000     4.7664
  library hold time                                                                     1.0000            0.1531     4.9195
  data required time                                                                                                 4.9195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9195
  data arrival time                                                                                                 -3.6462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2222 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2696 

  slack (with derating applied) (VIOLATED)                                                               -1.2733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0037 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             2.1835                     1.1545 &   3.1545 f
  la_oenb[37] (net)                                      2   0.2138 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1545 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1567   2.1948   0.9500  -0.0967  -0.0122 &   3.1423 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1278   0.9500            0.5865 &   3.7288 f
  mprj/buf_i[101] (net)                                  2   0.0114 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.1278   0.9500  -0.0005  -0.0004 &   3.7284 f
  data arrival time                                                                                                  3.7284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9697   1.0500   0.0000   1.6474 &   4.6740 r
  clock reconvergence pessimism                                                                           0.0000     4.6740
  clock uncertainty                                                                                       0.1000     4.7740
  library hold time                                                                     1.0000            0.2257     4.9996
  data required time                                                                                                 4.9996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9996
  data arrival time                                                                                                 -3.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2226 
  total derate : arrival time                                                                             0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2630 

  slack (with derating applied) (VIOLATED)                                                               -1.2712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0082 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[42] (in)                                                          4.2381                     2.1658 &   4.1658 r
  la_data_in[42] (net)                                   2   0.2468 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1658 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1782   4.2471   0.9500  -0.6682  -0.5958 &   3.5700 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1581   0.9500            0.1165 &   3.6865 r
  mprj/buf_i[170] (net)                                  2   0.0189 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0762   0.1581   0.9500  -0.0362  -0.0377 &   3.6487 r
  data arrival time                                                                                                  3.6487

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9691   1.0500   0.0000   1.6353 &   4.6619 r
  clock reconvergence pessimism                                                                           0.0000     4.6619
  clock uncertainty                                                                                       0.1000     4.7619
  library hold time                                                                     1.0000            0.1525     4.9144
  data required time                                                                                                 4.9144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9144
  data arrival time                                                                                                 -3.6487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2220 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2689 

  slack (with derating applied) (VIOLATED)                                                               -1.2657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9968 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          2.3957                     1.2621 &   3.2621 f
  la_data_in[48] (net)                                   2   0.2343 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2621 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4543   2.4099   0.9500  -0.2551  -0.1607 &   3.1014 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1731   0.9500            0.6619 &   3.7632 f
  mprj/buf_i[176] (net)                                  2   0.0449 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0767   0.1731   0.9500  -0.0214  -0.0213 &   3.7419 f
  data arrival time                                                                                                  3.7419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6641 &   4.6907 r
  clock reconvergence pessimism                                                                           0.0000     4.6907
  clock uncertainty                                                                                       0.1000     4.7907
  library hold time                                                                     1.0000            0.2152     5.0060
  data required time                                                                                                 5.0060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0060
  data arrival time                                                                                                 -3.7419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (VIOLATED)                                                               -1.2641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9863 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              5.6799                     2.9316 &   4.9316 r
  la_oenb[4] (net)                                       2   0.3332 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9316 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3515   5.6873   0.9500  -1.9312  -1.9069 &   3.0247 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1488   0.9500            0.0250 &   3.0497 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1488   0.9500   0.0000   0.0000 &   3.0498 r
  data arrival time                                                                                                  3.0498

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8799   1.0500   0.0000   1.0341 &   4.0607 r
  clock reconvergence pessimism                                                                           0.0000     4.0607
  clock uncertainty                                                                                       0.1000     4.1607
  library hold time                                                                     1.0000            0.1529     4.3136
  data required time                                                                                                 4.3136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3136
  data arrival time                                                                                                 -3.0498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1934 
  total derate : arrival time                                                                             0.1042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2976 

  slack (with derating applied) (VIOLATED)                                                               -1.2638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9662 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[8] (in)                                                              3.7583                     1.9330 &   3.9330 r
  la_oenb[8] (net)                                       2   0.2195 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9330 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9356   3.7632   0.9500  -0.5819  -0.5334 &   3.3996 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1399   0.9500            0.1274 &   3.5270 r
  mprj/buf_i[72] (net)                                   2   0.0122 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0153   0.1399   0.9500  -0.0015  -0.0014 &   3.5256 r
  data arrival time                                                                                                  3.5256

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9673   1.0500   0.0000   1.4924 &   4.5190 r
  clock reconvergence pessimism                                                                           0.0000     4.5190
  clock uncertainty                                                                                       0.1000     4.6190
  library hold time                                                                     1.0000            0.1533     4.7723
  data required time                                                                                                 4.7723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7723
  data arrival time                                                                                                 -3.5256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (VIOLATED)                                                               -1.2467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9916 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.4591                     1.7798 &   3.7798 r
  la_oenb[18] (net)                                      2   0.2020 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7798 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9401   3.4631   0.9500  -0.5685  -0.5304 &   3.2494 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1443   0.9500            0.1478 &   3.3972 r
  mprj/buf_i[82] (net)                                   2   0.0169 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0396   0.1443   0.9500  -0.0188  -0.0195 &   3.3777 r
  data arrival time                                                                                                  3.3777

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9417   1.0500   0.0000   1.3404 &   4.3670 r
  clock reconvergence pessimism                                                                           0.0000     4.3670
  clock uncertainty                                                                                       0.1000     4.4670
  library hold time                                                                     1.0000            0.1531     4.6201
  data required time                                                                                                 4.6201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6201
  data arrival time                                                                                                 -3.3777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2080 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2486 

  slack (with derating applied) (VIOLATED)                                                               -1.2424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9938 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             2.4058                     1.2732 &   3.2732 f
  la_oenb[44] (net)                                      2   0.2359 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2732 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4602   2.4182   0.9500  -0.2430  -0.1521 &   3.1211 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1645   0.9500            0.6539 &   3.7750 f
  mprj/buf_i[108] (net)                                  2   0.0374 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0374   0.1645   0.9500  -0.0039  -0.0031 &   3.7719 f
  data arrival time                                                                                                  3.7719

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6651 &   4.6917 r
  clock reconvergence pessimism                                                                           0.0000     4.6917
  clock uncertainty                                                                                       0.1000     4.7917
  library hold time                                                                     1.0000            0.2175     5.0092
  data required time                                                                                                 5.0092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0092
  data arrival time                                                                                                 -3.7719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2757 

  slack (with derating applied) (VIOLATED)                                                               -1.2373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9617 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               4.9938                     2.5467 &   4.5467 r
  io_in[28] (net)                                        2   0.2934 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5467 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8321   5.0048   0.9500  -1.0875  -1.0153 &   3.5314 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2008   0.9500            0.1122 &   3.6436 r
  mprj/buf_i[220] (net)                                  2   0.0386 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2008   0.9500   0.0000   0.0012 &   3.6448 r
  data arrival time                                                                                                  3.6448

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5985 &   4.6250 r
  clock reconvergence pessimism                                                                           0.0000     4.6250
  clock uncertainty                                                                                       0.1000     4.7250
  library hold time                                                                     1.0000            0.1507     4.8757
  data required time                                                                                                 4.8757
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8757
  data arrival time                                                                                                 -3.6448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2202 
  total derate : arrival time                                                                             0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2872 

  slack (with derating applied) (VIOLATED)                                                               -1.2309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9437 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              5.2190                     2.6808 &   4.6808 r
  la_oenb[1] (net)                                       2   0.3052 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6808 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4582   5.2275   0.9500  -1.4364  -1.3878 &   3.2929 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1523   0.9500            0.0556 &   3.3485 r
  mprj/buf_i[65] (net)                                   2   0.0086 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1523   0.9500   0.0000   0.0001 &   3.3486 r
  data arrival time                                                                                                  3.3486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9306   1.0500   0.0000   1.2976 &   4.3242 r
  clock reconvergence pessimism                                                                           0.0000     4.3242
  clock uncertainty                                                                                       0.1000     4.4242
  library hold time                                                                     1.0000            0.1528     4.5770
  data required time                                                                                                 4.5770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5770
  data arrival time                                                                                                 -3.3486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2870 

  slack (with derating applied) (VIOLATED)                                                               -1.2284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9414 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             2.2786                     1.2021 &   3.2021 f
  la_oenb[50] (net)                                      2   0.2228 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2021 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2809   2.2912   0.9500  -0.1669  -0.0743 &   3.1278 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1521   0.9500            0.6244 &   3.7522 f
  mprj/buf_i[114] (net)                                  2   0.0292 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0116   0.1521   0.9500  -0.0010  -0.0003 &   3.7519 f
  data arrival time                                                                                                  3.7519

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9688   1.0500   0.0000   1.6314 &   4.6580 r
  clock reconvergence pessimism                                                                           0.0000     4.6580
  clock uncertainty                                                                                       0.1000     4.7580
  library hold time                                                                     1.0000            0.2208     4.9788
  data required time                                                                                                 4.9788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9788
  data arrival time                                                                                                 -3.7519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2218 
  total derate : arrival time                                                                             0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2684 

  slack (with derating applied) (VIOLATED)                                                               -1.2268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9584 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              2.0044                     1.0732 &   3.0732 f
  la_oenb[3] (net)                                       2   0.1969 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0732 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3902   2.0110   0.9500  -0.2400  -0.1803 &   2.8929 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1160   0.9500            0.5495 &   3.4424 f
  mprj/buf_i[67] (net)                                   1   0.0073 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1160   0.9500   0.0000   0.0001 &   3.4425 f
  data arrival time                                                                                                  3.4425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9308   1.0500   0.0000   1.2974 &   4.3240 r
  clock reconvergence pessimism                                                                           0.0000     4.3240
  clock uncertainty                                                                                       0.1000     4.4240
  library hold time                                                                     1.0000            0.2276     4.6516
  data required time                                                                                                 4.6516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6516
  data arrival time                                                                                                 -3.4425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (VIOLATED)                                                               -1.2091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9585 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          1.9353                     1.0277 &   3.0277 f
  la_data_in[12] (net)                                   2   0.1895 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0277 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0654   1.9438   0.9500  -0.0054   0.0680 &   3.0957 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1269   0.9500            0.5512 &   3.6469 f
  mprj/buf_i[140] (net)                                  2   0.0153 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0219   0.1269   0.9500  -0.0020  -0.0019 &   3.6450 f
  data arrival time                                                                                                  3.6450

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4926 &   4.5192 r
  clock reconvergence pessimism                                                                           0.0000     4.5192
  clock uncertainty                                                                                       0.1000     4.6192
  library hold time                                                                     1.0000            0.2258     4.8450
  data required time                                                                                                 4.8450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8450
  data arrival time                                                                                                 -3.6450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (VIOLATED)                                                               -1.2000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9515 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.8844                     1.0003 &   3.0003 f
  io_in[26] (net)                                        2   0.1845 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0003 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8927   0.9500   0.0000   0.0743 &   3.0746 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1656   0.9500            0.5811 &   3.6558 f
  mprj/buf_i[218] (net)                                  2   0.0481 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1657   0.9500   0.0000   0.0025 &   3.6583 f
  data arrival time                                                                                                  3.6583

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5065 &   4.5331 r
  clock reconvergence pessimism                                                                           0.0000     4.5331
  clock uncertainty                                                                                       0.1000     4.6331
  library hold time                                                                     1.0000            0.2172     4.8503
  data required time                                                                                                 4.8503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8503
  data arrival time                                                                                                 -3.6583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2505 

  slack (with derating applied) (VIOLATED)                                                               -1.1920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9415 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.4706                     1.3015 &   3.3015 f
  la_data_in[43] (net)                                   2   0.2415 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3015 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4622   2.4858   0.9500  -0.2589  -0.1627 &   3.1388 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1591   0.9500            0.6567 &   3.7955 f
  mprj/buf_i[171] (net)                                  2   0.0313 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0514   0.1591   0.9500  -0.0053  -0.0049 &   3.7906 f
  data arrival time                                                                                                  3.7906

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9690   1.0500   0.0000   1.6339 &   4.6605 r
  clock reconvergence pessimism                                                                           0.0000     4.6605
  clock uncertainty                                                                                       0.1000     4.7605
  library hold time                                                                     1.0000            0.2189     4.9794
  data required time                                                                                                 4.9794
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9794
  data arrival time                                                                                                 -3.7906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2219 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (VIOLATED)                                                               -1.1888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9133 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               4.3299                     2.2249 &   4.2249 r
  io_in[27] (net)                                        2   0.2530 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2249 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1912   4.3364   0.9500  -0.7651  -0.7094 &   3.5154 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1972   0.9500            0.1452 &   3.6607 r
  mprj/buf_i[219] (net)                                  2   0.0421 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0098   0.1972   0.9500  -0.0057  -0.0048 &   3.6559 r
  data arrival time                                                                                                  3.6559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9615   1.0500   0.0000   1.5587 &   4.5853 r
  clock reconvergence pessimism                                                                           0.0000     4.5853
  clock uncertainty                                                                                       0.1000     4.6853
  library hold time                                                                     1.0000            0.1508     4.8361
  data required time                                                                                                 4.8361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8361
  data arrival time                                                                                                 -3.6559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2183 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (VIOLATED)                                                               -1.1802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9107 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             2.5347                     1.3339 &   3.3339 f
  la_oenb[49] (net)                                      2   0.2478 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3339 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5408   2.5511   0.9500  -0.3018  -0.2015 &   3.1324 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1668   0.9500            0.6733 &   3.8057 f
  mprj/buf_i[113] (net)                                  2   0.0366 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0558   0.1668   0.9500  -0.0054  -0.0047 &   3.8010 f
  data arrival time                                                                                                  3.8010

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9690   1.0500   0.0000   1.6339 &   4.6605 r
  clock reconvergence pessimism                                                                           0.0000     4.6605
  clock uncertainty                                                                                       0.1000     4.7605
  library hold time                                                                     1.0000            0.2169     4.9774
  data required time                                                                                                 4.9774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9774
  data arrival time                                                                                                 -3.8010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2219 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2788 

  slack (with derating applied) (VIOLATED)                                                               -1.1764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8976 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          4.9085                     2.5361 &   4.5361 r
  la_data_in[10] (net)                                   2   0.2879 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5361 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0537   4.9138   0.9500  -1.2397  -1.2063 &   3.3298 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1679   0.9500            0.0883 &   3.4181 r
  mprj/buf_i[138] (net)                                  2   0.0195 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0295   0.1679   0.9500  -0.0136  -0.0140 &   3.4041 r
  data arrival time                                                                                                  3.4041

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9315   1.0500   0.0000   1.2964 &   4.3230 r
  clock reconvergence pessimism                                                                           0.0000     4.3230
  clock uncertainty                                                                                       0.1000     4.4230
  library hold time                                                                     1.0000            0.1521     4.5751
  data required time                                                                                                 4.5751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5751
  data arrival time                                                                                                 -3.4041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2782 

  slack (with derating applied) (VIOLATED)                                                               -1.1710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8928 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[42] (in)                                                             4.5617                     2.3213 &   4.3213 r
  la_oenb[42] (net)                                      2   0.2676 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3213 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2551   4.5720   0.9500  -0.7257  -0.6431 &   3.6781 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1763   0.9500            0.1143 &   3.7924 r
  mprj/buf_i[106] (net)                                  2   0.0273 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0585   0.1763   0.9500  -0.0295  -0.0305 &   3.7620 r
  data arrival time                                                                                                  3.7620

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9692   1.0500   0.0000   1.6368 &   4.6633 r
  clock reconvergence pessimism                                                                           0.0000     4.6633
  clock uncertainty                                                                                       0.1000     4.7633
  library hold time                                                                     1.0000            0.1517     4.9151
  data required time                                                                                                 4.9151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9151
  data arrival time                                                                                                 -3.7620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2221 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2721 

  slack (with derating applied) (VIOLATED)                                                               -1.1531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8810 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               6.3971                     3.2108 &   5.2108 r
  io_in[32] (net)                                        2   0.3745 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2108 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9630   6.4258   0.9500  -1.6870  -1.5379 &   3.6729 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2198   0.9500            0.0517 &   3.7246 r
  mprj/buf_i[224] (net)                                  2   0.0381 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2198   0.9500   0.0000   0.0011 &   3.7256 r
  data arrival time                                                                                                  3.7256

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5986 &   4.6252 r
  clock reconvergence pessimism                                                                           0.0000     4.6252
  clock uncertainty                                                                                       0.1000     4.7252
  library hold time                                                                     1.0000            0.1498     4.8750
  data required time                                                                                                 4.8750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8750
  data arrival time                                                                                                 -3.7256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2202 
  total derate : arrival time                                                                             0.0994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3197 

  slack (with derating applied) (VIOLATED)                                                               -1.1494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8297 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          2.2774                     1.2038 &   3.2038 f
  la_data_in[26] (net)                                   2   0.2231 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2038 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2745   2.2892   0.9500  -0.1704  -0.0840 &   3.1198 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1207   0.9500            0.5921 &   3.7119 f
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.1207   0.9500  -0.0017  -0.0017 &   3.7102 f
  data arrival time                                                                                                  3.7102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4844 &   4.5109 r
  clock reconvergence pessimism                                                                           0.0000     4.5109
  clock uncertainty                                                                                       0.1000     4.6109
  library hold time                                                                     1.0000            0.2269     4.8378
  data required time                                                                                                 4.8378
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8378
  data arrival time                                                                                                 -3.7102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2148 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2596 

  slack (with derating applied) (VIOLATED)                                                               -1.1276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8680 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          2.2808                     1.2019 &   3.2019 f
  la_data_in[51] (net)                                   2   0.2230 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2019 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2265   2.2941   0.9500  -0.0698   0.0301 &   3.2320 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1687   0.9500            0.6423 &   3.8743 f
  mprj/buf_i[179] (net)                                  2   0.0434 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0770   0.1687   0.9500  -0.0256  -0.0260 &   3.8483 f
  data arrival time                                                                                                  3.8483

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9688   1.0500   0.0000   1.6303 &   4.6568 r
  clock reconvergence pessimism                                                                           0.0000     4.6568
  clock uncertainty                                                                                       0.1000     4.7568
  library hold time                                                                     1.0000            0.2164     4.9733
  data required time                                                                                                 4.9733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9733
  data arrival time                                                                                                 -3.8483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2218 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2658 

  slack (with derating applied) (VIOLATED)                                                               -1.1249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8591 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          2.0772                     1.1031 &   3.1031 f
  la_data_in[11] (net)                                   2   0.2036 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1031 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3820   2.0865   0.9500  -0.2204  -0.1518 &   2.9513 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1296   0.9500            0.5734 &   3.5248 f
  mprj/buf_i[139] (net)                                  2   0.0142 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1296   0.9500   0.0000   0.0002 &   3.5250 f
  data arrival time                                                                                                  3.5250

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9312   1.0500   0.0000   1.2967 &   4.3233 r
  clock reconvergence pessimism                                                                           0.0000     4.3233
  clock uncertainty                                                                                       0.1000     4.4233
  library hold time                                                                     1.0000            0.2254     4.6487
  data required time                                                                                                 4.6487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6487
  data arrival time                                                                                                 -3.5250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2513 

  slack (with derating applied) (VIOLATED)                                                               -1.1237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8725 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          2.1856                     1.1537 &   3.1537 f
  la_data_in[50] (net)                                   2   0.2137 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1537 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1975   0.9500   0.0000   0.0955 &   3.2492 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1588   0.9500            0.6194 &   3.8686 f
  mprj/buf_i[178] (net)                                  2   0.0371 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0685   0.1588   0.9500  -0.0095  -0.0091 &   3.8595 f
  data arrival time                                                                                                  3.8595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9690   1.0500   0.0000   1.6339 &   4.6605 r
  clock reconvergence pessimism                                                                           0.0000     4.6605
  clock uncertainty                                                                                       0.1000     4.7605
  library hold time                                                                     1.0000            0.2190     4.9795
  data required time                                                                                                 4.9795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9795
  data arrival time                                                                                                 -3.8595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2219 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2601 

  slack (with derating applied) (VIOLATED)                                                               -1.1200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8599 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          4.3445                     2.2117 &   4.2117 r
  la_data_in[53] (net)                                   2   0.2548 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2117 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0215   4.3545   0.9500  -0.6104  -0.5281 &   3.6836 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2101   0.9500            0.1523 &   3.8359 r
  mprj/buf_i[181] (net)                                  2   0.0478 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0310   0.2103   0.9500  -0.0166  -0.0144 &   3.8215 r
  data arrival time                                                                                                  3.8215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.6642 &   4.6908 r
  clock reconvergence pessimism                                                                           0.0000     4.6908
  clock uncertainty                                                                                       0.1000     4.7908
  library hold time                                                                     1.0000            0.1502     4.9411
  data required time                                                                                                 4.9411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9411
  data arrival time                                                                                                 -3.8215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2688 

  slack (with derating applied) (VIOLATED)                                                               -1.1196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8507 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.9921                     1.0543 &   3.0543 f
  io_in[25] (net)                                        2   0.1950 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0543 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0020   0.9500   0.0000   0.0834 &   3.1377 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1617   0.9500            0.5954 &   3.7332 f
  mprj/buf_i[217] (net)                                  2   0.0445 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1617   0.9500   0.0000   0.0013 &   3.7344 f
  data arrival time                                                                                                  3.7344

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5062 &   4.5328 r
  clock reconvergence pessimism                                                                           0.0000     4.5328
  clock uncertainty                                                                                       0.1000     4.6328
  library hold time                                                                     1.0000            0.2182     4.8511
  data required time                                                                                                 4.8511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8511
  data arrival time                                                                                                 -3.7344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2158 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2516 

  slack (with derating applied) (VIOLATED)                                                               -1.1166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8650 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           5.7990                     2.9876 &   4.9876 r
  wbs_dat_i[31] (net)                                    2   0.3399 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9876 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0446   5.8075   0.9500  -1.7684  -1.7260 &   3.2615 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   0.9500            0.0417 &   3.3032 r
  mprj/buf_i[31] (net)                                   2   0.0143 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0626   0.1711   0.9500  -0.0296  -0.0309 &   3.2723 r
  data arrival time                                                                                                  3.2723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9019   1.0500   0.0000   1.1062 &   4.1327 r
  clock reconvergence pessimism                                                                           0.0000     4.1327
  clock uncertainty                                                                                       0.1000     4.2327
  library hold time                                                                     1.0000            0.1519     4.3847
  data required time                                                                                                 4.3847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3847
  data arrival time                                                                                                 -3.2723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2958 

  slack (with derating applied) (VIOLATED)                                                               -1.1123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8166 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.4167                     1.2856 &   3.2856 f
  io_in[23] (net)                                        2   0.2373 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2856 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4557   2.4268   0.9500  -0.2731  -0.1919 &   3.0937 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1671   0.9500            0.6577 &   3.7514 f
  mprj/buf_i[215] (net)                                  2   0.0394 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1671   0.9500   0.0000   0.0011 &   3.7526 f
  data arrival time                                                                                                  3.7526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5082 &   4.5347 r
  clock reconvergence pessimism                                                                           0.0000     4.5347
  clock uncertainty                                                                                       0.1000     4.6347
  library hold time                                                                     1.0000            0.2168     4.8516
  data required time                                                                                                 4.8516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8516
  data arrival time                                                                                                 -3.7526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2693 

  slack (with derating applied) (VIOLATED)                                                               -1.0990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8297 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.2616                     1.1969 &   3.1969 f
  la_oenb[52] (net)                                      2   0.2216 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1969 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0527   2.2727   0.9500  -0.0043   0.0917 &   3.2886 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1803   0.9500            0.6486 &   3.9372 f
  mprj/buf_i[116] (net)                                  2   0.0514 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0796   0.1805   0.9500  -0.0223  -0.0205 &   3.9167 f
  data arrival time                                                                                                  3.9167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9704   1.0500   0.0000   1.6659 &   4.6925 r
  clock reconvergence pessimism                                                                           0.0000     4.6925
  clock uncertainty                                                                                       0.1000     4.7925
  library hold time                                                                     1.0000            0.2133     5.0058
  data required time                                                                                                 5.0058
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0058
  data arrival time                                                                                                 -3.9167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2235 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2641 

  slack (with derating applied) (VIOLATED)                                                               -1.0891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8250 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               6.9904                     3.4938 &   5.4938 r
  io_in[33] (net)                                        2   0.4088 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4938 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3730   7.0277   0.9500  -1.9139  -1.7339 &   3.7599 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2346   0.9500            0.0291 &   3.7890 r
  mprj/buf_i[225] (net)                                  2   0.0406 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2348   0.9500   0.0000   0.0028 &   3.7918 r
  data arrival time                                                                                                  3.7918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5982 &   4.6248 r
  clock reconvergence pessimism                                                                           0.0000     4.6248
  clock uncertainty                                                                                       0.1000     4.7248
  library hold time                                                                     1.0000            0.1492     4.8740
  data required time                                                                                                 4.8740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8740
  data arrival time                                                                                                 -3.7918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2202 
  total derate : arrival time                                                                             0.1119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3321 

  slack (with derating applied) (VIOLATED)                                                               -1.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7500 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              2.2257                     1.1947 &   3.1947 f
  la_oenb[6] (net)                                       2   0.2190 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1947 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5414   2.2331   0.9500  -0.3056  -0.2420 &   2.9527 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1185   0.9500            0.5826 &   3.5353 f
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1185   0.9500   0.0000   0.0001 &   3.5354 f
  data arrival time                                                                                                  3.5354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9126   1.0500   0.0000   1.2517 &   4.2783 r
  clock reconvergence pessimism                                                                           0.0000     4.2783
  clock uncertainty                                                                                       0.1000     4.3783
  library hold time                                                                     1.0000            0.2272     4.6055
  data required time                                                                                                 4.6055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6055
  data arrival time                                                                                                 -3.5354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2037 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2538 

  slack (with derating applied) (VIOLATED)                                                               -1.0702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8163 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.3843                     1.2569 &   3.2569 f
  la_data_in[2] (net)                                    2   0.2332 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2569 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5710   2.3978   0.9500  -0.3422  -0.2574 &   2.9995 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1302   0.9500            0.6154 &   3.6149 f
  mprj/buf_i[130] (net)                                  2   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1302   0.9500   0.0000   0.0001 &   3.6150 f
  data arrival time                                                                                                  3.6150

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9306   1.0500   0.0000   1.2976 &   4.3242 r
  clock reconvergence pessimism                                                                           0.0000     4.3242
  clock uncertainty                                                                                       0.1000     4.4242
  library hold time                                                                     1.0000            0.2253     4.6495
  data required time                                                                                                 4.6495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6495
  data arrival time                                                                                                 -3.6150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2608 

  slack (with derating applied) (VIOLATED)                                                               -1.0344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7736 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.2545                     1.1874 &   3.1874 f
  la_oenb[46] (net)                                      2   0.2204 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1874 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2387   2.2676   0.9500  -0.0925   0.0041 &   3.1915 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1867   0.9500            0.6547 &   3.8462 f
  mprj/buf_i[110] (net)                                  2   0.0569 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1194   0.1868   0.9500  -0.0594  -0.0596 &   3.7866 f
  data arrival time                                                                                                  3.7866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4717 &   4.4983 r
  clock reconvergence pessimism                                                                           0.0000     4.4983
  clock uncertainty                                                                                       0.1000     4.5983
  library hold time                                                                     1.0000            0.2116     4.8099
  data required time                                                                                                 4.8099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8099
  data arrival time                                                                                                 -3.7866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2617 

  slack (with derating applied) (VIOLATED)                                                               -1.0233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7616 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           5.6928                     2.9448 &   4.9448 r
  la_data_in[6] (net)                                    2   0.3344 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9448 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6303   5.6994   0.9500  -1.7015  -1.6709 &   3.2739 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1519   0.9500            0.0276 &   3.3015 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0202   0.1519   0.9500  -0.0090  -0.0094 &   3.2921 r
  data arrival time                                                                                                  3.2921

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8799   1.0500   0.0000   1.0340 &   4.0606 r
  clock reconvergence pessimism                                                                           0.0000     4.0606
  clock uncertainty                                                                                       0.1000     4.1606
  library hold time                                                                     1.0000            0.1528     4.3134
  data required time                                                                                                 4.3134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3134
  data arrival time                                                                                                 -3.2921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1934 
  total derate : arrival time                                                                             0.0931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2864 

  slack (with derating applied) (VIOLATED)                                                               -1.0213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7348 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             2.1389                     1.1297 &   3.1297 f
  la_oenb[45] (net)                                      2   0.2094 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1297 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0848   2.1500   0.9500  -0.0162   0.0742 &   3.2038 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1518   0.9500            0.6055 &   3.8093 f
  mprj/buf_i[109] (net)                                  2   0.0322 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0234   0.1519   0.9500  -0.0023  -0.0017 &   3.8076 f
  data arrival time                                                                                                  3.8076

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4762 &   4.5028 r
  clock reconvergence pessimism                                                                           0.0000     4.5028
  clock uncertainty                                                                                       0.1000     4.6028
  library hold time                                                                     1.0000            0.2209     4.8236
  data required time                                                                                                 4.8236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8236
  data arrival time                                                                                                 -3.8076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2144 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2521 

  slack (with derating applied) (VIOLATED)                                                               -1.0160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7640 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          2.0874                     1.1047 &   3.1047 f
  la_data_in[54] (net)                                   2   0.2044 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1047 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0979   0.9500   0.0000   0.0886 &   3.1933 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1866   0.9500            0.6303 &   3.8236 f
  mprj/buf_i[182] (net)                                  2   0.0604 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0843   0.1869   0.9500  -0.0331  -0.0307 &   3.7929 f
  data arrival time                                                                                                  3.7929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4703 &   4.4969 r
  clock reconvergence pessimism                                                                           0.0000     4.4969
  clock uncertainty                                                                                       0.1000     4.5969
  library hold time                                                                     1.0000            0.2116     4.8085
  data required time                                                                                                 4.8085
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8085
  data arrival time                                                                                                 -3.7929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2141 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2538 

  slack (with derating applied) (VIOLATED)                                                               -1.0156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7618 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            5.7214                     2.8901 &   4.8901 r
  wbs_adr_i[8] (net)                                     2   0.3354 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8901 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5004   5.7410   0.9500  -2.2802  -2.2145 &   2.6757 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1758   0.9500            0.0495 &   2.7252 r
  mprj/buf_i[40] (net)                                   2   0.0176 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1758   0.9500   0.0000   0.0002 &   2.7255 r
  data arrival time                                                                                                  2.7255

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5841   1.0500   0.0000   0.4485 &   3.4751 r
  clock reconvergence pessimism                                                                           0.0000     3.4751
  clock uncertainty                                                                                       0.1000     3.5751
  library hold time                                                                     1.0000            0.1517     3.7269
  data required time                                                                                                 3.7269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7269
  data arrival time                                                                                                 -2.7255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.1261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2916 

  slack (with derating applied) (VIOLATED)                                                               -1.0014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7098 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          2.5229                     1.3262 &   3.3262 f
  la_data_in[55] (net)                                   2   0.2465 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3262 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5289   2.5396   0.9500  -0.3120  -0.2107 &   3.1155 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1885   0.9500            0.6910 &   3.8065 f
  mprj/buf_i[183] (net)                                  2   0.0523 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.1887   0.9500  -0.0015   0.0018 &   3.8083 f
  data arrival time                                                                                                  3.8083

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4682 &   4.4948 r
  clock reconvergence pessimism                                                                           0.0000     4.4948
  clock uncertainty                                                                                       0.1000     4.5948
  library hold time                                                                     1.0000            0.2111     4.8059
  data required time                                                                                                 4.8059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8059
  data arrival time                                                                                                 -3.8083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2140 
  total derate : arrival time                                                                             0.0584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2724 

  slack (with derating applied) (VIOLATED)                                                               -0.9976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7252 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[4] (in)                                                           4.5278                     2.3072 &   4.3072 r
  la_data_in[4] (net)                                    2   0.2657 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3072 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5463   4.5382   0.9500  -0.8615  -0.7876 &   3.5197 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   0.9500            0.0829 &   3.6026 r
  mprj/buf_i[132] (net)                                  1   0.0070 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0391   0.1396   0.9500  -0.0175  -0.0183 &   3.5844 r
  data arrival time                                                                                                  3.5844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9307   1.0500   0.0000   1.2974 &   4.3240 r
  clock reconvergence pessimism                                                                           0.0000     4.3240
  clock uncertainty                                                                                       0.1000     4.4240
  library hold time                                                                     1.0000            0.1533     4.5773
  data required time                                                                                                 4.5773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5773
  data arrival time                                                                                                 -3.5844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2604 

  slack (with derating applied) (VIOLATED)                                                               -0.9929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7325 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[29] (in)                                                               4.6252                     2.3475 &   4.3475 r
  io_in[29] (net)                                        2   0.2711 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3475 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0549   4.6369   0.9500  -0.6963  -0.6018 &   3.7457 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1922   0.9500            0.1246 &   3.8703 r
  mprj/buf_i[221] (net)                                  2   0.0365 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0209   0.1922   0.9500  -0.0068  -0.0062 &   3.8642 r
  data arrival time                                                                                                  3.8642

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9628   1.0500   0.0000   1.5684 &   4.5950 r
  clock reconvergence pessimism                                                                           0.0000     4.5950
  clock uncertainty                                                                                       0.1000     4.6950
  library hold time                                                                     1.0000            0.1510     4.8461
  data required time                                                                                                 4.8461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8461
  data arrival time                                                                                                 -3.8642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2188 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2674 

  slack (with derating applied) (VIOLATED)                                                               -0.9819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7145 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           2.1362                     1.1346 &   3.1346 f
  la_data_in[7] (net)                                    2   0.2094 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1346 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2051   2.1455   0.9500  -0.1353  -0.0593 &   3.0753 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1207   0.9500            0.5728 &   3.6480 f
  mprj/buf_i[135] (net)                                  1   0.0081 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1207   0.9500   0.0000   0.0001 &   3.6481 f
  data arrival time                                                                                                  3.6481

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9226   1.0500   0.0000   1.2743 &   4.3009 r
  clock reconvergence pessimism                                                                           0.0000     4.3009
  clock uncertainty                                                                                       0.1000     4.4009
  library hold time                                                                     1.0000            0.2269     4.6278
  data required time                                                                                                 4.6278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6278
  data arrival time                                                                                                 -3.6481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (VIOLATED)                                                               -0.9796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7335 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.2446                     1.1841 &   3.1841 f
  la_oenb[53] (net)                                      2   0.2196 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1841 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1353   2.2573   0.9500  -0.0739   0.0228 &   3.2069 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1875   0.9500            0.6538 &   3.8608 f
  mprj/buf_i[117] (net)                                  2   0.0576 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0710   0.1877   0.9500  -0.0206  -0.0183 &   3.8425 f
  data arrival time                                                                                                  3.8425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9674   1.0500   0.0000   1.4711 &   4.4977 r
  clock reconvergence pessimism                                                                           0.0000     4.4977
  clock uncertainty                                                                                       0.1000     4.5977
  library hold time                                                                     1.0000            0.2114     4.8091
  data required time                                                                                                 4.8091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8091
  data arrival time                                                                                                 -3.8425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2588 

  slack (with derating applied) (VIOLATED)                                                               -0.9666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7078 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               2.2196                     1.1982 &   3.1982 f
  io_in[16] (net)                                        2   0.2188 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1982 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5085   2.2250   0.9500  -0.3127  -0.2606 &   2.9376 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1706   0.9500            0.6324 &   3.5700 f
  mprj/buf_i[208] (net)                                  2   0.0443 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1708   0.9500   0.0000   0.0029 &   3.5729 f
  data arrival time                                                                                                  3.5729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1957 &   4.2223 r
  clock reconvergence pessimism                                                                           0.0000     4.2223
  clock uncertainty                                                                                       0.1000     4.3223
  library hold time                                                                     1.0000            0.2158     4.5381
  data required time                                                                                                 4.5381
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5381
  data arrival time                                                                                                 -3.5729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2011 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (VIOLATED)                                                               -0.9653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7116 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             2.2527                     1.1874 &   3.1874 f
  la_oenb[59] (net)                                      2   0.2203 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1874 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1561   2.2653   0.9500  -0.0206   0.0806 &   3.2680 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2179   0.9500            0.6794 &   3.9473 f
  mprj/buf_i[123] (net)                                  2   0.0845 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1591   0.2183   0.9500  -0.0845  -0.0825 &   3.8648 f
  data arrival time                                                                                                  3.8648

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4925 &   4.5191 r
  clock reconvergence pessimism                                                                           0.0000     4.5191
  clock uncertainty                                                                                       0.1000     4.6191
  library hold time                                                                     1.0000            0.2033     4.8224
  data required time                                                                                                 4.8224
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8224
  data arrival time                                                                                                 -3.8648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2619 

  slack (with derating applied) (VIOLATED)                                                               -0.9576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6957 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.1669                     1.1449 &   3.1449 f
  la_data_in[56] (net)                                   2   0.2120 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1449 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1787   0.9500   0.0000   0.0957 &   3.2406 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1683   0.9500            0.6231 &   3.8637 f
  mprj/buf_i[184] (net)                                  2   0.0431 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0210   0.1685   0.9500  -0.0021   0.0008 &   3.8645 f
  data arrival time                                                                                                  3.8645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9671   1.0500   0.0000   1.4639 &   4.4905 r
  clock reconvergence pessimism                                                                           0.0000     4.4905
  clock uncertainty                                                                                       0.1000     4.5905
  library hold time                                                                     1.0000            0.2165     4.8070
  data required time                                                                                                 4.8070
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8070
  data arrival time                                                                                                 -3.8645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2138 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2519 

  slack (with derating applied) (VIOLATED)                                                               -0.9425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6905 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               2.9534                     1.5359 &   3.5359 f
  io_in[30] (net)                                        2   0.2881 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5359 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5971   2.9782   0.9500  -0.4145  -0.2803 &   3.2556 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1806   0.9500            0.7425 &   3.9981 f
  mprj/buf_i[222] (net)                                  2   0.0394 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0191   0.1806   0.9500  -0.0017  -0.0006 &   3.9975 f
  data arrival time                                                                                                  3.9975

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9637   1.0500   0.0000   1.5764 &   4.6030 r
  clock reconvergence pessimism                                                                           0.0000     4.6030
  clock uncertainty                                                                                       0.1000     4.7030
  library hold time                                                                     1.0000            0.2133     4.9162
  data required time                                                                                                 4.9162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9162
  data arrival time                                                                                                 -3.9975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2192 
  total derate : arrival time                                                                             0.0681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2873 

  slack (with derating applied) (VIOLATED)                                                               -0.9187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6314 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.2763                     1.1982 &   3.1982 f
  la_oenb[54] (net)                                      2   0.2223 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1982 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1210   2.2903   0.9500  -0.0463   0.0549 &   3.2532 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1724   0.9500            0.6425 &   3.8956 f
  mprj/buf_i[118] (net)                                  2   0.0443 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0467   0.1726   0.9500  -0.0048  -0.0021 &   3.8935 f
  data arrival time                                                                                                  3.8935

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4682 &   4.4947 r
  clock reconvergence pessimism                                                                           0.0000     4.4947
  clock uncertainty                                                                                       0.1000     4.5947
  library hold time                                                                     1.0000            0.2154     4.8101
  data required time                                                                                                 4.8101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8101
  data arrival time                                                                                                 -3.8935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2140 
  total derate : arrival time                                                                             0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2560 

  slack (with derating applied) (VIOLATED)                                                               -0.9166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6606 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               2.2766                     1.1989 &   3.1989 f
  io_in[24] (net)                                        2   0.2224 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1989 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0400   2.2908   0.9500  -0.0033   0.1010 &   3.2999 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1649   0.9500            0.6380 &   3.9379 f
  mprj/buf_i[216] (net)                                  2   0.0404 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1649   0.9500   0.0000   0.0012 &   3.9391 f
  data arrival time                                                                                                  3.9391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5082 &   4.5348 r
  clock reconvergence pessimism                                                                           0.0000     4.5348
  clock uncertainty                                                                                       0.1000     4.6348
  library hold time                                                                     1.0000            0.2174     4.8522
  data required time                                                                                                 4.8522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8522
  data arrival time                                                                                                 -3.9391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (VIOLATED)                                                               -0.9131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6578 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             2.1421                     1.1510 &   3.1510 f
  la_oenb[17] (net)                                      2   0.2108 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1510 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0821   2.1486   0.9500  -0.0557   0.0125 &   3.1635 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1227   0.9500            0.5751 &   3.7386 f
  mprj/buf_i[81] (net)                                   2   0.0092 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0049   0.1227   0.9500  -0.0004  -0.0003 &   3.7383 f
  data arrival time                                                                                                  3.7383

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9319   1.0500   0.0000   1.2958 &   4.3223 r
  clock reconvergence pessimism                                                                           0.0000     4.3223
  clock uncertainty                                                                                       0.1000     4.4223
  library hold time                                                                     1.0000            0.2265     4.6489
  data required time                                                                                                 4.6489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6489
  data arrival time                                                                                                 -3.7383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2426 

  slack (with derating applied) (VIOLATED)                                                               -0.9106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6679 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          2.2230                     1.1729 &   3.1729 f
  la_data_in[59] (net)                                   2   0.2174 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1729 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2355   0.9500   0.0000   0.1002 &   3.2731 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2056   0.9500            0.6658 &   3.9389 f
  mprj/buf_i[187] (net)                                  2   0.0743 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1219   0.2060   0.9500  -0.0565  -0.0541 &   3.8848 f
  data arrival time                                                                                                  3.8848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.4518 &   4.4784 r
  clock reconvergence pessimism                                                                           0.0000     4.4784
  clock uncertainty                                                                                       0.1000     4.5784
  library hold time                                                                     1.0000            0.2066     4.7849
  data required time                                                                                                 4.7849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7849
  data arrival time                                                                                                 -3.8848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2567 

  slack (with derating applied) (VIOLATED)                                                               -0.9002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6435 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           2.6136                     1.3740 &   3.3740 f
  wbs_adr_i[30] (net)                                    2   0.2554 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3740 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8231   2.6310   0.9500  -0.4831  -0.3897 &   2.9842 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   0.9500            0.6432 &   3.6274 f
  mprj/buf_i[62] (net)                                   1   0.0060 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0158   0.1274   0.9500  -0.0013  -0.0013 &   3.6261 f
  data arrival time                                                                                                  3.6261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9107   1.0500   0.0000   1.1391 &   4.1657 r
  clock reconvergence pessimism                                                                           0.0000     4.1657
  clock uncertainty                                                                                       0.1000     4.2657
  library hold time                                                                     1.0000            0.2257     4.4914
  data required time                                                                                                 4.4914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4914
  data arrival time                                                                                                 -3.6261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2626 

  slack (with derating applied) (VIOLATED)                                                               -0.8654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6027 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.3493                     1.2360 &   3.2360 f
  la_data_in[61] (net)                                   2   0.2295 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2360 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1584   2.3645   0.9500  -0.0322   0.0760 &   3.3119 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1830   0.9500            0.6620 &   3.9739 f
  mprj/buf_i[189] (net)                                  2   0.0510 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1833   0.9500   0.0000   0.0039 &   3.9778 f
  data arrival time                                                                                                  3.9778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9673   1.0500   0.0000   1.4928 &   4.5194 r
  clock reconvergence pessimism                                                                           0.0000     4.5194
  clock uncertainty                                                                                       0.1000     4.6193
  library hold time                                                                     1.0000            0.2126     4.8319
  data required time                                                                                                 4.8319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8319
  data arrival time                                                                                                 -3.9778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2152 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2576 

  slack (with derating applied) (VIOLATED)                                                               -0.8541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5965 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          2.2837                     1.2032 &   3.2032 f
  la_data_in[57] (net)                                   2   0.2233 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2032 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1524   2.2973   0.9500  -0.0251   0.0782 &   3.2815 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1765   0.9500            0.6470 &   3.9284 f
  mprj/buf_i[185] (net)                                  2   0.0472 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1767   0.9500   0.0000   0.0036 &   3.9320 f
  data arrival time                                                                                                  3.9320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9414   1.0500   0.0000   1.4380 &   4.4646 r
  clock reconvergence pessimism                                                                           0.0000     4.4646
  clock uncertainty                                                                                       0.1000     4.5646
  library hold time                                                                     1.0000            0.2143     4.7789
  data required time                                                                                                 4.7789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7789
  data arrival time                                                                                                 -3.9320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2126 
  total derate : arrival time                                                                             0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2536 

  slack (with derating applied) (VIOLATED)                                                               -0.8469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5933 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.4839                     1.3217 &   3.3217 f
  la_oenb[57] (net)                                      2   0.2440 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3217 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3687   2.4948   0.9500  -0.2247  -0.1327 &   3.1890 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1977   0.9500            0.6934 &   3.8824 f
  mprj/buf_i[121] (net)                                  2   0.0600 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0763   0.1980   0.9500  -0.0114  -0.0074 &   3.8750 f
  data arrival time                                                                                                  3.8750

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9451   1.0500   0.0000   1.3676 &   4.3942 r
  clock reconvergence pessimism                                                                           0.0000     4.3942
  clock uncertainty                                                                                       0.1000     4.4942
  library hold time                                                                     1.0000            0.2087     4.7028
  data required time                                                                                                 4.7028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7028
  data arrival time                                                                                                 -3.8750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2092 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (VIOLATED)                                                               -0.8279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5646 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[1] (in)                                                           4.3761                     2.2390 &   4.2390 r
  la_data_in[1] (net)                                    2   0.2551 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2390 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6064   4.3851   0.9500  -0.9444  -0.8831 &   3.3559 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1385   0.9500            0.0906 &   3.4465 r
  mprj/buf_i[129] (net)                                  1   0.0074 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1385   0.9500   0.0000   0.0001 &   3.4466 r
  data arrival time                                                                                                  3.4466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8655   1.0500   0.0000   0.9911 &   4.0177 r
  clock reconvergence pessimism                                                                           0.0000     4.0177
  clock uncertainty                                                                                       0.1000     4.1177
  library hold time                                                                     1.0000            0.1533     4.2710
  data required time                                                                                                 4.2710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2710
  data arrival time                                                                                                 -3.4466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2490 

  slack (with derating applied) (VIOLATED)                                                               -0.8244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5754 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             5.0527                     2.6117 &   4.6117 r
  la_oenb[61] (net)                                      2   0.2965 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6117 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7043   5.0585   0.9500  -1.0738  -1.0156 &   3.5960 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2517   0.9500            0.1459 &   3.7419 r
  mprj/buf_i[125] (net)                                  2   0.0654 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2520   0.9500   0.0000   0.0058 &   3.7478 r
  data arrival time                                                                                                  3.7478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9312   1.0500   0.0000   1.2967 &   4.3233 r
  clock reconvergence pessimism                                                                           0.0000     4.3233
  clock uncertainty                                                                                       0.1000     4.4233
  library hold time                                                                     1.0000            0.1484     4.5718
  data required time                                                                                                 4.5718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5718
  data arrival time                                                                                                 -3.7478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2734 

  slack (with derating applied) (VIOLATED)                                                               -0.8240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5506 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                               10.8857                     5.4737 &   7.4737 r
  io_in[0] (net)                                         2   0.6393 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.4737 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.5395  10.9380   0.9500  -4.6579  -4.4420 &   3.0318 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2809   0.9500           -0.1545 &   2.8773 r
  mprj/buf_i[192] (net)                                  2   0.0372 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2809   0.9500   0.0000   0.0011 &   2.8784 r
  data arrival time                                                                                                  2.8784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5711   1.0500   0.0000   0.4231 &   3.4497 r
  clock reconvergence pessimism                                                                           0.0000     3.4497
  clock uncertainty                                                                                       0.1000     3.5497
  library hold time                                                                     1.0000            0.1472     3.6969
  data required time                                                                                                 3.6969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6969
  data arrival time                                                                                                 -2.8784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1643 
  total derate : arrival time                                                                             0.2639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4282 

  slack (with derating applied) (VIOLATED)                                                               -0.8185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3903 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.2943                     1.2131 &   3.2131 f
  wbs_dat_i[30] (net)                                    2   0.2246 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2131 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3535   2.3064   0.9500  -0.2218  -0.1362 &   3.0768 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   0.9500            0.6033 &   3.6802 f
  mprj/buf_i[30] (net)                                   2   0.0113 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0090   0.1300   0.9500  -0.0007  -0.0006 &   3.6795 f
  data arrival time                                                                                                  3.6795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9105   1.0500   0.0000   1.1384 &   4.1650 r
  clock reconvergence pessimism                                                                           0.0000     4.1650
  clock uncertainty                                                                                       0.1000     4.2650
  library hold time                                                                     1.0000            0.2253     4.4903
  data required time                                                                                                 4.4903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4903
  data arrival time                                                                                                 -3.6795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2463 

  slack (with derating applied) (VIOLATED)                                                               -0.8107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5644 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           5.2480                     2.6632 &   4.6632 r
  wbs_dat_i[15] (net)                                    2   0.3079 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6632 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.6402   5.2629   0.9500  -1.4917  -1.4168 &   3.2464 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   0.9500            0.0462 &   3.2925 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1451   0.9500   0.0000   0.0001 &   3.2926 r
  data arrival time                                                                                                  3.2926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8218 &   3.8484 r
  clock reconvergence pessimism                                                                           0.0000     3.8484
  clock uncertainty                                                                                       0.1000     3.9484
  library hold time                                                                     1.0000            0.1531     4.1014
  data required time                                                                                                 4.1014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1014
  data arrival time                                                                                                 -3.2926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2681 

  slack (with derating applied) (VIOLATED)                                                               -0.8089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5407 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.4808                     1.3049 &   3.3049 f
  la_data_in[63] (net)                                   2   0.2424 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3049 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4372   2.4972   0.9500  -0.2508  -0.1467 &   3.1582 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2416   0.9500            0.7299 &   3.8881 f
  mprj/buf_i[191] (net)                                  2   0.1003 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1707   0.2427   0.9500  -0.0909  -0.0861 &   3.8021 f
  data arrival time                                                                                                  3.8021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9271   1.0500   0.0000   1.2857 &   4.3123 r
  clock reconvergence pessimism                                                                           0.0000     4.3123
  clock uncertainty                                                                                       0.1000     4.4123
  library hold time                                                                     1.0000            0.1968     4.6091
  data required time                                                                                                 4.6091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6091
  data arrival time                                                                                                 -3.8021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2053 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2675 

  slack (with derating applied) (VIOLATED)                                                               -0.8071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5396 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           2.3062                     1.2191 &   3.2191 f
  wbs_adr_i[31] (net)                                    2   0.2257 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2191 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3787   2.3186   0.9500  -0.2361  -0.1505 &   3.0686 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1347   0.9500            0.6095 &   3.6781 f
  mprj/buf_i[63] (net)                                   2   0.0138 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0358   0.1347   0.9500  -0.0035  -0.0035 &   3.6747 f
  data arrival time                                                                                                  3.6747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9056   1.0500   0.0000   1.1199 &   4.1465 r
  clock reconvergence pessimism                                                                           0.0000     4.1465
  clock uncertainty                                                                                       0.1000     4.2465
  library hold time                                                                     1.0000            0.2245     4.4710
  data required time                                                                                                 4.4710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4710
  data arrival time                                                                                                 -3.6747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1975 
  total derate : arrival time                                                                             0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2466 

  slack (with derating applied) (VIOLATED)                                                               -0.7963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5497 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.6305                     1.3833 &   3.3833 f
  la_data_in[62] (net)                                   2   0.2572 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3833 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5878   2.6481   0.9500  -0.3398  -0.2329 &   3.1504 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2355   0.9500            0.7460 &   3.8964 f
  mprj/buf_i[190] (net)                                  2   0.0915 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1443   0.2362   0.9500  -0.0739  -0.0700 &   3.8264 f
  data arrival time                                                                                                  3.8264

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9313   1.0500   0.0000   1.2966 &   4.3232 r
  clock reconvergence pessimism                                                                           0.0000     4.3232
  clock uncertainty                                                                                       0.1000     4.4232
  library hold time                                                                     1.0000            0.1986     4.6218
  data required time                                                                                                 4.6218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6218
  data arrival time                                                                                                 -3.8264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2727 

  slack (with derating applied) (VIOLATED)                                                               -0.7954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5227 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.3664                     1.2512 &   3.2512 f
  la_oenb[5] (net)                                       2   0.2317 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2512 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5187   2.3792   0.9500  -0.3187  -0.2340 &   3.0172 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1239   0.9500            0.6069 &   3.6241 f
  mprj/buf_i[69] (net)                                   1   0.0069 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0040   0.1239   0.9500  -0.0003  -0.0003 &   3.6238 f
  data arrival time                                                                                                  3.6238

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8844   1.0500   0.0000   1.0478 &   4.0744 r
  clock reconvergence pessimism                                                                           0.0000     4.0744
  clock uncertainty                                                                                       0.1000     4.1744
  library hold time                                                                     1.0000            0.2263     4.4007
  data required time                                                                                                 4.4007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4007
  data arrival time                                                                                                 -3.6238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2472 

  slack (with derating applied) (VIOLATED)                                                               -0.7769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5297 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           4.3227                     2.2196 &   4.2196 r
  la_data_in[0] (net)                                    2   0.2525 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2196 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6226   4.3302   0.9500  -0.8471  -0.7886 &   3.4310 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1350   0.9500            0.0904 &   3.5214 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1350   0.9500   0.0000   0.0000 &   3.5215 r
  data arrival time                                                                                                  3.5215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8731   1.0500   0.0000   1.0133 &   4.0399 r
  clock reconvergence pessimism                                                                           0.0000     4.0399
  clock uncertainty                                                                                       0.1000     4.1399
  library hold time                                                                     1.0000            0.1534     4.2933
  data required time                                                                                                 4.2933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2933
  data arrival time                                                                                                 -3.5215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2448 

  slack (with derating applied) (VIOLATED)                                                               -0.7718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5270 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.5633                     1.3461 &   3.3461 f
  la_oenb[62] (net)                                      2   0.2504 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3461 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5473   2.5808   0.9500  -0.3201  -0.2141 &   3.1320 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2189   0.9500            0.7221 &   3.8541 f
  mprj/buf_i[126] (net)                                  2   0.0771 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0845   0.2195   0.9500  -0.0162  -0.0100 &   3.8441 f
  data arrival time                                                                                                  3.8441

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9272   1.0500   0.0000   1.2857 &   4.3123 r
  clock reconvergence pessimism                                                                           0.0000     4.3123
  clock uncertainty                                                                                       0.1000     4.4123
  library hold time                                                                     1.0000            0.2030     4.6152
  data required time                                                                                                 4.6152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6152
  data arrival time                                                                                                 -3.8441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2053 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2670 

  slack (with derating applied) (VIOLATED)                                                               -0.7711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5042 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          2.5682                     1.3487 &   3.3487 f
  la_data_in[60] (net)                                   2   0.2509 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3487 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4287   2.5857   0.9500  -0.2442  -0.1351 &   3.2136 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2217   0.9500            0.7259 &   3.9395 f
  mprj/buf_i[188] (net)                                  2   0.0802 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0954   0.2222   0.9500  -0.0433  -0.0393 &   3.9002 f
  data arrival time                                                                                                  3.9002

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9418   1.0500   0.0000   1.3404 &   4.3670 r
  clock reconvergence pessimism                                                                           0.0000     4.3670
  clock uncertainty                                                                                       0.1000     4.4670
  library hold time                                                                     1.0000            0.2023     4.6693
  data required time                                                                                                 4.6693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6693
  data arrival time                                                                                                 -3.9002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2080 
  total derate : arrival time                                                                             0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2672 

  slack (with derating applied) (VIOLATED)                                                               -0.7690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5018 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           4.7911                     2.4337 &   4.4337 r
  wbs_adr_i[22] (net)                                    2   0.2810 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4337 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0548   4.8038   0.9500  -1.2159  -1.1464 &   3.2873 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1588   0.9500            0.0865 &   3.3738 r
  mprj/buf_i[54] (net)                                   2   0.0149 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0227   0.1588   0.9500  -0.0109  -0.0113 &   3.3626 r
  data arrival time                                                                                                  3.3626

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8251 &   3.8517 r
  clock reconvergence pessimism                                                                           0.0000     3.8517
  clock uncertainty                                                                                       0.1000     3.9517
  library hold time                                                                     1.0000            0.1525     4.1041
  data required time                                                                                                 4.1041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1041
  data arrival time                                                                                                 -3.3626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2562 

  slack (with derating applied) (VIOLATED)                                                               -0.7416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4854 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           5.3487                     2.7110 &   4.7110 r
  wbs_adr_i[13] (net)                                    2   0.3137 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7110 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5549   5.3649   0.9500  -1.4727  -1.3893 &   3.3217 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1526   0.9500            0.0480 &   3.3697 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1526   0.9500   0.0000   0.0001 &   3.3698 r
  data arrival time                                                                                                  3.3698

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8252 &   3.8518 r
  clock reconvergence pessimism                                                                           0.0000     3.8518
  clock uncertainty                                                                                       0.1000     3.9518
  library hold time                                                                     1.0000            0.1528     4.1046
  data required time                                                                                                 4.1046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1046
  data arrival time                                                                                                 -3.3698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (VIOLATED)                                                               -0.7348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4669 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           2.0744                     1.1014 &   3.1014 f
  la_data_in[5] (net)                                    2   0.2033 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1014 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1504   2.0837   0.9500  -0.0783  -0.0013 &   3.1002 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   0.9500            0.5604 &   3.6606 f
  mprj/buf_i[133] (net)                                  1   0.0067 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1169   0.9500   0.0000   0.0001 &   3.6607 f
  data arrival time                                                                                                  3.6607

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8799   1.0500   0.0000   1.0340 &   4.0606 r
  clock reconvergence pessimism                                                                           0.0000     4.0606
  clock uncertainty                                                                                       0.1000     4.1606
  library hold time                                                                     1.0000            0.2275     4.3881
  data required time                                                                                                 4.3881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3881
  data arrival time                                                                                                 -3.6607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1934 
  total derate : arrival time                                                                             0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2310 

  slack (with derating applied) (VIOLATED)                                                               -0.7274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4964 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.5220                     1.3299 &   3.3299 f
  la_data_in[58] (net)                                   2   0.2467 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3299 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2371   2.5375   0.9500  -0.1398  -0.0320 &   3.2979 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2016   0.9500            0.7027 &   4.0006 f
  mprj/buf_i[186] (net)                                  2   0.0630 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0779   0.2019   0.9500  -0.0105  -0.0062 &   3.9944 f
  data arrival time                                                                                                  3.9944

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9447   1.0500   0.0000   1.3637 &   4.3903 r
  clock reconvergence pessimism                                                                           0.0000     4.3903
  clock uncertainty                                                                                       0.1000     4.4903
  library hold time                                                                     1.0000            0.2076     4.6979
  data required time                                                                                                 4.6979
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6979
  data arrival time                                                                                                 -3.9944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2091 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2599 

  slack (with derating applied) (VIOLATED)                                                               -0.7035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4436 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           5.6121                     2.8459 &   4.8459 r
  wbs_dat_i[16] (net)                                    2   0.3294 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8459 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7277   5.6286   0.9500  -1.5518  -1.4668 &   3.3791 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1500   0.9500            0.0297 &   3.4088 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1500   0.9500   0.0000   0.0001 &   3.4089 r
  data arrival time                                                                                                  3.4089

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8217 &   3.8483 r
  clock reconvergence pessimism                                                                           0.0000     3.8483
  clock uncertainty                                                                                       0.1000     3.9483
  library hold time                                                                     1.0000            0.1529     4.1012
  data required time                                                                                                 4.1012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1012
  data arrival time                                                                                                 -3.4089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2710 

  slack (with derating applied) (VIOLATED)                                                               -0.6923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4213 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           5.0507                     2.5719 &   4.5719 r
  wbs_dat_i[28] (net)                                    2   0.2966 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5719 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9561   5.0627   0.9500  -1.1334  -1.0574 &   3.5145 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1387   0.9500            0.0514 &   3.5659 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1387   0.9500   0.0000   0.0000 &   3.5660 r
  data arrival time                                                                                                  3.5660

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8474   1.0500   0.0000   0.9413 &   3.9679 r
  clock reconvergence pessimism                                                                           0.0000     3.9679
  clock uncertainty                                                                                       0.1000     4.0679
  library hold time                                                                     1.0000            0.1533     4.2212
  data required time                                                                                                 4.2212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2212
  data arrival time                                                                                                 -3.5660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1889 
  total derate : arrival time                                                                             0.0664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2553 

  slack (with derating applied) (VIOLATED)                                                               -0.6553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4000 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            7.1223                     3.6965 &   5.6965 r
  wbs_sel_i[0] (net)                                     2   0.4196 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.6965 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.9435   7.1293   0.9500  -2.8356  -2.8211 &   2.8754 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1760   0.9500           -0.0341 &   2.8413 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1760   0.9500   0.0000   0.0001 &   2.8414 r
  data arrival time                                                                                                  2.8414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3697   1.0500   0.0000   0.2064 &   3.2330 r
  clock reconvergence pessimism                                                                           0.0000     3.2330
  clock uncertainty                                                                                       0.1000     3.3330
  library hold time                                                                     1.0000            0.1517     3.4848
  data required time                                                                                                 3.4848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4848
  data arrival time                                                                                                 -2.8414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1540 
  total derate : arrival time                                                                             0.1516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3056 

  slack (with derating applied) (VIOLATED)                                                               -0.6434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3378 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           5.0363                     2.5553 &   4.5553 r
  wbs_adr_i[16] (net)                                    2   0.2954 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5553 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0847   5.0506   0.9500  -1.2321  -1.1497 &   3.4056 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1520   0.9500            0.0656 &   3.4712 r
  mprj/buf_i[48] (net)                                   2   0.0097 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0124   0.1520   0.9500  -0.0036  -0.0037 &   3.4675 r
  data arrival time                                                                                                  3.4675

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8197 &   3.8463 r
  clock reconvergence pessimism                                                                           0.0000     3.8463
  clock uncertainty                                                                                       0.1000     3.9463
  library hold time                                                                     1.0000            0.1528     4.0991
  data required time                                                                                                 4.0991
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0991
  data arrival time                                                                                                 -3.4675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2560 

  slack (with derating applied) (VIOLATED)                                                               -0.6315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3755 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           5.1523                     2.6120 &   4.6120 r
  wbs_adr_i[17] (net)                                    2   0.3022 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6120 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2659   5.1673   0.9500  -1.2791  -1.1939 &   3.4182 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1481   0.9500            0.0549 &   3.4730 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1481   0.9500   0.0000   0.0001 &   3.4731 r
  data arrival time                                                                                                  3.4731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8217 &   3.8483 r
  clock reconvergence pessimism                                                                           0.0000     3.8483
  clock uncertainty                                                                                       0.1000     3.9483
  library hold time                                                                     1.0000            0.1529     4.1013
  data required time                                                                                                 4.1013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1013
  data arrival time                                                                                                 -3.4731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2580 

  slack (with derating applied) (VIOLATED)                                                               -0.6282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3702 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           4.8398                     2.4666 &   4.4666 r
  wbs_dat_i[24] (net)                                    2   0.2842 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4666 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8731   4.8509   0.9500  -1.1005  -1.0315 &   3.4351 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1368   0.9500            0.0620 &   3.4971 r
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1368   0.9500   0.0000   0.0000 &   3.4971 r
  data arrival time                                                                                                  3.4971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7964   1.0500   0.0000   0.8268 &   3.8534 r
  clock reconvergence pessimism                                                                           0.0000     3.8534
  clock uncertainty                                                                                       0.1000     3.9534
  library hold time                                                                     1.0000            0.1534     4.1068
  data required time                                                                                                 4.1068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1068
  data arrival time                                                                                                 -3.4971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2483 

  slack (with derating applied) (VIOLATED)                                                               -0.6097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3613 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.3269                     1.2287 &   3.2287 f
  wbs_dat_i[26] (net)                                    2   0.2277 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2287 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3787   2.3397   0.9500  -0.2252  -0.1361 &   3.0926 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1180   0.9500            0.5960 &   3.6886 f
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1180   0.9500   0.0000   0.0000 &   3.6887 f
  data arrival time                                                                                                  3.6887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8464   1.0500   0.0000   0.9387 &   3.9653 r
  clock reconvergence pessimism                                                                           0.0000     3.9653
  clock uncertainty                                                                                       0.1000     4.0653
  library hold time                                                                     1.0000            0.2273     4.2926
  data required time                                                                                                 4.2926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2926
  data arrival time                                                                                                 -3.6887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1888 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2367 

  slack (with derating applied) (VIOLATED)                                                               -0.6040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3672 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           2.7001                     1.4156 &   3.4156 f
  wbs_adr_i[28] (net)                                    2   0.2637 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4156 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8334   2.7193   0.9500  -0.4621  -0.3596 &   3.0561 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1284   0.9500            0.6556 &   3.7117 f
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0082   0.1284   0.9500  -0.0007  -0.0006 &   3.7111 f
  data arrival time                                                                                                  3.7111

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8477   1.0500   0.0000   0.9420 &   3.9685 r
  clock reconvergence pessimism                                                                           0.0000     3.9685
  clock uncertainty                                                                                       0.1000     4.0685
  library hold time                                                                     1.0000            0.2256     4.2941
  data required time                                                                                                 4.2941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2941
  data arrival time                                                                                                 -3.7111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1890 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2532 

  slack (with derating applied) (VIOLATED)                                                               -0.5831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3298 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.4299                     1.2797 &   3.2797 f
  wbs_adr_i[29] (net)                                    2   0.2375 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2797 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4590   2.4450   0.9500  -0.2728  -0.1794 &   3.1004 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1208   0.9500            0.6125 &   3.7129 f
  mprj/buf_i[61] (net)                                   1   0.0045 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1208   0.9500   0.0000   0.0001 &   3.7129 f
  data arrival time                                                                                                  3.7129

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8474   1.0500   0.0000   0.9415 &   3.9681 r
  clock reconvergence pessimism                                                                           0.0000     3.9681
  clock uncertainty                                                                                       0.1000     4.0681
  library hold time                                                                     1.0000            0.2268     4.2949
  data required time                                                                                                 4.2949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2949
  data arrival time                                                                                                 -3.7129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1890 
  total derate : arrival time                                                                             0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2405 

  slack (with derating applied) (VIOLATED)                                                               -0.5820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3415 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           2.5015                     1.3173 &   3.3173 f
  wbs_adr_i[26] (net)                                    2   0.2447 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3173 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4356   2.5164   0.9500  -0.2589  -0.1609 &   3.1564 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1225   0.9500            0.6235 &   3.7799 f
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1225   0.9500   0.0000   0.0001 &   3.7800 f
  data arrival time                                                                                                  3.7800

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8655   1.0500   0.0000   0.9911 &   4.0177 r
  clock reconvergence pessimism                                                                           0.0000     4.0177
  clock uncertainty                                                                                       0.1000     4.1177
  library hold time                                                                     1.0000            0.2265     4.3443
  data required time                                                                                                 4.3443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3443
  data arrival time                                                                                                 -3.7800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2429 

  slack (with derating applied) (VIOLATED)                                                               -0.5643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3214 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               7.0697                     3.5331 &   5.5331 r
  io_in[35] (net)                                        2   0.4135 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5331 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7368   7.1059   0.9500  -1.5096  -1.2970 &   4.2361 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2808   0.9500            0.0631 &   4.2992 r
  mprj/buf_i[227] (net)                                  2   0.0656 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0403   0.2813   0.9500  -0.0243  -0.0193 &   4.2799 r
  data arrival time                                                                                                  4.2799

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9620   1.0500   0.0000   1.5619 &   4.5885 r
  clock reconvergence pessimism                                                                           0.0000     4.5885
  clock uncertainty                                                                                       0.1000     4.6885
  library hold time                                                                     1.0000            0.1472     4.8356
  data required time                                                                                                 4.8356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8356
  data arrival time                                                                                                 -4.2799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2185 
  total derate : arrival time                                                                             0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3140 

  slack (with derating applied) (VIOLATED)                                                               -0.5558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2418 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                               11.0915                     5.6077 &   7.6077 r
  io_in[1] (net)                                         2   0.6527 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.6077 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.1638  11.1362   0.9500  -4.4409  -4.2413 &   3.3664 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2820   0.9500           -0.1656 &   3.2008 r
  mprj/buf_i[193] (net)                                  2   0.0363 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2820   0.9500   0.0000   0.0011 &   3.2019 r
  data arrival time                                                                                                  3.2019

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6072   1.0500   0.0000   0.4750 &   3.5015 r
  clock reconvergence pessimism                                                                           0.0000     3.5015
  clock uncertainty                                                                                       0.1000     3.6015
  library hold time                                                                     1.0000            0.1471     3.7487
  data required time                                                                                                 3.7487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7487
  data arrival time                                                                                                 -3.2019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.2522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (VIOLATED)                                                               -0.5468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1279 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           5.3481                     2.7101 &   4.7101 r
  wbs_adr_i[18] (net)                                    2   0.3137 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7101 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2823   5.3640   0.9500  -1.2812  -1.1899 &   3.5202 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1624   0.9500            0.0582 &   3.5784 r
  mprj/buf_i[50] (net)                                   2   0.0129 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0353   0.1624   0.9500  -0.0172  -0.0179 &   3.5605 r
  data arrival time                                                                                                  3.5605

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8237 &   3.8503 r
  clock reconvergence pessimism                                                                           0.0000     3.8503
  clock uncertainty                                                                                       0.1000     3.9503
  library hold time                                                                     1.0000            0.1523     4.1026
  data required time                                                                                                 4.1026
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1026
  data arrival time                                                                                                 -3.5605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2595 

  slack (with derating applied) (VIOLATED)                                                               -0.5420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2825 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.5749                     0.8429 &   2.8429 f
  io_in[12] (net)                                        2   0.1543 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8429 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5802   0.9500   0.0000   0.0514 &   2.8942 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1533   0.9500            0.5243 &   3.4186 f
  mprj/buf_i[204] (net)                                  2   0.0447 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1536   0.9500   0.0000   0.0031 &   3.4217 f
  data arrival time                                                                                                  3.4217

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6824   1.0500   0.0000   0.6004 &   3.6270 r
  clock reconvergence pessimism                                                                           0.0000     3.6270
  clock uncertainty                                                                                       0.1000     3.7270
  library hold time                                                                     1.0000            0.2204     3.9474
  data required time                                                                                                 3.9474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9474
  data arrival time                                                                                                 -3.4217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2032 

  slack (with derating applied) (VIOLATED)                                                               -0.5257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3226 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               4.0890                     2.0997 &   4.0997 r
  io_in[11] (net)                                        2   0.2387 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0997 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5019   4.0948   0.9500  -0.9282  -0.8914 &   3.2083 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1970   0.9500            0.1556 &   3.3639 r
  mprj/buf_i[203] (net)                                  2   0.0425 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1971   0.9500   0.0000   0.0026 &   3.3665 r
  data arrival time                                                                                                  3.3665

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5986 &   3.6251 r
  clock reconvergence pessimism                                                                           0.0000     3.6251
  clock uncertainty                                                                                       0.1000     3.7251
  library hold time                                                                     1.0000            0.1508     3.8760
  data required time                                                                                                 3.8760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8760
  data arrival time                                                                                                 -3.3665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1726 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2317 

  slack (with derating applied) (VIOLATED)                                                               -0.5095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2778 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             2.5414                     1.3354 &   3.3354 f
  la_oenb[63] (net)                                      2   0.2483 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3354 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2287   2.5587   0.9500  -0.1342  -0.0202 &   3.3152 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2157   0.9500            0.7161 &   4.0313 f
  mprj/buf_i[127] (net)                                  2   0.0744 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0827   0.2165   0.9500  -0.0118  -0.0050 &   4.0263 f
  data arrival time                                                                                                  4.0263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1956 &   4.2222 r
  clock reconvergence pessimism                                                                           0.0000     4.2222
  clock uncertainty                                                                                       0.1000     4.3222
  library hold time                                                                     1.0000            0.2038     4.5260
  data required time                                                                                                 4.5260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5260
  data arrival time                                                                                                 -4.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2011 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2528 

  slack (with derating applied) (VIOLATED)                                                               -0.4996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2468 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.5069                     1.3207 &   3.3207 f
  wbs_dat_i[22] (net)                                    2   0.2451 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3207 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6167   2.5224   0.9500  -0.3721  -0.2800 &   3.0407 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1367   0.9500            0.6379 &   3.6786 f
  mprj/buf_i[22] (net)                                   2   0.0124 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1367   0.9500   0.0000   0.0002 &   3.6787 f
  data arrival time                                                                                                  3.6787

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8255 &   3.8520 r
  clock reconvergence pessimism                                                                           0.0000     3.8520
  clock uncertainty                                                                                       0.1000     3.9520
  library hold time                                                                     1.0000            0.2242     4.1762
  data required time                                                                                                 4.1762
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1762
  data arrival time                                                                                                 -3.6787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2414 

  slack (with derating applied) (VIOLATED)                                                               -0.4975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2560 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           2.4682                     1.2999 &   3.2999 f
  wbs_dat_i[23] (net)                                    2   0.2414 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2999 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5211   2.4830   0.9500  -0.3206  -0.2269 &   3.0730 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1252   0.9500            0.6217 &   3.6947 f
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0096   0.1252   0.9500  -0.0008  -0.0007 &   3.6939 f
  data arrival time                                                                                                  3.6939

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7964   1.0500   0.0000   0.8266 &   3.8532 r
  clock reconvergence pessimism                                                                           0.0000     3.8532
  clock uncertainty                                                                                       0.1000     3.9532
  library hold time                                                                     1.0000            0.2261     4.1793
  data required time                                                                                                 4.1793
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1793
  data arrival time                                                                                                 -3.6939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2381 

  slack (with derating applied) (VIOLATED)                                                               -0.4854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2473 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[21] (in)                                                           4.4149                     2.2475 &   4.2475 r
  wbs_adr_i[21] (net)                                    2   0.2590 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2475 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3345   4.4250   0.9500  -0.7817  -0.7059 &   3.5416 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1574   0.9500            0.1062 &   3.6478 r
  mprj/buf_i[53] (net)                                   2   0.0171 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0423   0.1574   0.9500  -0.0195  -0.0202 &   3.6275 r
  data arrival time                                                                                                  3.6275

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8252 &   3.8518 r
  clock reconvergence pessimism                                                                           0.0000     3.8518
  clock uncertainty                                                                                       0.1000     3.9518
  library hold time                                                                     1.0000            0.1525     4.1044
  data required time                                                                                                 4.1044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1044
  data arrival time                                                                                                 -3.6275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2351 

  slack (with derating applied) (VIOLATED)                                                               -0.4768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2417 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           2.2467                     1.1852 &   3.1852 f
  wbs_dat_i[25] (net)                                    2   0.2197 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1852 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0779   2.2594   0.9500  -0.0448   0.0520 &   3.2373 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1156   0.9500            0.5832 &   3.8204 f
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1156   0.9500   0.0000   0.0000 &   3.8205 f
  data arrival time                                                                                                  3.8205

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8464   1.0500   0.0000   0.9388 &   3.9654 r
  clock reconvergence pessimism                                                                           0.0000     3.9654
  clock uncertainty                                                                                       0.1000     4.0654
  library hold time                                                                     1.0000            0.2277     4.2931
  data required time                                                                                                 4.2931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2931
  data arrival time                                                                                                 -3.8205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1888 
  total derate : arrival time                                                                             0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2270 

  slack (with derating applied) (VIOLATED)                                                               -0.4726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2456 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[23] (in)                                                           4.2453                     2.1694 &   4.1694 r
  wbs_adr_i[23] (net)                                    2   0.2472 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1694 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1602   4.2543   0.9500  -0.6871  -0.6139 &   3.5554 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1430   0.9500            0.1024 &   3.6578 r
  mprj/buf_i[55] (net)                                   2   0.0105 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0075   0.1430   0.9500  -0.0006  -0.0005 &   3.6573 r
  data arrival time                                                                                                  3.6573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8260 &   3.8526 r
  clock reconvergence pessimism                                                                           0.0000     3.8526
  clock uncertainty                                                                                       0.1000     3.9526
  library hold time                                                                     1.0000            0.1532     4.1057
  data required time                                                                                                 4.1057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1057
  data arrival time                                                                                                 -3.6573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2289 

  slack (with derating applied) (VIOLATED)                                                               -0.4484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2195 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           2.5233                     1.3295 &   3.3295 f
  wbs_adr_i[25] (net)                                    2   0.2467 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3295 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5098   2.5391   0.9500  -0.3128  -0.2170 &   3.1126 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1225   0.9500            0.6264 &   3.7390 f
  mprj/buf_i[57] (net)                                   1   0.0043 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1225   0.9500   0.0000   0.0000 &   3.7390 f
  data arrival time                                                                                                  3.7390

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7964   1.0500   0.0000   0.8269 &   3.8535 r
  clock reconvergence pessimism                                                                           0.0000     3.8535
  clock uncertainty                                                                                       0.1000     3.9535
  library hold time                                                                     1.0000            0.2266     4.1800
  data required time                                                                                                 4.1800
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1800
  data arrival time                                                                                                 -3.7390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2380 

  slack (with derating applied) (VIOLATED)                                                               -0.4410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2030 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               5.3818                     2.7838 &   4.7838 r
  io_in[15] (net)                                        2   0.3161 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7838 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4490   5.3871   0.9500  -1.4563  -1.4218 &   3.3620 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2254   0.9500            0.1093 &   3.4713 r
  mprj/buf_i[207] (net)                                  2   0.0477 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0112   0.2256   0.9500  -0.0009   0.0028 &   3.4741 r
  data arrival time                                                                                                  3.4741

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6824   1.0500   0.0000   0.6006 &   3.6272 r
  clock reconvergence pessimism                                                                           0.0000     3.6272
  clock uncertainty                                                                                       0.1000     3.7272
  library hold time                                                                     1.0000            0.1496     3.8768
  data required time                                                                                                 3.8768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8768
  data arrival time                                                                                                 -3.4741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (VIOLATED)                                                               -0.4027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1455 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           4.5452                     2.3094 &   4.3094 r
  wbs_adr_i[14] (net)                                    2   0.2665 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3094 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4570   4.5569   0.9500  -0.8317  -0.7477 &   3.5617 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1600   0.9500            0.1011 &   3.6628 r
  mprj/buf_i[46] (net)                                   2   0.0176 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0134   0.1600   0.9500  -0.0013  -0.0012 &   3.6616 r
  data arrival time                                                                                                  3.6616

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7713   1.0500   0.0000   0.7626 &   3.7892 r
  clock reconvergence pessimism                                                                           0.0000     3.7892
  clock uncertainty                                                                                       0.1000     3.8892
  library hold time                                                                     1.0000            0.1524     4.0416
  data required time                                                                                                 4.0416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0416
  data arrival time                                                                                                 -3.6616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1804 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (VIOLATED)                                                               -0.3800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1460 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               8.4278                     4.1747 &   6.1747 r
  io_in[37] (net)                                        2   0.4923 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1747 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7707   8.4814   0.9500  -2.0471  -1.7580 &   4.4166 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3043   0.9500            0.0090 &   4.4256 r
  mprj/buf_i[229] (net)                                  2   0.0679 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0272   0.3049   0.9500  -0.0112  -0.0044 &   4.4212 r
  data arrival time                                                                                                  4.4212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5062 &   4.5328 r
  clock reconvergence pessimism                                                                           0.0000     4.5328
  clock uncertainty                                                                                       0.1000     4.6328
  library hold time                                                                     1.0000            0.1461     4.7789
  data required time                                                                                                 4.7789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7789
  data arrival time                                                                                                 -4.4212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2158 
  total derate : arrival time                                                                             0.1244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3402 

  slack (with derating applied) (VIOLATED)                                                               -0.3577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0175 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.4704                     1.2993 &   3.2993 f
  wbs_adr_i[27] (net)                                    2   0.2415 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2993 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1781   2.4856   0.9500  -0.1116  -0.0053 &   3.2940 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1211   0.9500            0.6181 &   3.9121 f
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1211   0.9500   0.0000   0.0000 &   3.9121 f
  data arrival time                                                                                                  3.9121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8317   1.0500   0.0000   0.9006 &   3.9272 r
  clock reconvergence pessimism                                                                           0.0000     3.9272
  clock uncertainty                                                                                       0.1000     4.0272
  library hold time                                                                     1.0000            0.2268     4.2540
  data required time                                                                                                 4.2540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2540
  data arrival time                                                                                                 -3.9121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1870 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2310 

  slack (with derating applied) (VIOLATED)                                                               -0.3419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1109 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.5028                     1.3153 &   3.3153 f
  wbs_dat_i[27] (net)                                    2   0.2445 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3153 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2204   2.5188   0.9500  -0.1301  -0.0227 &   3.2926 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1369   0.9500            0.6377 &   3.9302 f
  mprj/buf_i[27] (net)                                   2   0.0126 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1369   0.9500   0.0000   0.0002 &   3.9304 f
  data arrival time                                                                                                  3.9304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8391   1.0500   0.0000   0.9194 &   3.9460 r
  clock reconvergence pessimism                                                                           0.0000     3.9460
  clock uncertainty                                                                                       0.1000     4.0460
  library hold time                                                                     1.0000            0.2241     4.2701
  data required time                                                                                                 4.2701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2701
  data arrival time                                                                                                 -3.9304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1879 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (VIOLATED)                                                               -0.3398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1058 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[24] (in)                                                           4.5289                     2.3077 &   4.3077 r
  wbs_adr_i[24] (net)                                    2   0.2658 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3077 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1650   4.5390   0.9500  -0.6757  -0.5933 &   3.7144 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   0.9500            0.0747 &   3.7891 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   0.9500   0.0000   0.0000 &   3.7891 r
  data arrival time                                                                                                  3.7891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7964   1.0500   0.0000   0.8268 &   3.8534 r
  clock reconvergence pessimism                                                                           0.0000     3.8534
  clock uncertainty                                                                                       0.1000     3.9534
  library hold time                                                                     1.0000            0.1535     4.1069
  data required time                                                                                                 4.1069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1069
  data arrival time                                                                                                 -3.7891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2273 

  slack (with derating applied) (VIOLATED)                                                               -0.3179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0905 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.2378                     1.1791 &   3.1791 f
  wbs_dat_i[18] (net)                                    2   0.2188 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1791 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0503   2.2507   0.9500  -0.0041   0.0965 &   3.2756 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1331   0.9500            0.5991 &   3.8747 f
  mprj/buf_i[18] (net)                                   2   0.0137 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0363   0.1331   0.9500  -0.0035  -0.0035 &   3.8712 f
  data arrival time                                                                                                  3.8712

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7965   1.0500   0.0000   0.8247 &   3.8512 r
  clock reconvergence pessimism                                                                           0.0000     3.8512
  clock uncertainty                                                                                       0.1000     3.9512
  library hold time                                                                     1.0000            0.2248     4.1760
  data required time                                                                                                 4.1760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1760
  data arrival time                                                                                                 -3.8712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2206 

  slack (with derating applied) (VIOLATED)                                                               -0.3048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0842 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               3.9014                     1.9713 &   3.9713 f
  io_in[34] (net)                                        2   0.3765 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9713 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8784   3.9386   0.9500  -0.5302  -0.2885 &   3.6828 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2357   0.9500            0.9112 &   4.5940 f
  mprj/buf_i[226] (net)                                  2   0.0615 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0385   0.2362   0.9500  -0.0047   0.0007 &   4.5947 f
  data arrival time                                                                                                  4.5947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9622   1.0500   0.0000   1.5634 &   4.5900 r
  clock reconvergence pessimism                                                                           0.0000     4.5900
  clock uncertainty                                                                                       0.1000     4.6900
  library hold time                                                                     1.0000            0.1986     4.8885
  data required time                                                                                                 4.8885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8885
  data arrival time                                                                                                 -4.5947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2186 
  total derate : arrival time                                                                             0.0891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (VIOLATED)                                                               -0.2938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0139 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               2.3308                     1.2357 &   3.2357 f
  io_in[10] (net)                                        2   0.2286 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2357 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5304   2.3414   0.9500  -0.3197  -0.2454 &   2.9902 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1782   0.9500            0.6549 &   3.6451 f
  mprj/buf_i[202] (net)                                  2   0.0480 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1784   0.9500   0.0000   0.0031 &   3.6482 f
  data arrival time                                                                                                  3.6482

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5985 &   3.6251 r
  clock reconvergence pessimism                                                                           0.0000     3.6251
  clock uncertainty                                                                                       0.1000     3.7251
  library hold time                                                                     1.0000            0.2138     3.9390
  data required time                                                                                                 3.9390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9390
  data arrival time                                                                                                 -3.6482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1726 
  total derate : arrival time                                                                             0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (VIOLATED)                                                               -0.2908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0628 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               2.1381                     1.1462 &   3.1462 f
  io_in[13] (net)                                        2   0.2103 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1462 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2839   2.1458   0.9500  -0.1773  -0.1112 &   3.0349 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1701   0.9500            0.6206 &   3.6555 f
  mprj/buf_i[205] (net)                                  2   0.0455 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1703   0.9500   0.0000   0.0030 &   3.6585 f
  data arrival time                                                                                                  3.6585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6824   1.0500   0.0000   0.6008 &   3.6274 r
  clock reconvergence pessimism                                                                           0.0000     3.6274
  clock uncertainty                                                                                       0.1000     3.7274
  library hold time                                                                     1.0000            0.2160     3.9434
  data required time                                                                                                 3.9434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9434
  data arrival time                                                                                                 -3.6585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2184 

  slack (with derating applied) (VIOLATED)                                                               -0.2849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0665 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            6.9919                     3.6305 &   5.6305 r
  wbs_sel_i[1] (net)                                     2   0.4120 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.6305 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0224   6.9986   0.9500  -2.4451  -2.4164 &   3.2141 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1695   0.9500           -0.0338 &   3.1803 r
  mprj/buf_i[231] (net)                                  1   0.0053 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1695   0.9500   0.0000   0.0001 &   3.1804 r
  data arrival time                                                                                                  3.1804

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3439   1.0500   0.0000   0.1830 &   3.2096 r
  clock reconvergence pessimism                                                                           0.0000     3.2096
  clock uncertainty                                                                                       0.1000     3.3096
  library hold time                                                                     1.0000            0.1520     3.4616
  data required time                                                                                                 3.4616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4616
  data arrival time                                                                                                 -3.1804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1528 
  total derate : arrival time                                                                             0.1318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2847 

  slack (with derating applied) (VIOLATED)                                                               -0.2812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0034 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           2.7159                     1.4276 &   3.4276 f
  wbs_adr_i[15] (net)                                    2   0.2655 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4276 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5508   2.7345   0.9500  -0.3110  -0.1985 &   3.2291 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   0.9500            0.6567 &   3.8858 f
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1274   0.9500   0.0000   0.0001 &   3.8859 f
  data arrival time                                                                                                  3.8859

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7857   1.0500   0.0000   0.7941 &   3.8207 r
  clock reconvergence pessimism                                                                           0.0000     3.8207
  clock uncertainty                                                                                       0.1000     3.9207
  library hold time                                                                     1.0000            0.2257     4.1464
  data required time                                                                                                 4.1464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1464
  data arrival time                                                                                                 -3.8859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1819 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (VIOLATED)                                                               -0.2605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0217 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           4.7694                     2.4228 &   4.4228 r
  wbs_dat_i[17] (net)                                    2   0.2797 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4228 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3546   4.7816   0.9500  -0.7189  -0.6204 &   3.8024 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1632   0.9500            0.0915 &   3.8939 r
  mprj/buf_i[17] (net)                                   2   0.0177 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0366   0.1632   0.9500  -0.0176  -0.0183 &   3.8756 r
  data arrival time                                                                                                  3.8756

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8061   1.0500   0.0000   0.8401 &   3.8667 r
  clock reconvergence pessimism                                                                           0.0000     3.8667
  clock uncertainty                                                                                       0.1000     3.9667
  library hold time                                                                     1.0000            0.1523     4.1190
  data required time                                                                                                 4.1190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1190
  data arrival time                                                                                                 -3.8756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1841 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (VIOLATED)                                                               -0.2434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0106 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                6.2676                     3.1625 &   5.1625 r
  io_in[6] (net)                                         2   0.3675 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.1625 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9415   6.2908   0.9500  -1.6828  -1.5591 &   3.6034 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2153   0.9500            0.0550 &   3.6584 r
  mprj/buf_i[198] (net)                                  2   0.0366 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.2153   0.9500  -0.0043  -0.0035 &   3.6549 r
  data arrival time                                                                                                  3.6549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6930   1.0500   0.0000   0.6112 &   3.6378 r
  clock reconvergence pessimism                                                                           0.0000     3.6378
  clock uncertainty                                                                                       0.1000     3.7378
  library hold time                                                                     1.0000            0.1500     3.8878
  data required time                                                                                                 3.8878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8878
  data arrival time                                                                                                 -3.6549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1732 
  total derate : arrival time                                                                             0.0982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (VIOLATED)                                                               -0.2329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0386 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.3988                     1.2608 &   3.2608 f
  wbs_dat_i[12] (net)                                    2   0.2343 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2608 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0846   2.4146   0.9500  -0.0287   0.0830 &   3.3437 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   0.9500            0.6149 &   3.9587 f
  mprj/buf_i[12] (net)                                   1   0.0085 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1274   0.9500   0.0000   0.0001 &   3.9588 f
  data arrival time                                                                                                  3.9588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8229 &   3.8495 r
  clock reconvergence pessimism                                                                           0.0000     3.8495
  clock uncertainty                                                                                       0.1000     3.9495
  library hold time                                                                     1.0000            0.2257     4.1752
  data required time                                                                                                 4.1752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1752
  data arrival time                                                                                                 -3.9588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2231 

  slack (with derating applied) (VIOLATED)                                                               -0.2165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0066 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[8] (in)                                                                4.3839                     2.2301 &   4.2301 r
  io_in[8] (net)                                         2   0.2571 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2301 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0058   4.3945   0.9500  -0.6781  -0.5942 &   3.6359 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2049   0.9500            0.1460 &   3.7819 r
  mprj/buf_i[200] (net)                                  2   0.0446 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0287   0.2051   0.9500  -0.0148  -0.0126 &   3.7693 r
  data arrival time                                                                                                  3.7693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7436   1.0500   0.0000   0.7055 &   3.7321 r
  clock reconvergence pessimism                                                                           0.0000     3.7321
  clock uncertainty                                                                                       0.1000     3.8321
  library hold time                                                                     1.0000            0.1505     3.9826
  data required time                                                                                                 3.9826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9826
  data arrival time                                                                                                 -3.7693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1777 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2264 

  slack (with derating applied) (VIOLATED)                                                               -0.2133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0131 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[14] (in)                                                           4.6745                     2.3749 &   4.3749 r
  wbs_dat_i[14] (net)                                    2   0.2741 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3749 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2013   4.6865   0.9500  -0.6886  -0.5925 &   3.7824 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1427   0.9500            0.0774 &   3.8597 r
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0055   0.1427   0.9500  -0.0004  -0.0004 &   3.8594 r
  data arrival time                                                                                                  3.8594

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7649   1.0500   0.0000   0.7491 &   3.7757 r
  clock reconvergence pessimism                                                                           0.0000     3.7757
  clock uncertainty                                                                                       0.1000     3.8757
  library hold time                                                                     1.0000            0.1532     4.0288
  data required time                                                                                                 4.0288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0288
  data arrival time                                                                                                 -3.8594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1798 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2252 

  slack (with derating applied) (VIOLATED)                                                               -0.1695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0557 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                4.2054                     2.1511 &   4.1511 r
  io_in[9] (net)                                         2   0.2450 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1511 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0288   4.2137   0.9500  -0.6486  -0.5764 &   3.5747 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2164   0.9500            0.1645 &   3.7391 r
  mprj/buf_i[201] (net)                                  2   0.0524 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0373   0.2166   0.9500  -0.0232  -0.0207 &   3.7184 r
  data arrival time                                                                                                  3.7184

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5985 &   3.6251 r
  clock reconvergence pessimism                                                                           0.0000     3.6251
  clock uncertainty                                                                                       0.1000     3.7251
  library hold time                                                                     1.0000            0.1500     3.8751
  data required time                                                                                                 3.8751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8751
  data arrival time                                                                                                 -3.7184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1726 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2206 

  slack (with derating applied) (VIOLATED)                                                               -0.1567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0639 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               2.3652                     1.2879 &   3.2879 f
  io_in[14] (net)                                        2   0.2320 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2879 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3765   2.3710   0.9500  -0.2323  -0.1689 &   3.1190 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1852   0.9500            0.6656 &   3.7846 f
  mprj/buf_i[206] (net)                                  2   0.0530 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1854   0.9500   0.0000   0.0038 &   3.7884 f
  data arrival time                                                                                                  3.7884

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5987 &   3.6253 r
  clock reconvergence pessimism                                                                           0.0000     3.6253
  clock uncertainty                                                                                       0.1000     3.7253
  library hold time                                                                     1.0000            0.2120     3.9373
  data required time                                                                                                 3.9373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9373
  data arrival time                                                                                                 -3.7884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1726 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2234 

  slack (with derating applied) (VIOLATED)                                                               -0.1489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0746 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           4.6956                     2.3877 &   4.3877 r
  wbs_dat_i[13] (net)                                    2   0.2755 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3877 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9865   4.7070   0.9500  -0.5900  -0.4919 &   3.8958 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1625   0.9500            0.0950 &   3.9908 r
  mprj/buf_i[13] (net)                                   2   0.0179 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0337   0.1625   0.9500  -0.0172  -0.0179 &   3.9729 r
  data arrival time                                                                                                  3.9729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8227 &   3.8492 r
  clock reconvergence pessimism                                                                           0.0000     3.8492
  clock uncertainty                                                                                       0.1000     3.9492
  library hold time                                                                     1.0000            0.1523     4.1016
  data required time                                                                                                 4.1016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1016
  data arrival time                                                                                                 -3.9729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (VIOLATED)                                                               -0.1287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0967 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            6.4381                     3.2462 &   5.2462 r
  wbs_adr_i[2] (net)                                     2   0.3774 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2462 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5208   6.4625   0.9500  -1.9963  -1.8828 &   3.3633 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1740   0.9500            0.0066 &   3.3700 r
  mprj/buf_i[34] (net)                                   2   0.0114 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0514   0.1740   0.9500  -0.0242  -0.0253 &   3.3447 r
  data arrival time                                                                                                  3.3447

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3530   1.0500   0.0000   0.1912 &   3.2178 r
  clock reconvergence pessimism                                                                           0.0000     3.2178
  clock uncertainty                                                                                       0.1000     3.3178
  library hold time                                                                     1.0000            0.1518     3.4696
  data required time                                                                                                 3.4696
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4696
  data arrival time                                                                                                 -3.3447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1532 
  total derate : arrival time                                                                             0.1126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2658 

  slack (with derating applied) (VIOLATED)                                                               -0.1249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1409 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           5.9743                     3.0193 &   5.0193 r
  wbs_adr_i[11] (net)                                    2   0.3503 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0193 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2820   5.9947   0.9500  -1.8977  -1.8070 &   3.2123 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1582   0.9500            0.0168 &   3.2291 r
  mprj/buf_i[43] (net)                                   1   0.0064 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0074   0.1582   0.9500  -0.0030  -0.0031 &   3.2260 r
  data arrival time                                                                                                  3.2260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1543   1.0500   0.0000   0.0308 &   3.0574 r
  clock reconvergence pessimism                                                                           0.0000     3.0574
  clock uncertainty                                                                                       0.1000     3.1574
  library hold time                                                                     1.0000            0.1525     3.3099
  data required time                                                                                                 3.3099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3099
  data arrival time                                                                                                 -3.2260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1456 
  total derate : arrival time                                                                             0.1057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2513 

  slack (with derating applied) (VIOLATED)                                                               -0.0839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1674 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[29] (in)                                                           4.3159                     2.1963 &   4.1963 r
  wbs_dat_i[29] (net)                                    2   0.2531 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1963 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9505   4.3251   0.9500  -0.5620  -0.4792 &   3.7171 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1315   0.9500            0.0874 &   3.8045 r
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1315   0.9500   0.0000   0.0001 &   3.8045 r
  data arrival time                                                                                                  3.8045

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6823   1.0500   0.0000   0.6012 &   3.6277 r
  clock reconvergence pessimism                                                                           0.0000     3.6277
  clock uncertainty                                                                                       0.1000     3.7277
  library hold time                                                                     1.0000            0.1535     3.8813
  data required time                                                                                                 3.8813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8813
  data arrival time                                                                                                 -3.8045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2113 

  slack (with derating applied) (VIOLATED)                                                               -0.0767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1345 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                6.5043                     3.2672 &   5.2672 r
  io_in[5] (net)                                         2   0.3809 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.2672 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8938   6.5332   0.9500  -1.6628  -1.5144 &   3.7528 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2207   0.9500            0.0467 &   3.7995 r
  mprj/buf_i[197] (net)                                  2   0.0378 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0139   0.2207   0.9500  -0.0057  -0.0050 &   3.7946 r
  data arrival time                                                                                                  3.7946

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6831   1.0500   0.0000   0.5940 &   3.6206 r
  clock reconvergence pessimism                                                                           0.0000     3.6206
  clock uncertainty                                                                                       0.1000     3.7206
  library hold time                                                                     1.0000            0.1498     3.8704
  data required time                                                                                                 3.8704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8704
  data arrival time                                                                                                 -3.7946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1724 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (VIOLATED)                                                               -0.0758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1947 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[7] (in)                                                                4.7669                     2.4168 &   4.4168 r
  io_in[7] (net)                                         2   0.2794 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4168 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1647   4.7797   0.9500  -0.7000  -0.5968 &   3.8201 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2194   0.9500            0.1365 &   3.9566 r
  mprj/buf_i[199] (net)                                  2   0.0492 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.2197   0.9500  -0.0083  -0.0047 &   3.9519 r
  data arrival time                                                                                                  3.9519

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7245   1.0500   0.0000   0.6680 &   3.6946 r
  clock reconvergence pessimism                                                                           0.0000     3.6946
  clock uncertainty                                                                                       0.1000     3.7946
  library hold time                                                                     1.0000            0.1498     3.9445
  data required time                                                                                                 3.9445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9445
  data arrival time                                                                                                 -3.9519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1759 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2260 

  slack (with derating applied) (MET)                                                                     0.0074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2335 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            4.9707                     2.5200 &   4.5200 r
  wbs_dat_i[7] (net)                                     2   0.2914 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5200 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6042   4.9849   0.9500  -0.9275  -0.8272 &   3.6928 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1429   0.9500            0.0603 &   3.7531 r
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0258   0.1430   0.9500  -0.0113  -0.0119 &   3.7412 r
  data arrival time                                                                                                  3.7412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5841   1.0500   0.0000   0.4485 &   3.4751 r
  clock reconvergence pessimism                                                                           0.0000     3.4751
  clock uncertainty                                                                                       0.1000     3.5751
  library hold time                                                                     1.0000            0.1532     3.7282
  data required time                                                                                                 3.7282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7282
  data arrival time                                                                                                 -3.7412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (MET)                                                                     0.0130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2363 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            2.9438                     1.5341 &   3.5341 f
  wbs_dat_i[8] (net)                                     2   0.2874 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5341 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9134   2.9684   0.9500  -0.5380  -0.4130 &   3.1211 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1566   0.9500            0.7156 &   3.8367 f
  mprj/buf_i[8] (net)                                    2   0.0197 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0619   0.1566   0.9500  -0.0061  -0.0061 &   3.8305 f
  data arrival time                                                                                                  3.8305

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5840   1.0500   0.0000   0.4490 &   3.4756 r
  clock reconvergence pessimism                                                                           0.0000     3.4756
  clock uncertainty                                                                                       0.1000     3.5756
  library hold time                                                                     1.0000            0.2196     3.7952
  data required time                                                                                                 3.7952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7952
  data arrival time                                                                                                 -3.8305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.0729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2384 

  slack (with derating applied) (MET)                                                                     0.0353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2737 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                6.6789                     3.3443 &   5.3443 r
  io_in[4] (net)                                         2   0.3907 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.3443 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7516   6.7125   0.9500  -1.5719  -1.3960 &   3.9483 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2283   0.9500            0.0439 &   3.9922 r
  mprj/buf_i[196] (net)                                  2   0.0408 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0360   0.2283   0.9500  -0.0209  -0.0206 &   3.9716 r
  data arrival time                                                                                                  3.9716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6930   1.0500   0.0000   0.6111 &   3.6377 r
  clock reconvergence pessimism                                                                           0.0000     3.6377
  clock uncertainty                                                                                       0.1000     3.7377
  library hold time                                                                     1.0000            0.1495     3.8872
  data required time                                                                                                 3.8872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8872
  data arrival time                                                                                                 -3.9716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1732 
  total derate : arrival time                                                                             0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (MET)                                                                     0.0844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3530 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            2.3170                     1.2201 &   3.2201 f
  wbs_dat_i[9] (net)                                     2   0.2264 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2201 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.3314   0.9500   0.0000   0.1081 &   3.3282 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1311   0.9500            0.6077 &   3.9358 f
  mprj/buf_i[9] (net)                                    2   0.0116 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0199   0.1311   0.9500  -0.0020  -0.0019 &   3.9339 f
  data arrival time                                                                                                  3.9339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5839   1.0500   0.0000   0.4494 &   3.4760 r
  clock reconvergence pessimism                                                                           0.0000     3.4760
  clock uncertainty                                                                                       0.1000     3.5760
  library hold time                                                                     1.0000            0.2251     3.8011
  data required time                                                                                                 3.8011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8011
  data arrival time                                                                                                 -3.9339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2033 

  slack (with derating applied) (MET)                                                                     0.1328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3361 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.6450                     1.8451 &   3.8451 f
  io_in[36] (net)                                        2   0.3519 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8451 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6776   0.9500   0.0000   0.2600 &   4.1051 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2277   0.9500            0.8720 &   4.9771 f
  mprj/buf_i[228] (net)                                  2   0.0604 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0185   0.2283   0.9500  -0.0015   0.0043 &   4.9814 f
  data arrival time                                                                                                  4.9814

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5064 &   4.5329 r
  clock reconvergence pessimism                                                                           0.0000     4.5329
  clock uncertainty                                                                                       0.1000     4.6329
  library hold time                                                                     1.0000            0.2007     4.8336
  data required time                                                                                                 4.8336
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8336
  data arrival time                                                                                                 -4.9814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2758 

  slack (with derating applied) (MET)                                                                     0.1478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4237 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           6.1937                     3.1483 &   5.1483 r
  wbs_dat_i[10] (net)                                    2   0.3640 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1483 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8760   6.2095   0.9500  -1.7476  -1.6586 &   3.4897 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1647   0.9500            0.0112 &   3.5010 r
  mprj/buf_i[10] (net)                                   1   0.0083 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1647   0.9500   0.0000   0.0001 &   3.5011 r
  data arrival time                                                                                                  3.5011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2047   1.0500   0.0000   0.0681 &   3.0947 r
  clock reconvergence pessimism                                                                           0.0000     3.0947
  clock uncertainty                                                                                       0.1000     3.1947
  library hold time                                                                     1.0000            0.1522     3.3470
  data required time                                                                                                 3.3470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3470
  data arrival time                                                                                                 -3.5011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1474 
  total derate : arrival time                                                                             0.0973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2446 

  slack (with derating applied) (MET)                                                                     0.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3987 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            2.3685                     1.2467 &   3.2467 f
  wbs_adr_i[9] (net)                                     2   0.2315 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2467 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1128   2.3836   0.9500  -0.0093   0.1020 &   3.3487 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   0.9500            0.6134 &   3.9621 f
  mprj/buf_i[41] (net)                                   2   0.0104 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1300   0.9500   0.0000   0.0001 &   3.9623 f
  data arrival time                                                                                                  3.9623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5839   1.0500   0.0000   0.4495 &   3.4761 r
  clock reconvergence pessimism                                                                           0.0000     3.4761
  clock uncertainty                                                                                       0.1000     3.5761
  library hold time                                                                     1.0000            0.2253     3.8014
  data required time                                                                                                 3.8014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8014
  data arrival time                                                                                                 -3.9623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.0386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2042 

  slack (with derating applied) (MET)                                                                     0.1609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3651 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           5.1974                     2.6351 &   4.6351 r
  wbs_adr_i[12] (net)                                    2   0.3048 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6351 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1449   5.2124   0.9500  -1.2291  -1.1389 &   3.4961 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   0.9500            0.0508 &   3.5469 r
  mprj/buf_i[44] (net)                                   1   0.0060 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0128   0.1467   0.9500  -0.0051  -0.0053 &   3.5416 r
  data arrival time                                                                                                  3.5416

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0708 &   3.0974 r
  clock reconvergence pessimism                                                                           0.0000     3.0974
  clock uncertainty                                                                                       0.1000     3.1974
  library hold time                                                                     1.0000            0.1530     3.3504
  data required time                                                                                                 3.3504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3504
  data arrival time                                                                                                 -3.5416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2199 

  slack (with derating applied) (MET)                                                                     0.1912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4111 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            5.7054                     2.8842 &   4.8842 r
  wbs_adr_i[1] (net)                                     2   0.3345 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8842 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3247   5.7244   0.9500  -1.3135  -1.1986 &   3.6856 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1675   0.9500            0.0427 &   3.7283 r
  mprj/buf_i[33] (net)                                   2   0.0130 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0452   0.1675   0.9500  -0.0225  -0.0235 &   3.7048 r
  data arrival time                                                                                                  3.7048

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3673   1.0500   0.0000   0.2043 &   3.2309 r
  clock reconvergence pessimism                                                                           0.0000     3.2309
  clock uncertainty                                                                                       0.1000     3.3309
  library hold time                                                                     1.0000            0.1521     3.4830
  data required time                                                                                                 3.4830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4830
  data arrival time                                                                                                 -3.7048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2218

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1539 
  total derate : arrival time                                                                             0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2324 

  slack (with derating applied) (MET)                                                                     0.2218 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4542 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                7.1724                     3.5765 &   5.5765 r
  io_in[3] (net)                                         2   0.4192 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.5765 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8671   7.2140   0.9500  -1.7553  -1.5481 &   4.0284 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2306   0.9500            0.0185 &   4.0469 r
  mprj/buf_i[195] (net)                                  2   0.0381 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2306   0.9500   0.0000   0.0012 &   4.0481 r
  data arrival time                                                                                                  4.0481

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6499   1.0500   0.0000   0.5349 &   3.5615 r
  clock reconvergence pessimism                                                                           0.0000     3.5615
  clock uncertainty                                                                                       0.1000     3.6615
  library hold time                                                                     1.0000            0.1494     3.8109
  data required time                                                                                                 3.8109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8109
  data arrival time                                                                                                 -4.0481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1696 
  total derate : arrival time                                                                             0.1043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2739 

  slack (with derating applied) (MET)                                                                     0.2372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5111 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           4.6246                     2.3496 &   4.3496 r
  wbs_dat_i[20] (net)                                    2   0.2712 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3496 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5394   4.6364   0.9500  -0.9197  -0.8400 &   3.5097 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1678   0.9500            0.1035 &   3.6132 r
  mprj/buf_i[20] (net)                                   2   0.0217 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0262   0.1678   0.9500  -0.0129  -0.0132 &   3.6000 r
  data arrival time                                                                                                  3.6000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0702 &   3.0968 r
  clock reconvergence pessimism                                                                           0.0000     3.0968
  clock uncertainty                                                                                       0.1000     3.1968
  library hold time                                                                     1.0000            0.1521     3.3489
  data required time                                                                                                 3.3489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3489
  data arrival time                                                                                                 -3.6000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2062 

  slack (with derating applied) (MET)                                                                     0.2511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4573 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           4.4280                     2.2534 &   4.2534 r
  wbs_adr_i[19] (net)                                    2   0.2597 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2534 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2622   4.4383   0.9500  -0.7756  -0.6979 &   3.5555 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1604   0.9500            0.1079 &   3.6635 r
  mprj/buf_i[51] (net)                                   2   0.0187 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0371   0.1604   0.9500  -0.0175  -0.0181 &   3.6454 r
  data arrival time                                                                                                  3.6454

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0709 &   3.0975 r
  clock reconvergence pessimism                                                                           0.0000     3.0975
  clock uncertainty                                                                                       0.1000     3.1975
  library hold time                                                                     1.0000            0.1524     3.3499
  data required time                                                                                                 3.3499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3499
  data arrival time                                                                                                 -3.6454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1990 

  slack (with derating applied) (MET)                                                                     0.2955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4945 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           2.5831                     1.3578 &   3.3578 f
  wbs_dat_i[21] (net)                                    2   0.2524 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3578 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6627   2.5999   0.9500  -0.3933  -0.2954 &   3.0624 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1446   0.9500            0.6559 &   3.7183 f
  mprj/buf_i[21] (net)                                   2   0.0167 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.1446   0.9500  -0.0013  -0.0011 &   3.7172 f
  data arrival time                                                                                                  3.7172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0707 &   3.0973 r
  clock reconvergence pessimism                                                                           0.0000     3.0973
  clock uncertainty                                                                                       0.1000     3.1973
  library hold time                                                                     1.0000            0.2228     3.4201
  data required time                                                                                                 3.4201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4201
  data arrival time                                                                                                 -3.7172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2079 

  slack (with derating applied) (MET)                                                                     0.2971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5050 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.5585                     1.3366 &   3.3366 f
  wbs_adr_i[7] (net)                                     2   0.2495 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3366 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1262   2.5782   0.9500  -0.0104   0.1194 &   3.4559 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1380   0.9500            0.6464 &   4.1023 f
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1380   0.9500   0.0000   0.0001 &   4.1025 f
  data arrival time                                                                                                  4.1025

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5838   1.0500   0.0000   0.4496 &   3.4761 r
  clock reconvergence pessimism                                                                           0.0000     3.4761
  clock uncertainty                                                                                       0.1000     3.5761
  library hold time                                                                     1.0000            0.2240     3.8001
  data required time                                                                                                 3.8001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8001
  data arrival time                                                                                                 -4.1025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1655 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2069 

  slack (with derating applied) (MET)                                                                     0.3024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5093 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                7.2441                     3.6249 &   5.6249 r
  io_in[2] (net)                                         2   0.4239 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.6249 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1278   7.2783   0.9500  -1.7244  -1.5219 &   4.1029 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2275   0.9500            0.0120 &   4.1149 r
  mprj/buf_i[194] (net)                                  2   0.0357 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0101   0.2275   0.9500  -0.0041  -0.0033 &   4.1116 r
  data arrival time                                                                                                  4.1116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6433   1.0500   0.0000   0.5236 &   3.5502 r
  clock reconvergence pessimism                                                                           0.0000     3.5502
  clock uncertainty                                                                                       0.1000     3.6502
  library hold time                                                                     1.0000            0.1495     3.7997
  data required time                                                                                                 3.7997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7997
  data arrival time                                                                                                 -4.1116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1691 
  total derate : arrival time                                                                             0.1023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2714 

  slack (with derating applied) (MET)                                                                     0.3118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5832 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           2.5879                     1.3617 &   3.3617 f
  wbs_adr_i[20] (net)                                    2   0.2530 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3617 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6547   2.6048   0.9500  -0.3829  -0.2845 &   3.0772 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1500   0.9500            0.6622 &   3.7394 f
  mprj/buf_i[52] (net)                                   2   0.0211 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0182   0.1500   0.9500  -0.0017  -0.0014 &   3.7380 f
  data arrival time                                                                                                  3.7380

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0702 &   3.0968 r
  clock reconvergence pessimism                                                                           0.0000     3.0968
  clock uncertainty                                                                                       0.1000     3.1968
  library hold time                                                                     1.0000            0.2213     3.4181
  data required time                                                                                                 3.4181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4181
  data arrival time                                                                                                 -3.7380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2077 

  slack (with derating applied) (MET)                                                                     0.3199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5277 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           2.8456                     1.4853 &   3.4853 f
  wbs_adr_i[10] (net)                                    2   0.2779 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4853 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8123   2.8685   0.9500  -0.4770  -0.3557 &   3.1296 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1521   0.9500            0.6980 &   3.8276 f
  mprj/buf_i[42] (net)                                   2   0.0178 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0285   0.1521   0.9500  -0.0027  -0.0026 &   3.8251 f
  data arrival time                                                                                                  3.8251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3010   1.0500   0.0000   0.1461 &   3.1727 r
  clock reconvergence pessimism                                                                           0.0000     3.1727
  clock uncertainty                                                                                       0.1000     3.2727
  library hold time                                                                     1.0000            0.2208     3.4935
  data required time                                                                                                 3.4935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4935
  data arrival time                                                                                                 -3.8251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1511 
  total derate : arrival time                                                                             0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2195 

  slack (with derating applied) (MET)                                                                     0.3316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5510 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_cyc_i (in)                                                               5.0449                     2.5517 &   4.5518 r
  wbs_cyc_i (net)                                        2   0.2956 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5518 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4567   5.0609   0.9500  -0.8763  -0.7621 &   3.7897 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1654   0.9500            0.0780 &   3.8676 r
  mprj/buf_i[236] (net)                                  2   0.0168 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1654   0.9500   0.0000   0.0003 &   3.8679 r
  data arrival time                                                                                                  3.8679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3970   1.0500   0.0000   0.2320 &   3.2585 r
  clock reconvergence pessimism                                                                           0.0000     3.2585
  clock uncertainty                                                                                       0.1000     3.3585
  library hold time                                                                     1.0000            0.1522     3.5107
  data required time                                                                                                 3.5107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5107
  data arrival time                                                                                                 -3.8679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1552 
  total derate : arrival time                                                                             0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     0.3572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5686 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            5.0364                     2.5493 &   4.5493 r
  wbs_adr_i[5] (net)                                     2   0.2952 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5493 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8069   5.0523   0.9500  -0.9928  -0.8864 &   3.6628 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   0.9500            0.0834 &   3.7463 r
  mprj/buf_i[37] (net)                                   2   0.0202 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1711   0.9500   0.0000   0.0003 &   3.7466 r
  data arrival time                                                                                                  3.7466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2448   1.0500   0.0000   0.0989 &   3.1255 r
  clock reconvergence pessimism                                                                           0.0000     3.1255
  clock uncertainty                                                                                       0.1000     3.2255
  library hold time                                                                     1.0000            0.1520     3.3775
  data required time                                                                                                 3.3775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3775
  data arrival time                                                                                                 -3.7466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1488 
  total derate : arrival time                                                                             0.0623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2111 

  slack (with derating applied) (MET)                                                                     0.3691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5802 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.8274                     1.4737 &   3.4737 f
  wbs_dat_i[1] (net)                                     2   0.2760 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4737 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6298   2.8512   0.9500  -0.3638  -0.2331 &   3.2406 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1424   0.9500            0.6862 &   3.9268 f
  mprj/buf_i[1] (net)                                    2   0.0116 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0113   0.1424   0.9500  -0.0009  -0.0008 &   3.9260 f
  data arrival time                                                                                                  3.9260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3630   1.0500   0.0000   0.2003 &   3.2269 r
  clock reconvergence pessimism                                                                           0.0000     3.2269
  clock uncertainty                                                                                       0.1000     3.3269
  library hold time                                                                     1.0000            0.2232     3.5501
  data required time                                                                                                 3.5501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5501
  data arrival time                                                                                                 -3.9260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1537 
  total derate : arrival time                                                                             0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2159 

  slack (with derating applied) (MET)                                                                     0.3758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5917 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            2.7035                     1.4121 &   3.4121 f
  wbs_dat_i[3] (net)                                     2   0.2640 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4121 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5149   2.7249   0.9500  -0.2972  -0.1729 &   3.2392 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1406   0.9500            0.6680 &   3.9072 f
  mprj/buf_i[3] (net)                                    2   0.0121 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0169   0.1406   0.9500  -0.0015  -0.0014 &   3.9058 f
  data arrival time                                                                                                  3.9058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3296   1.0500   0.0000   0.1701 &   3.1967 r
  clock reconvergence pessimism                                                                           0.0000     3.1967
  clock uncertainty                                                                                       0.1000     3.2967
  library hold time                                                                     1.0000            0.2235     3.5202
  data required time                                                                                                 3.5202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5202
  data arrival time                                                                                                 -3.9058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1522 
  total derate : arrival time                                                                             0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2097 

  slack (with derating applied) (MET)                                                                     0.3856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5952 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.2271                     1.1738 &   3.1738 f
  wbs_dat_i[19] (net)                                    2   0.2177 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1738 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0684   2.2398   0.9500  -0.0351   0.0626 &   3.2364 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1364   0.9500            0.6012 &   3.8376 f
  mprj/buf_i[19] (net)                                   2   0.0166 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0113   0.1364   0.9500  -0.0009  -0.0007 &   3.8369 f
  data arrival time                                                                                                  3.8369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2065   1.0500   0.0000   0.0707 &   3.0973 r
  clock reconvergence pessimism                                                                           0.0000     3.0973
  clock uncertainty                                                                                       0.1000     3.1973
  library hold time                                                                     1.0000            0.2242     3.4215
  data required time                                                                                                 3.4215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4215
  data arrival time                                                                                                 -3.8369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1862 

  slack (with derating applied) (MET)                                                                     0.4153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6015 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            5.1406                     2.5969 &   4.5969 r
  wbs_dat_i[2] (net)                                     2   0.3011 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5969 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.4078   5.1580   0.9500  -0.8617  -0.7403 &   3.8565 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1623   0.9500            0.0699 &   3.9265 r
  mprj/buf_i[2] (net)                                    2   0.0142 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0480   0.1623   0.9500  -0.0229  -0.0239 &   3.9026 r
  data arrival time                                                                                                  3.9026

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3582   1.0500   0.0000   0.1959 &   3.2225 r
  clock reconvergence pessimism                                                                           0.0000     3.2225
  clock uncertainty                                                                                       0.1000     3.3225
  library hold time                                                                     1.0000            0.1523     3.4749
  data required time                                                                                                 3.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4749
  data arrival time                                                                                                 -3.9026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1535 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (MET)                                                                     0.4277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6378 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            3.0148                     1.5676 &   3.5676 f
  wbs_dat_i[6] (net)                                     2   0.2941 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5676 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8476   3.0419   0.9500  -0.4704  -0.3323 &   3.2353 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1529   0.9500            0.7210 &   3.9562 f
  mprj/buf_i[6] (net)                                    2   0.0153 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1529   0.9500   0.0000   0.0002 &   3.9565 f
  data arrival time                                                                                                  3.9565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3010   1.0500   0.0000   0.1461 &   3.1727 r
  clock reconvergence pessimism                                                                           0.0000     3.1727
  clock uncertainty                                                                                       0.1000     3.2727
  library hold time                                                                     1.0000            0.2206     3.4933
  data required time                                                                                                 3.4933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4933
  data arrival time                                                                                                 -3.9565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1511 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     0.4632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6842 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                5.8931                     3.0437 &   5.0437 r
  wbs_we_i (net)                                         2   0.3459 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.0437 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8278   5.9008   0.9500  -1.1447  -1.0612 &   3.9825 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1843   0.9500            0.0483 &   4.0308 r
  mprj/buf_i[234] (net)                                  2   0.0213 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1183   0.1843   0.9500  -0.0549  -0.0574 &   3.9734 r
  data arrival time                                                                                                  3.9734

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3929   1.0500   0.0000   0.2280 &   3.2546 r
  clock reconvergence pessimism                                                                           0.0000     3.2546
  clock uncertainty                                                                                       0.1000     3.3546
  library hold time                                                                     1.0000            0.1514     3.5060
  data required time                                                                                                 3.5060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5060
  data arrival time                                                                                                 -3.9734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1550 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     0.4674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6923 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            2.8456                     1.4822 &   3.4822 f
  wbs_adr_i[4] (net)                                     2   0.2777 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4822 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5342   2.8700   0.9500  -0.3162  -0.1813 &   3.3009 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1639   0.9500            0.7108 &   4.0117 f
  mprj/buf_i[36] (net)                                   2   0.0276 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0492   0.1639   0.9500  -0.0048  -0.0045 &   4.0072 f
  data arrival time                                                                                                  4.0072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3400   1.0500   0.0000   0.1795 &   3.2060 r
  clock reconvergence pessimism                                                                           0.0000     3.2060
  clock uncertainty                                                                                       0.1000     3.3060
  library hold time                                                                     1.0000            0.2177     3.5237
  data required time                                                                                                 3.5237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5237
  data arrival time                                                                                                 -4.0072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1527 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2141 

  slack (with derating applied) (MET)                                                                     0.4835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6976 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            3.2643                     1.7071 &   3.7071 f
  wbs_adr_i[0] (net)                                     2   0.3192 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7071 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8879   3.2897   0.9500  -0.5060  -0.3623 &   3.3448 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1576   0.9500            0.7559 &   4.1008 f
  mprj/buf_i[32] (net)                                   2   0.0151 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0405   0.1576   0.9500  -0.0037  -0.0037 &   4.0971 f
  data arrival time                                                                                                  4.0971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4002   1.0500   0.0000   0.2350 &   3.2616 r
  clock reconvergence pessimism                                                                           0.0000     3.2616
  clock uncertainty                                                                                       0.1000     3.3616
  library hold time                                                                     1.0000            0.2193     3.5810
  data required time                                                                                                 3.5810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5810
  data arrival time                                                                                                 -4.0971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (MET)                                                                     0.5161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7456 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.5381                     1.3292 &   3.3292 f
  wbs_dat_i[0] (net)                                     2   0.2478 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3292 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.5567   0.9500   0.0000   0.1284 &   3.4577 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1446   0.9500            0.6503 &   4.1080 f
  mprj/buf_i[0] (net)                                    2   0.0175 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0319   0.1446   0.9500  -0.0030  -0.0029 &   4.1050 f
  data arrival time                                                                                                  4.1050

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4034   1.0500   0.0000   0.2381 &   3.2647 r
  clock reconvergence pessimism                                                                           0.0000     3.2647
  clock uncertainty                                                                                       0.1000     3.3647
  library hold time                                                                     1.0000            0.2228     3.5875
  data required time                                                                                                 3.5875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5875
  data arrival time                                                                                                 -4.1050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (MET)                                                                     0.5176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7142 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.4971                     1.3097 &   3.3097 f
  wbs_adr_i[3] (net)                                     2   0.2439 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3097 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0615   2.5149   0.9500  -0.0094   0.1137 &   3.4234 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1323   0.9500            0.6327 &   4.0562 f
  mprj/buf_i[35] (net)                                   2   0.0101 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0177   0.1323   0.9500  -0.0016  -0.0015 &   4.0546 f
  data arrival time                                                                                                  4.0546

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3365   1.0500   0.0000   0.1763 &   3.2029 r
  clock reconvergence pessimism                                                                           0.0000     3.2029
  clock uncertainty                                                                                       0.1000     3.3029
  library hold time                                                                     1.0000            0.2249     3.5278
  data required time                                                                                                 3.5278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5278
  data arrival time                                                                                                 -4.0546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1525 
  total derate : arrival time                                                                             0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1929 

  slack (with derating applied) (MET)                                                                     0.5268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7197 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.6275                     1.3735 &   3.3735 f
  wbs_sel_i[3] (net)                                     2   0.2564 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3735 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1976   2.6481   0.9500  -0.1072   0.0229 &   3.3964 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   0.9500            0.6646 &   4.0610 f
  mprj/buf_i[233] (net)                                  2   0.0178 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1471   0.9500   0.0000   0.0003 &   4.0613 f
  data arrival time                                                                                                  4.0613

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3331   1.0500   0.0000   0.1732 &   3.1998 r
  clock reconvergence pessimism                                                                           0.0000     3.1998
  clock uncertainty                                                                                       0.1000     3.2998
  library hold time                                                                     1.0000            0.2221     3.5219
  data required time                                                                                                 3.5219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5219
  data arrival time                                                                                                 -4.0613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1524 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1999 

  slack (with derating applied) (MET)                                                                     0.5393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7392 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.5745                     1.3467 &   3.3467 f
  wbs_stb_i (net)                                        2   0.2512 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3467 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1637   2.5942   0.9500  -0.0134   0.1172 &   3.4639 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1500   0.9500            0.6608 &   4.1247 f
  mprj/buf_i[235] (net)                                  2   0.0213 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0657   0.1500   0.9500  -0.0063  -0.0063 &   4.1185 f
  data arrival time                                                                                                  4.1185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3896   1.0500   0.0000   0.2250 &   3.2516 r
  clock reconvergence pessimism                                                                           0.0000     3.2516
  clock uncertainty                                                                                       0.1000     3.3516
  library hold time                                                                     1.0000            0.2213     3.5729
  data required time                                                                                                 3.5729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5729
  data arrival time                                                                                                 -4.1185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1548 
  total derate : arrival time                                                                             0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1975 

  slack (with derating applied) (MET)                                                                     0.5456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7431 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.6314                     1.3734 &   3.3734 f
  wbs_dat_i[5] (net)                                     2   0.2568 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3734 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.2431   2.6524   0.9500  -0.1409  -0.0123 &   3.3611 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1464   0.9500            0.6644 &   4.0255 f
  mprj/buf_i[5] (net)                                    2   0.0172 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0062   0.1464   0.9500  -0.0005  -0.0003 &   4.0252 f
  data arrival time                                                                                                  4.0252

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2380   1.0500   0.0000   0.0936 &   3.1202 r
  clock reconvergence pessimism                                                                           0.0000     3.1202
  clock uncertainty                                                                                       0.1000     3.2202
  library hold time                                                                     1.0000            0.2223     3.4425
  data required time                                                                                                 3.4425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4425
  data arrival time                                                                                                 -4.0252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1978 

  slack (with derating applied) (MET)                                                                     0.5828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7805 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            3.1891                     1.6532 &   3.6532 f
  wbs_dat_i[4] (net)                                     2   0.3108 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6532 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8995   3.2198   0.9500  -0.4796  -0.3275 &   3.3257 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1720   0.9500            0.7628 &   4.0884 f
  mprj/buf_i[4] (net)                                    2   0.0278 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0179   0.1720   0.9500  -0.0016  -0.0012 &   4.0873 f
  data arrival time                                                                                                  4.0873

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2859   1.0500   0.0000   0.1321 &   3.1587 r
  clock reconvergence pessimism                                                                           0.0000     3.1587
  clock uncertainty                                                                                       0.1000     3.2587
  library hold time                                                                     1.0000            0.2155     3.4743
  data required time                                                                                                 3.4743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4743
  data arrival time                                                                                                 -4.0873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1504 
  total derate : arrival time                                                                             0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (MET)                                                                     0.6130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8369 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           2.4807                     1.2996 &   3.2996 f
  wbs_dat_i[11] (net)                                    2   0.2421 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2996 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0689   2.4986   0.9500  -0.0198   0.1014 &   3.4010 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1318   0.9500            0.6300 &   4.0310 f
  mprj/buf_i[11] (net)                                   2   0.0099 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1318   0.9500   0.0000   0.0001 &   4.0311 f
  data arrival time                                                                                                  4.0311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1307   1.0500   0.0000   0.0141 &   3.0407 r
  clock reconvergence pessimism                                                                           0.0000     3.0407
  clock uncertainty                                                                                       0.1000     3.1407
  library hold time                                                                     1.0000            0.2250     3.3657
  data required time                                                                                                 3.3657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3657
  data arrival time                                                                                                 -4.0311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1448 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1854 

  slack (with derating applied) (MET)                                                                     0.6655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8509 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            4.8979                     2.4820 &   4.4820 r
  wbs_adr_i[6] (net)                                     2   0.2871 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4820 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0025   4.9123   0.9500  -0.5895  -0.4715 &   4.0105 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   0.9500            0.0920 &   4.1025 r
  mprj/buf_i[38] (net)                                   2   0.0220 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1720   0.9500   0.0000   0.0004 &   4.1029 r
  data arrival time                                                                                                  4.1029

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2899   1.0500   0.0000   0.1355 &   3.1621 r
  clock reconvergence pessimism                                                                           0.0000     3.1621
  clock uncertainty                                                                                       0.1000     3.2621
  library hold time                                                                     1.0000            0.1519     3.4140
  data required time                                                                                                 3.4140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4140
  data arrival time                                                                                                 -4.1029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1506 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1927 

  slack (with derating applied) (MET)                                                                     0.6889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8816 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0729 &   3.8094 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1908   0.9500            0.9746 &   4.7840 r
  mprj/o_q[53] (net)                                     1   0.0077 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1908   0.9500   0.0000   0.0001 &   4.7842 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5358   0.9500            1.0559 &   5.8400 r
  mprj/o_q_dly[53] (net)                                 2   0.0286 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1548   0.5358   0.9500  -0.0821  -0.0855 &   5.7545 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0589   0.9500            4.3651 &  10.1196 r
  mprj/la_data_out[21] (net)                             1   0.4737 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.1196 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -8.0691   8.0691   0.9500  -4.5646  -4.6312 &   5.4884 r
  data arrival time                                                                                                  5.4884

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7782 

  slack (with derating applied) (MET)                                                                     7.3884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1666 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5439 &   3.2804 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3160   0.9500            1.0455 &   4.3259 r
  mprj/o_q[49] (net)                                     2   0.0157 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0573   0.3160   0.9500  -0.0062  -0.0063 &   4.3196 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2075   0.9500            0.8813 &   5.2009 r
  mprj/o_q_dly[49] (net)                                 1   0.0076 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2075   0.9500   0.0000   0.0001 &   5.2010 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5221   0.9500            3.5286 &   8.7297 r
  mprj/la_data_out[17] (net)                             1   0.3821 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.7297 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -5.0097   6.5321   0.9500  -2.7948  -2.7905 &   5.9392 r
  data arrival time                                                                                                  5.9392

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6076 

  slack (with derating applied) (MET)                                                                     7.8392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4468 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2821 &   3.0186 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2454   0.9500            0.9327 &   3.9513 f
  mprj/o_q[9] (net)                                      2   0.0196 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2454   0.9500   0.0000   0.0003 &   3.9516 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4295   0.9500            1.1585 &   5.1102 f
  mprj/o_q_dly[9] (net)                                  2   0.0280 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1837   0.4295   0.9500  -0.1056  -0.1105 &   4.9997 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9386   0.9500            2.9149 &   7.9146 f
  mprj/wbs_dat_o[9] (net)                                1   0.4839 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.9146 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -3.3009   4.9705   0.9500  -1.9053  -1.7651 &   6.1496 f
  data arrival time                                                                                                  6.1496

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5355 

  slack (with derating applied) (MET)                                                                     8.0496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5851 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4068 &   3.1433 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1015   0.9500            0.8239 &   3.9672 f
  mprj/o_q[15] (net)                                     1   0.0035 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1015   0.9500   0.0000   0.0000 &   3.9672 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3597   0.9500            1.0564 &   5.0236 f
  mprj/o_q_dly[15] (net)                                 2   0.0202 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0429   0.3597   0.9500  -0.0042  -0.0041 &   5.0195 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7204   0.9500            2.2691 &   7.2886 f
  mprj/wbs_dat_o[15] (net)                               1   0.3655 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2886 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -1.5766   3.7379   0.9500  -0.8834  -0.7675 &   6.5210 f
  data arrival time                                                                                                  6.5210

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (MET)                                                                     8.4210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8578 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5438 &   3.2803 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3640   0.9500            1.0723 &   4.3526 r
  mprj/o_q[51] (net)                                     2   0.0187 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0743   0.3640   0.9500  -0.0080  -0.0081 &   4.3445 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4746   0.9500            1.0376 &   5.3821 r
  mprj/o_q_dly[51] (net)                                 2   0.0248 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2029   0.4746   0.9500  -0.1112  -0.1164 &   5.2657 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0963   0.9500            3.3304 &   8.5961 r
  mprj/la_data_out[19] (net)                             1   0.3569 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.5961 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -3.6799   6.1053   0.9500  -2.0705  -2.0424 &   6.5537 r
  data arrival time                                                                                                  6.5537

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5756 

  slack (with derating applied) (MET)                                                                     8.4537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0293 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8896 &   3.6261 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2336   0.9500            0.9242 &   4.5503 f
  mprj/o_q[48] (net)                                     2   0.0183 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0328   0.2336   0.9500  -0.0043  -0.0042 &   4.5461 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2188   0.9500            0.9706 &   5.5167 f
  mprj/o_q_dly[48] (net)                                 1   0.0058 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0411   0.2188   0.9500  -0.0045  -0.0046 &   5.5120 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6828   0.9500            2.2065 &   7.7185 f
  mprj/la_data_out[16] (net)                             1   0.3615 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7185 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -2.1869   3.6998   0.9500  -1.2475  -1.1640 &   6.5545 f
  data arrival time                                                                                                  6.5545

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4774 

  slack (with derating applied) (MET)                                                                     8.4545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9319 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4027 &   3.1392 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1115   0.9500            0.8319 &   3.9711 f
  mprj/o_q[139] (net)                                    1   0.0046 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1115   0.9500   0.0000   0.0000 &   3.9711 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4823   0.9500            1.1578 &   5.1289 f
  mprj/o_q_dly[139] (net)                                2   0.0340 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0582   0.4823   0.9500  -0.0055  -0.0048 &   5.1241 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1977   0.9500            3.5458 &   8.6699 f
  mprj/io_oeb[2] (net)                                   1   0.6051 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.6699 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -4.3021   6.2542   0.9500  -2.3434  -2.0867 &   6.5831 f
  data arrival time                                                                                                  6.5831

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5939 

  slack (with derating applied) (MET)                                                                     8.4831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0771 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6984 &   3.4349 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1048   0.9500            0.8265 &   4.2614 f
  mprj/o_q[30] (net)                                     1   0.0038 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1048   0.9500   0.0000   0.0000 &   4.2614 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4571   0.9500            1.1356 &   5.3970 f
  mprj/o_q_dly[30] (net)                                 2   0.0311 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2784   0.4571   0.9500  -0.1591  -0.1664 &   5.2306 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6446   0.9500            2.2648 &   7.4954 f
  mprj/wbs_dat_o[30] (net)                               1   0.3584 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.4954 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.6901   3.6590   0.9500  -0.9819  -0.8875 &   6.6079 f
  data arrival time                                                                                                  6.6079

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4681 

  slack (with derating applied) (MET)                                                                     8.5079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9759 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4039 &   3.1404 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1535   0.9500            0.8653 &   4.0057 f
  mprj/o_q[12] (net)                                     1   0.0090 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0358   0.1535   0.9500  -0.0038  -0.0039 &   4.0019 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3854   0.9500            1.0919 &   5.0938 f
  mprj/o_q_dly[12] (net)                                 2   0.0230 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0298   0.3854   0.9500  -0.0038  -0.0036 &   5.0901 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1993   0.9500            1.9808 &   7.0710 f
  mprj/wbs_dat_o[12] (net)                               1   0.3124 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0710 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -1.0099   3.2209   0.9500  -0.5847  -0.4608 &   6.6102 f
  data arrival time                                                                                                  6.6102

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4104 

  slack (with derating applied) (MET)                                                                     8.5102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9206 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5438 &   3.2803 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2148   0.9500            0.9104 &   4.1907 f
  mprj/o_q[50] (net)                                     2   0.0161 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2148   0.9500   0.0000   0.0003 &   4.1909 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3064   0.9500            1.0445 &   5.2355 f
  mprj/o_q_dly[50] (net)                                 2   0.0145 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0319   0.3064   0.9500  -0.0028  -0.0028 &   5.2327 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9505   0.9500            1.8515 &   7.0842 f
  mprj/la_data_out[18] (net)                             1   0.2897 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0842 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -0.9822   2.9629   0.9500  -0.5460  -0.4628 &   6.6214 f
  data arrival time                                                                                                  6.6214

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4065 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4065 

  slack (with derating applied) (MET)                                                                     8.5214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9279 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3662 &   4.1027 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2941   0.9500            1.0332 &   5.1359 r
  mprj/o_q[161] (net)                                    2   0.0143 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2941   0.9500   0.0000   0.0002 &   5.1361 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5180   0.9500            1.0566 &   6.1927 r
  mprj/o_q_dly[161] (net)                                2   0.0275 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5180   0.9500   0.0000   0.0006 &   6.1934 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7395   0.9500            5.2026 &  11.3959 r
  mprj/io_oeb[24] (net)                                  1   0.5707 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &  11.3959 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -8.3861   9.7568   0.9500  -4.7752  -4.7665 &   6.6294 r
  data arrival time                                                                                                  6.6294

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.8518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8518 

  slack (with derating applied) (MET)                                                                     8.5294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3812 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5424 &   3.2789 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2498   0.9500            0.9355 &   4.2145 f
  mprj/o_q[118] (net)                                    2   0.0201 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2498   0.9500   0.0000   0.0004 &   4.2149 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4565   0.9500            1.1819 &   5.3967 f
  mprj/o_q_dly[118] (net)                                2   0.0311 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0428   0.4565   0.9500  -0.0037  -0.0030 &   5.3937 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7748   0.9500            1.2810 &   6.6748 f
  mprj/io_out[19] (net)                                  1   0.1724 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6748 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0820   1.7785   0.9500  -0.0395   0.0025 &   6.6773 f
  data arrival time                                                                                                  6.6773

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (MET)                                                                     8.5773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9334 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4069 &   3.1434 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1260   0.9500            0.8436 &   3.9870 f
  mprj/o_q[16] (net)                                     1   0.0061 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1260   0.9500   0.0000   0.0001 &   3.9870 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3528   0.9500            1.0576 &   5.0446 f
  mprj/o_q_dly[16] (net)                                 2   0.0194 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3528   0.9500   0.0000   0.0003 &   5.0449 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5182   0.9500            2.1659 &   7.2108 f
  mprj/wbs_dat_o[16] (net)                               1   0.3459 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2108 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -1.1169   3.5344   0.9500  -0.6420  -0.5245 &   6.6863 f
  data arrival time                                                                                                  6.6863

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4197 

  slack (with derating applied) (MET)                                                                     8.5863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0060 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5394 &   3.2759 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1394   0.9500            0.8544 &   4.1303 f
  mprj/o_q[147] (net)                                    1   0.0075 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1394   0.9500   0.0000   0.0001 &   4.1304 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4362   0.9500            1.1283 &   5.2587 f
  mprj/o_q_dly[147] (net)                                2   0.0288 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0383   0.4363   0.9500  -0.0040  -0.0035 &   5.2552 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9093   0.9500            1.8700 &   7.1252 f
  mprj/io_oeb[10] (net)                                  1   0.2858 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1252 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.7884   2.9201   0.9500  -0.5132  -0.4327 &   6.6925 f
  data arrival time                                                                                                  6.6925

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4069 

  slack (with derating applied) (MET)                                                                     8.5925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9994 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5422 &   3.2787 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2321   0.9500            0.9231 &   4.2018 f
  mprj/o_q[156] (net)                                    2   0.0181 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0517   0.2321   0.9500  -0.0059  -0.0059 &   4.1959 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4921   0.9500            1.2046 &   5.4005 f
  mprj/o_q_dly[156] (net)                                2   0.0351 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0379   0.4921   0.9500  -0.0031  -0.0023 &   5.3982 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7431   0.9500            1.2701 &   6.6683 f
  mprj/io_oeb[19] (net)                                  1   0.1689 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6683 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.7476   0.9500   0.0000   0.0473 &   6.7156 f
  data arrival time                                                                                                  6.7156

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     8.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9702 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4067 &   3.1432 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2175   0.9500            0.9124 &   4.0556 f
  mprj/o_q[105] (net)                                    2   0.0164 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0317   0.2175   0.9500  -0.0037  -0.0036 &   4.0520 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3932   0.9500            1.1198 &   5.1718 f
  mprj/o_q_dly[105] (net)                                2   0.0239 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0529   0.3932   0.9500  -0.0055  -0.0053 &   5.1665 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7946   0.9500            2.8438 &   8.0103 f
  mprj/io_out[6] (net)                                   1   0.4709 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.0103 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -2.4696   4.8192   0.9500  -1.4345  -1.2805 &   6.7298 f
  data arrival time                                                                                                  6.7298

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5064 

  slack (with derating applied) (MET)                                                                     8.6298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1362 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5405 &   3.2770 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1677   0.9500            0.8758 &   4.1528 f
  mprj/o_q[109] (net)                                    2   0.0107 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0427   0.1677   0.9500  -0.0049  -0.0050 &   4.1478 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4250   0.9500            1.1286 &   5.2764 f
  mprj/o_q_dly[109] (net)                                2   0.0275 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0235   0.4250   0.9500  -0.0019  -0.0014 &   5.2750 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4179   0.9500            2.1466 &   7.4217 f
  mprj/io_out[10] (net)                                  1   0.3366 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4217 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -1.2312   3.4291   0.9500  -0.7554  -0.6711 &   6.7505 f
  data arrival time                                                                                                  6.7505

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4357 

  slack (with derating applied) (MET)                                                                     8.6505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0862 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9436 &   3.6801 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3096   0.9500            1.0419 &   4.7220 r
  mprj/o_q[37] (net)                                     2   0.0153 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0800   0.3096   0.9500  -0.0096  -0.0099 &   4.7121 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4352   0.9500            1.0131 &   5.7252 r
  mprj/o_q_dly[37] (net)                                 2   0.0223 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0686   0.4352   0.9500  -0.0097  -0.0099 &   5.7153 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7990   0.9500            3.6889 &   9.4042 r
  mprj/la_data_out[5] (net)                              1   0.3981 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   9.4042 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -4.7972   6.8095   0.9500  -2.6622  -2.6414 &   6.7628 r
  data arrival time                                                                                                  6.7628

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6384 

  slack (with derating applied) (MET)                                                                     8.6628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3012 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2395 &   2.9759 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1370   0.9500            0.8525 &   3.8284 f
  mprj/o_q[0] (net)                                      1   0.0072 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1370   0.9500   0.0000   0.0001 &   3.8285 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3593   0.9500            1.0658 &   4.8943 f
  mprj/o_q_dly[0] (net)                                  2   0.0201 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.2267   0.3593   0.9500  -0.1161  -0.1217 &   4.7727 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.9613   0.9500            1.8319 &   6.6045 f
  mprj/wbs_dat_o[0] (net)                                1   0.2882 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6045 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   2.9883   0.9500   0.0000   0.1617 &   6.7662 f
  data arrival time                                                                                                  6.7662

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3685 

  slack (with derating applied) (MET)                                                                     8.6662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0347 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5413 &   3.2778 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1786   0.9500            0.8838 &   4.1615 f
  mprj/o_q[148] (net)                                    2   0.0119 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1786   0.9500   0.0000   0.0001 &   4.1617 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4221   0.9500            1.1300 &   5.2917 f
  mprj/o_q_dly[148] (net)                                2   0.0272 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0103   0.4221   0.9500  -0.0009  -0.0003 &   5.2913 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7777   0.9500            1.7934 &   7.0847 f
  mprj/io_oeb[11] (net)                                  1   0.2726 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0847 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.5847   2.7882   0.9500  -0.3978  -0.3161 &   6.7687 f
  data arrival time                                                                                                  6.7687

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3984 

  slack (with derating applied) (MET)                                                                     8.6687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0671 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5531 &   3.2895 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1964   0.9500            0.8969 &   4.1864 f
  mprj/o_q[144] (net)                                    2   0.0140 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1964   0.9500   0.0000   0.0002 &   4.1866 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4010   0.9500            1.1190 &   5.3056 f
  mprj/o_q_dly[144] (net)                                2   0.0248 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4010   0.9500   0.0000   0.0005 &   5.3062 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1609   0.9500            2.5283 &   7.8345 f
  mprj/io_oeb[7] (net)                                   1   0.4097 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8345 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -1.9358   4.1782   0.9500  -1.1719  -1.0584 &   6.7761 f
  data arrival time                                                                                                  6.7761

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4802 

  slack (with derating applied) (MET)                                                                     8.6761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1563 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5417 &   3.2782 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1334   0.9500            0.8495 &   4.1277 f
  mprj/o_q[34] (net)                                     1   0.0069 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0194   0.1334   0.9500  -0.0026  -0.0026 &   4.1251 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4281   0.9500            1.1201 &   5.2452 f
  mprj/o_q_dly[34] (net)                                 2   0.0279 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1059   0.4281   0.9500  -0.0303  -0.0312 &   5.2139 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3574   0.9500            2.1057 &   7.3196 f
  mprj/la_data_out[2] (net)                              1   0.3301 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.3196 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -1.0824   3.3704   0.9500  -0.6259  -0.5278 &   6.7918 f
  data arrival time                                                                                                  6.7918

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4270 

  slack (with derating applied) (MET)                                                                     8.6918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1188 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2821 &   3.0185 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2312   0.9500            0.9224 &   3.9410 f
  mprj/o_q[8] (net)                                      2   0.0180 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2312   0.9500   0.0000   0.0003 &   3.9413 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3937   0.9500            1.1248 &   5.0661 f
  mprj/o_q_dly[8] (net)                                  2   0.0240 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0535   0.3937   0.9500  -0.0172  -0.0177 &   5.0483 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4277   0.9500            2.1158 &   7.1641 f
  mprj/wbs_dat_o[8] (net)                                1   0.3358 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.1641 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.8298   3.4476   0.9500  -0.5062  -0.3704 &   6.7937 f
  data arrival time                                                                                                  6.7937

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4129 

  slack (with derating applied) (MET)                                                                     8.6937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1066 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5411 &   3.2776 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1802   0.9500            0.8849 &   4.1626 f
  mprj/o_q[110] (net)                                    2   0.0121 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0345   0.1802   0.9500  -0.0043  -0.0044 &   4.1582 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4338   0.9500            1.1399 &   5.2980 f
  mprj/o_q_dly[110] (net)                                2   0.0285 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4338   0.9500   0.0000   0.0006 &   5.2987 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6652   0.9500            1.7435 &   7.0421 f
  mprj/io_out[11] (net)                                  1   0.2618 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0421 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.5200   2.6741   0.9500  -0.3134  -0.2394 &   6.8027 f
  data arrival time                                                                                                  6.8027

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (MET)                                                                     8.7027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0943 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5435 &   3.2800 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3811   0.9500            1.0193 &   4.2993 f
  mprj/o_q[119] (net)                                    2   0.0345 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0295   0.3811   0.9500  -0.0036  -0.0028 &   4.2965 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4061   0.9500            1.1858 &   5.4823 f
  mprj/o_q_dly[119] (net)                                2   0.0254 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4061   0.9500   0.0000   0.0006 &   5.4828 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4373   0.9500            1.6273 &   7.1102 f
  mprj/io_out[20] (net)                                  1   0.2378 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1102 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.5103   2.4432   0.9500  -0.3208  -0.2672 &   6.8430 f
  data arrival time                                                                                                  6.8430

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3945 

  slack (with derating applied) (MET)                                                                     8.7430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1374 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6385 &   3.3749 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1107   0.9500            0.8313 &   4.2062 f
  mprj/o_q[31] (net)                                     1   0.0045 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1107   0.9500   0.0000   0.0000 &   4.2062 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3924   0.9500            1.0852 &   5.2914 f
  mprj/o_q_dly[31] (net)                                 2   0.0238 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3924   0.9500   0.0000   0.0004 &   5.2919 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6916   0.9500            1.7272 &   7.0191 f
  mprj/wbs_dat_o[31] (net)                               1   0.2632 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0191 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.4204   2.7060   0.9500  -0.2705  -0.1683 &   6.8508 f
  data arrival time                                                                                                  6.8508

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3892 

  slack (with derating applied) (MET)                                                                     8.7508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1401 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4701 &   3.2066 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1010   0.9500            0.8235 &   4.0301 f
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1010   0.9500   0.0000   0.0000 &   4.0301 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4467   0.9500            1.1262 &   5.1563 f
  mprj/o_q_dly[142] (net)                                2   0.0300 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1384   0.4467   0.9500  -0.0386  -0.0399 &   5.1164 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4757   0.9500            2.6808 &   7.7972 f
  mprj/io_oeb[5] (net)                                   1   0.4386 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7972 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -1.8335   4.5033   0.9500  -1.1071  -0.9387 &   6.8586 f
  data arrival time                                                                                                  6.8586

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4818 

  slack (with derating applied) (MET)                                                                     8.7586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2403 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5690 &   3.3055 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1914   0.9500            0.8932 &   4.1987 f
  mprj/o_q[107] (net)                                    2   0.0134 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0355   0.1914   0.9500  -0.0041  -0.0041 &   4.1946 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4116   0.9500            1.1258 &   5.3204 f
  mprj/o_q_dly[107] (net)                                2   0.0260 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0501   0.4116   0.9500  -0.0050  -0.0047 &   5.3157 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5241   0.9500            2.1956 &   7.5113 f
  mprj/io_out[8] (net)                                   1   0.3470 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5113 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -1.1682   3.5376   0.9500  -0.7479  -0.6469 &   6.8644 f
  data arrival time                                                                                                  6.8644

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4412 

  slack (with derating applied) (MET)                                                                     8.7644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2055 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6384 &   3.3749 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1240   0.9500            0.8420 &   4.2169 f
  mprj/o_q[32] (net)                                     1   0.0059 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1240   0.9500   0.0000   0.0001 &   4.2170 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3884   0.9500            1.0857 &   5.3027 f
  mprj/o_q_dly[32] (net)                                 2   0.0234 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3884   0.9500   0.0000   0.0004 &   5.3031 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9053   0.9500            1.8431 &   7.1462 f
  mprj/la_data_out[0] (net)                              1   0.2848 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1462 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.6459   2.9197   0.9500  -0.3820  -0.2788 &   6.8674 f
  data arrival time                                                                                                  6.8674

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4018 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4018 

  slack (with derating applied) (MET)                                                                     8.7674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1692 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4042 &   3.1407 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1955   0.9500            0.8962 &   4.0369 f
  mprj/o_q[4] (net)                                      2   0.0139 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1955   0.9500   0.0000   0.0001 &   4.0370 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3198   0.9500            1.0501 &   5.0871 f
  mprj/o_q_dly[4] (net)                                  2   0.0159 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0800   0.3198   0.9500  -0.0093  -0.0096 &   5.0776 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1787   0.9500            1.9544 &   7.0320 f
  mprj/wbs_dat_o[4] (net)                                1   0.3106 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.0320 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.5364   3.2008   0.9500  -0.3047  -0.1629 &   6.8691 f
  data arrival time                                                                                                  6.8691

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3948 

  slack (with derating applied) (MET)                                                                     8.7691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1639 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2537 &   2.9902 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1733   0.9500            0.8799 &   3.8701 f
  mprj/o_q[6] (net)                                      2   0.0113 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0244   0.1733   0.9500  -0.0030  -0.0030 &   3.8671 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4317   0.9500            1.1358 &   5.0029 f
  mprj/o_q_dly[6] (net)                                  2   0.0283 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0560   0.4317   0.9500  -0.0272  -0.0281 &   4.9748 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4407   0.9500            2.1326 &   7.1074 f
  mprj/wbs_dat_o[6] (net)                                1   0.3369 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.1074 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.6123   3.4622   0.9500  -0.3791  -0.2346 &   6.8728 f
  data arrival time                                                                                                  6.8728

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4050 

  slack (with derating applied) (MET)                                                                     8.7728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1778 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5754 &   3.3119 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1942   0.9500            0.8952 &   4.2071 f
  mprj/o_q[145] (net)                                    2   0.0137 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0239   0.1942   0.9500  -0.0023  -0.0023 &   4.2048 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4018   0.9500            1.1188 &   5.3236 f
  mprj/o_q_dly[145] (net)                                2   0.0249 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0465   0.4018   0.9500  -0.0046  -0.0044 &   5.3193 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9133   0.9500            2.4069 &   7.7262 f
  mprj/io_oeb[8] (net)                                   1   0.3858 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7262 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -1.5121   3.9266   0.9500  -0.9457  -0.8464 &   6.8798 f
  data arrival time                                                                                                  6.8798

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (MET)                                                                     8.7798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2423 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4065 &   3.1430 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1191   0.9500            0.8381 &   3.9811 f
  mprj/o_q[14] (net)                                     1   0.0054 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1191   0.9500   0.0000   0.0001 &   3.9811 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3958   0.9500            1.0902 &   5.0714 f
  mprj/o_q_dly[14] (net)                                 2   0.0242 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2173   0.3958   0.9500  -0.1107  -0.1159 &   4.9555 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8591   0.9500            1.8053 &   6.7608 f
  mprj/wbs_dat_o[14] (net)                               1   0.2789 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7608 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1461   2.8790   0.9500  -0.0120   0.1241 &   6.8849 f
  data arrival time                                                                                                  6.8849

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3755 

  slack (with derating applied) (MET)                                                                     8.7849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1604 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.2394 &   2.9759 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1111   0.9500            0.8316 &   3.8076 f
  mprj/o_q[175] (net)                                    1   0.0045 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1111   0.9500   0.0000   0.0001 &   3.8076 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3361   0.9500            1.0385 &   4.8461 f
  mprj/o_q_dly[175] (net)                                2   0.0176 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0722   0.3361   0.9500  -0.0083  -0.0085 &   4.8376 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0661   0.9500            1.8791 &   6.7166 f
  mprj/wbs_ack_o (net)                                   1   0.2983 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.7166 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   3.0948   0.9500   0.0000   0.1712 &   6.8879 f
  data arrival time                                                                                                  6.8879

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     8.7879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1514 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5384 &   3.2749 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1430   0.9500            0.8573 &   4.1322 f
  mprj/o_q[143] (net)                                    1   0.0079 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1430   0.9500   0.0000   0.0001 &   4.1323 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4411   0.9500            1.1331 &   5.2655 f
  mprj/o_q_dly[143] (net)                                2   0.0293 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1977   0.4411   0.9500  -0.1095  -0.1145 &   5.1510 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3761   0.9500            2.6474 &   7.7984 f
  mprj/io_oeb[6] (net)                                   1   0.4307 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7984 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -1.6841   4.3952   0.9500  -1.0308  -0.8917 &   6.9067 f
  data arrival time                                                                                                  6.9067

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4837 

  slack (with derating applied) (MET)                                                                     8.8067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2904 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4063 &   3.1428 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1326   0.9500            0.8489 &   3.9917 f
  mprj/o_q[13] (net)                                     1   0.0068 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1326   0.9500   0.0000   0.0001 &   3.9917 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3492   0.9500            1.0561 &   5.0479 f
  mprj/o_q_dly[13] (net)                                 2   0.0190 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3492   0.9500   0.0000   0.0003 &   5.0482 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7759   0.9500            1.7507 &   6.7989 f
  mprj/wbs_dat_o[13] (net)                               1   0.2709 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7989 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1240   2.7948   0.9500  -0.0102   0.1209 &   6.9197 f
  data arrival time                                                                                                  6.9197

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (MET)                                                                     8.8197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1852 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5384 &   3.2749 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1267   0.9500            0.8442 &   4.1191 f
  mprj/o_q[149] (net)                                    1   0.0062 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0190   0.1267   0.9500  -0.0020  -0.0021 &   4.1170 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4480   0.9500            1.1343 &   5.2513 f
  mprj/o_q_dly[149] (net)                                2   0.0301 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4480   0.9500   0.0000   0.0008 &   5.2521 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3804   0.9500            1.5762 &   6.8282 f
  mprj/io_oeb[12] (net)                                  1   0.2326 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8282 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.0674   2.3931   0.9500  -0.0055   0.0932 &   6.9215 f
  data arrival time                                                                                                  6.9215

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3653 

  slack (with derating applied) (MET)                                                                     8.8215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1867 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5140 &   3.2505 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1286   0.9500            0.8457 &   4.0962 f
  mprj/o_q[146] (net)                                    1   0.0064 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0224   0.1286   0.9500  -0.0026  -0.0026 &   4.0935 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4536   0.9500            1.1393 &   5.2329 f
  mprj/o_q_dly[146] (net)                                2   0.0307 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4536   0.9500   0.0000   0.0007 &   5.2335 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4156   0.9500            1.5939 &   6.8274 f
  mprj/io_oeb[9] (net)                                   1   0.2357 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.8274 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.0685   2.4292   0.9500  -0.0056   0.0982 &   6.9256 f
  data arrival time                                                                                                  6.9256

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     8.8256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1912 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5423 &   3.2788 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2109   0.9500            0.9075 &   4.1863 f
  mprj/o_q[151] (net)                                    2   0.0157 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2109   0.9500   0.0000   0.0002 &   4.1865 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3882   0.9500            1.1135 &   5.3000 f
  mprj/o_q_dly[151] (net)                                2   0.0234 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3882   0.9500   0.0000   0.0004 &   5.3004 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0867   0.9500            1.9243 &   7.2247 f
  mprj/io_oeb[14] (net)                                  1   0.3014 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2247 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.7383   3.1078   0.9500  -0.4122  -0.2897 &   6.9351 f
  data arrival time                                                                                                  6.9351

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4086 

  slack (with derating applied) (MET)                                                                     8.8351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2436 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6779 &   3.4144 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2030   0.9500            0.9017 &   4.3161 f
  mprj/o_q[19] (net)                                     2   0.0147 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2030   0.9500   0.0000   0.0002 &   4.3163 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3088   0.9500            1.0428 &   5.3591 f
  mprj/o_q_dly[19] (net)                                 2   0.0147 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0833   0.3088   0.9500  -0.0092  -0.0095 &   5.3496 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4060   0.9500            2.1032 &   7.4528 f
  mprj/wbs_dat_o[19] (net)                               1   0.3353 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.4528 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -1.0588   3.4196   0.9500  -0.6195  -0.5158 &   6.9369 f
  data arrival time                                                                                                  6.9369

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4315 

  slack (with derating applied) (MET)                                                                     8.8369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2684 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5426 &   3.2791 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3299   0.9500            0.9866 &   4.2657 f
  mprj/o_q[157] (net)                                    2   0.0289 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3299   0.9500   0.0000   0.0008 &   4.2665 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4159   0.9500            1.1762 &   5.4427 f
  mprj/o_q_dly[157] (net)                                2   0.0265 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4159   0.9500   0.0000   0.0006 &   5.4433 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0914   0.9500            1.4239 &   6.8672 f
  mprj/io_oeb[20] (net)                                  1   0.2045 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8672 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.0990   0.9500   0.0000   0.0702 &   6.9374 f
  data arrival time                                                                                                  6.9374

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3653 

  slack (with derating applied) (MET)                                                                     8.8374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2027 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4674 &   3.2039 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1164   0.9500            0.8359 &   4.0398 f
  mprj/o_q[104] (net)                                    1   0.0051 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0222   0.1164   0.9500  -0.0027  -0.0028 &   4.0370 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4353   0.9500            1.1213 &   5.1583 f
  mprj/o_q_dly[104] (net)                                2   0.0287 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1113   0.4353   0.9500  -0.0221  -0.0227 &   5.1356 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6498   0.9500            2.7729 &   7.9085 f
  mprj/io_out[5] (net)                                   1   0.4563 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9085 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -1.8833   4.6765   0.9500  -1.1360  -0.9603 &   6.9482 f
  data arrival time                                                                                                  6.9482

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4881 

  slack (with derating applied) (MET)                                                                     8.8482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3363 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4046 &   3.1411 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1708   0.9500            0.8781 &   4.0192 f
  mprj/o_q[1] (net)                                      2   0.0110 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1708   0.9500   0.0000   0.0001 &   4.0193 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2933   0.9500            1.0182 &   5.0375 f
  mprj/o_q_dly[1] (net)                                  2   0.0131 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0094   0.2933   0.9500  -0.0010  -0.0009 &   5.0365 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.6061   0.9500            2.1804 &   7.2170 f
  mprj/wbs_dat_o[1] (net)                                1   0.3534 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.2170 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.7250   3.6276   0.9500  -0.4156  -0.2629 &   6.9541 f
  data arrival time                                                                                                  6.9541

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4100 

  slack (with derating applied) (MET)                                                                     8.8541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2642 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0735 &   3.8100 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1757   0.9500            0.9651 &   4.7751 r
  mprj/o_q[44] (net)                                     1   0.0066 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1757   0.9500   0.0000   0.0001 &   4.7752 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3614   0.9500            0.9579 &   5.7331 r
  mprj/o_q_dly[44] (net)                                 2   0.0176 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0429   0.3614   0.9500  -0.0046  -0.0046 &   5.7285 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2482   0.9500            3.4002 &   9.1287 r
  mprj/la_data_out[12] (net)                             1   0.3656 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.1287 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -3.8818   6.2571   0.9500  -2.1995  -2.1744 &   6.9544 r
  data arrival time                                                                                                  6.9544

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5982 

  slack (with derating applied) (MET)                                                                     8.8544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4526 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2533 &   2.9898 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1944   0.9500            0.8954 &   3.8852 f
  mprj/o_q[5] (net)                                      2   0.0138 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0348   0.1944   0.9500  -0.0039  -0.0039 &   3.8813 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3588   0.9500            1.0843 &   4.9656 f
  mprj/o_q_dly[5] (net)                                  2   0.0200 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0317   0.3588   0.9500  -0.0049  -0.0048 &   4.9608 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.9851   0.9500            1.8550 &   6.8158 f
  mprj/wbs_dat_o[5] (net)                                1   0.2910 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.8158 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1478   3.0085   0.9500  -0.0121   0.1407 &   6.9565 f
  data arrival time                                                                                                  6.9565

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3685 

  slack (with derating applied) (MET)                                                                     8.8565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2251 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6383 &   3.3748 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1631   0.9500            0.8724 &   4.2472 f
  mprj/o_q[23] (net)                                     1   0.0102 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1631   0.9500   0.0000   0.0001 &   4.2474 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3918   0.9500            1.1002 &   5.3476 f
  mprj/o_q_dly[23] (net)                                 2   0.0237 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1557   0.3918   0.9500  -0.0724  -0.0757 &   5.2719 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8762   0.9500            1.8231 &   7.0950 f
  mprj/wbs_dat_o[23] (net)                               1   0.2813 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0950 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.4186   2.8923   0.9500  -0.2479  -0.1322 &   6.9628 f
  data arrival time                                                                                                  6.9628

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4004 

  slack (with derating applied) (MET)                                                                     8.8628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2632 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5404 &   3.2769 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1476   0.9500            0.8610 &   4.1379 f
  mprj/o_q[111] (net)                                    1   0.0084 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0471   0.1476   0.9500  -0.0055  -0.0056 &   4.1322 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4564   0.9500            1.1471 &   5.2793 f
  mprj/o_q_dly[111] (net)                                2   0.0311 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4564   0.9500   0.0000   0.0008 &   5.2801 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3973   0.9500            1.5871 &   6.8672 f
  mprj/io_out[12] (net)                                  1   0.2342 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8672 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.4099   0.9500   0.0000   0.0983 &   6.9655 f
  data arrival time                                                                                                  6.9655

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3674 

  slack (with derating applied) (MET)                                                                     8.8655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2328 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6942 &   3.4307 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1181   0.9500            0.8372 &   4.2679 f
  mprj/o_q[24] (net)                                     1   0.0052 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0174   0.1181   0.9500  -0.0020  -0.0020 &   4.2659 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4090   0.9500            1.1006 &   5.3664 f
  mprj/o_q_dly[24] (net)                                 2   0.0257 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0467   0.4090   0.9500  -0.0131  -0.0133 &   5.3531 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7916   0.9500            1.7835 &   7.1366 f
  mprj/wbs_dat_o[24] (net)                               1   0.2731 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1366 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.4784   2.8071   0.9500  -0.2788  -0.1694 &   6.9672 f
  data arrival time                                                                                                  6.9672

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3978 

  slack (with derating applied) (MET)                                                                     8.8672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2650 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0794 &   3.8158 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1886   0.9500            0.9732 &   4.7891 r
  mprj/o_q[42] (net)                                     1   0.0075 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0485   0.1886   0.9500  -0.0056  -0.0058 &   4.7833 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4309   0.9500            0.9983 &   5.7816 r
  mprj/o_q_dly[42] (net)                                 2   0.0221 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1298   0.4309   0.9500  -0.0610  -0.0637 &   5.7179 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4279   0.9500            3.4972 &   9.2151 r
  mprj/la_data_out[10] (net)                             1   0.3763 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.2151 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -3.9915   6.4376   0.9500  -2.2672  -2.2384 &   6.9767 r
  data arrival time                                                                                                  6.9767

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6130 

  slack (with derating applied) (MET)                                                                     8.8767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4897 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4069 &   3.1434 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2087   0.9500            0.9059 &   4.0493 f
  mprj/o_q[18] (net)                                     2   0.0154 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0539   0.2087   0.9500  -0.0078  -0.0081 &   4.0412 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3830   0.9500            1.1086 &   5.1498 f
  mprj/o_q_dly[18] (net)                                 2   0.0228 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0643   0.3830   0.9500  -0.0280  -0.0291 &   5.1207 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8471   0.9500            1.8019 &   6.9226 f
  mprj/wbs_dat_o[18] (net)                               1   0.2782 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9226 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.1897   2.8649   0.9500  -0.0581   0.0691 &   6.9917 f
  data arrival time                                                                                                  6.9917

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3781 

  slack (with derating applied) (MET)                                                                     8.8917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2697 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2819 &   3.0184 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1935   0.9500            0.8947 &   3.9131 f
  mprj/o_q[7] (net)                                      2   0.0137 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0674   0.1935   0.9500  -0.0069  -0.0071 &   3.9061 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4195   0.9500            1.1329 &   5.0390 f
  mprj/o_q_dly[7] (net)                                  2   0.0269 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1919   0.4195   0.9500  -0.0892  -0.0932 &   4.9458 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0814   0.9500            1.9145 &   6.8603 f
  mprj/wbs_dat_o[7] (net)                                1   0.3002 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.8603 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.2106   3.1074   0.9500  -0.0285   0.1314 &   6.9918 f
  data arrival time                                                                                                  6.9918

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3813 

  slack (with derating applied) (MET)                                                                     8.8918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2730 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5419 &   3.2784 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2187   0.9500            0.9133 &   4.1917 f
  mprj/o_q[112] (net)                                    2   0.0166 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2187   0.9500   0.0000   0.0003 &   4.1920 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3971   0.9500            1.1234 &   5.3154 f
  mprj/o_q_dly[112] (net)                                2   0.0244 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3971   0.9500   0.0000   0.0005 &   5.3159 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5807   0.9500            1.6709 &   6.9868 f
  mprj/io_out[13] (net)                                  1   0.2526 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9868 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.1824   2.5937   0.9500  -0.0850   0.0176 &   7.0044 f
  data arrival time                                                                                                  7.0044

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (MET)                                                                     8.9044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2822 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.2803 &   3.0168 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2717   0.9500            0.9495 &   3.9662 f
  mprj/o_q[10] (net)                                     2   0.0225 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2717   0.9500   0.0000   0.0004 &   3.9667 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3438   0.9500            1.0973 &   5.0640 f
  mprj/o_q_dly[10] (net)                                 2   0.0184 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0326   0.3438   0.9500  -0.0036  -0.0035 &   5.0605 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9237   0.9500            1.8249 &   6.8853 f
  mprj/wbs_dat_o[10] (net)                               1   0.2853 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8853 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1678   2.9444   0.9500  -0.0138   0.1281 &   7.0135 f
  data arrival time                                                                                                  7.0135

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3711 

  slack (with derating applied) (MET)                                                                     8.9135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2846 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3494 &   4.0859 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4909   0.9500            1.1401 &   5.2260 r
  mprj/o_q[59] (net)                                     2   0.0266 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2310   0.4909   0.9500  -0.1291  -0.1350 &   5.0911 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2530   0.9500            0.9153 &   6.0064 r
  mprj/o_q_dly[59] (net)                                 2   0.0106 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2530   0.9500   0.0000   0.0001 &   6.0065 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3409   0.9500            3.4412 &   9.4477 r
  mprj/la_data_out[27] (net)                             1   0.3714 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.4477 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -4.4223   6.3499   0.9500  -2.4398  -2.4235 &   7.0242 r
  data arrival time                                                                                                  7.0242

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6403 

  slack (with derating applied) (MET)                                                                     8.9242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5644 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5416 &   3.2781 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1010   0.9500            0.8235 &   4.1016 f
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1010   0.9500   0.0000   0.0000 &   4.1016 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4027   0.9500            1.0908 &   5.1924 f
  mprj/o_q_dly[33] (net)                                 2   0.0250 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0459   0.4027   0.9500  -0.0045  -0.0042 &   5.1882 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7256   0.9500            1.7467 &   6.9350 f
  mprj/la_data_out[1] (net)                              1   0.2665 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.9350 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.2301   2.7405   0.9500  -0.0189   0.0977 &   7.0327 f
  data arrival time                                                                                                  7.0327

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3728 

  slack (with derating applied) (MET)                                                                     8.9327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3055 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6383 &   3.3748 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2282   0.9500            0.9202 &   4.2950 f
  mprj/o_q[20] (net)                                     2   0.0177 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0188   0.2282   0.9500  -0.0026  -0.0025 &   4.2925 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3273   0.9500            1.0678 &   5.3604 f
  mprj/o_q_dly[20] (net)                                 2   0.0167 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1129   0.3273   0.9500  -0.0328  -0.0342 &   5.3262 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0114   0.9500            1.8696 &   7.1957 f
  mprj/wbs_dat_o[20] (net)                               1   0.2941 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1957 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.4843   3.0312   0.9500  -0.2863  -0.1621 &   7.0337 f
  data arrival time                                                                                                  7.0337

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (MET)                                                                     8.9337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3379 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5410 &   3.2775 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1896   0.9500            0.8919 &   4.1694 f
  mprj/o_q[150] (net)                                    2   0.0132 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0452   0.1896   0.9500  -0.0055  -0.0056 &   4.1639 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4528   0.9500            1.1584 &   5.3223 f
  mprj/o_q_dly[150] (net)                                2   0.0307 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4528   0.9500   0.0000   0.0008 &   5.3231 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4579   0.9500            1.6120 &   6.9352 f
  mprj/io_oeb[13] (net)                                  1   0.2395 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9352 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.4736   0.9500   0.0000   0.1093 &   7.0444 f
  data arrival time                                                                                                  7.0444

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3715 

  slack (with derating applied) (MET)                                                                     8.9444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3160 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4042 &   3.1407 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2065   0.9500            0.9043 &   4.0450 f
  mprj/o_q[3] (net)                                      2   0.0152 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0496   0.2065   0.9500  -0.0060  -0.0061 &   4.0389 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2850   0.9500            1.0225 &   5.0614 f
  mprj/o_q_dly[3] (net)                                  2   0.0122 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2850   0.9500   0.0000   0.0001 &   5.0615 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0001   0.9500            1.8408 &   6.9022 f
  mprj/wbs_dat_o[3] (net)                                1   0.2924 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9022 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1472   3.0241   0.9500  -0.0121   0.1432 &   7.0454 f
  data arrival time                                                                                                  7.0454

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3729 

  slack (with derating applied) (MET)                                                                     8.9454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3183 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0350 &   3.7715 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1822   0.9500            0.8864 &   4.6579 f
  mprj/o_q[117] (net)                                    2   0.0124 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1822   0.9500   0.0000   0.0002 &   4.6581 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5523   0.9500            1.2322 &   5.8903 f
  mprj/o_q_dly[117] (net)                                2   0.0419 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2827   0.5523   0.9500  -0.1631  -0.1701 &   5.7203 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7345   0.9500            1.2844 &   7.0046 f
  mprj/io_out[18] (net)                                  1   0.1682 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0046 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0010   1.7386   0.9500  -0.0001   0.0451 &   7.0497 f
  data arrival time                                                                                                  7.0497

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3884 

  slack (with derating applied) (MET)                                                                     8.9497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3381 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9355 &   3.6720 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1979   0.9500            0.8979 &   4.5699 f
  mprj/o_q[47] (net)                                     2   0.0142 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1979   0.9500   0.0000   0.0002 &   4.5701 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2513   0.9500            0.9894 &   5.5596 f
  mprj/o_q_dly[47] (net)                                 1   0.0087 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0114   0.2513   0.9500  -0.0010  -0.0010 &   5.5586 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7621   0.9500            1.7199 &   7.2785 f
  mprj/la_data_out[15] (net)                             1   0.2700 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2785 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.5755   2.7775   0.9500  -0.3273  -0.2285 &   7.0500 f
  data arrival time                                                                                                  7.0500

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4058 

  slack (with derating applied) (MET)                                                                     8.9500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3558 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5374 &   3.2738 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1503   0.9500            0.8630 &   4.1368 f
  mprj/o_q[108] (net)                                    1   0.0087 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0338   0.1503   0.9500  -0.0041  -0.0041 &   4.1327 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4284   0.9500            1.1254 &   5.2581 f
  mprj/o_q_dly[108] (net)                                2   0.0279 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0506   0.4284   0.9500  -0.0050  -0.0045 &   5.2536 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0372   0.9500            1.9255 &   7.1790 f
  mprj/io_out[9] (net)                                   1   0.2979 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.1790 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.3267   3.0520   0.9500  -0.2374  -0.1215 &   7.0576 f
  data arrival time                                                                                                  7.0576

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3976 

  slack (with derating applied) (MET)                                                                     8.9576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3552 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0821 &   3.8186 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1965   0.9500            0.9782 &   4.7968 r
  mprj/o_q[152] (net)                                    1   0.0081 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1965   0.9500   0.0000   0.0001 &   4.7969 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4538   0.9500            1.0116 &   5.8085 r
  mprj/o_q_dly[152] (net)                                2   0.0235 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4538   0.9500   0.0000   0.0004 &   5.8089 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3321   0.9500            3.4146 &   9.2236 r
  mprj/io_oeb[15] (net)                                  1   0.3719 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.2236 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -4.0206   6.3463   0.9500  -2.2148  -2.1648 &   7.0588 r
  data arrival time                                                                                                  7.0588

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6048 

  slack (with derating applied) (MET)                                                                     8.9588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5636 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2166 &   3.9531 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3076   0.9500            0.9724 &   4.9255 f
  mprj/o_q[61] (net)                                     2   0.0265 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0365   0.3076   0.9500  -0.0045  -0.0041 &   4.9214 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2550   0.9500            1.0290 &   5.9503 f
  mprj/o_q_dly[61] (net)                                 1   0.0090 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0047   0.2550   0.9500  -0.0009  -0.0009 &   5.9495 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6833   0.9500            2.2144 &   8.1639 f
  mprj/la_data_out[29] (net)                             1   0.3614 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1639 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -2.0722   3.7014   0.9500  -1.1869  -1.0963 &   7.0676 f
  data arrival time                                                                                                  7.0676

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4977 

  slack (with derating applied) (MET)                                                                     8.9676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4652 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8517 &   3.5882 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1766   0.9500            0.8823 &   4.4705 f
  mprj/o_q[35] (net)                                     2   0.0117 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0320   0.1766   0.9500  -0.0039  -0.0039 &   4.4666 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4134   0.9500            1.1222 &   5.5889 f
  mprj/o_q_dly[35] (net)                                 2   0.0262 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0500   0.4134   0.9500  -0.0061  -0.0060 &   5.5829 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8858   0.9500            1.8371 &   7.4199 f
  mprj/la_data_out[3] (net)                              1   0.2827 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.4199 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.7620   2.9005   0.9500  -0.4465  -0.3485 &   7.0714 f
  data arrival time                                                                                                  7.0714

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4204 

  slack (with derating applied) (MET)                                                                     8.9714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3918 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6525 &   3.3890 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1707   0.9500            0.8780 &   4.2670 f
  mprj/o_q[21] (net)                                     2   0.0110 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1707   0.9500   0.0000   0.0001 &   4.2672 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3090   0.9500            1.0322 &   5.2993 f
  mprj/o_q_dly[21] (net)                                 2   0.0148 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0573   0.3090   0.9500  -0.0069  -0.0071 &   5.2923 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6437   0.9500            1.6632 &   6.9555 f
  mprj/wbs_dat_o[21] (net)                               1   0.2575 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9555 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1147   2.6629   0.9500  -0.0094   0.1162 &   7.0717 f
  data arrival time                                                                                                  7.0717

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3741 

  slack (with derating applied) (MET)                                                                     8.9717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3458 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0802 &   3.8167 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1875   0.9500            0.8903 &   4.7070 f
  mprj/o_q[155] (net)                                    2   0.0130 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0475   0.1875   0.9500  -0.0058  -0.0060 &   4.7010 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5031   0.9500            1.1982 &   5.8992 f
  mprj/o_q_dly[155] (net)                                2   0.0363 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1310   0.5031   0.9500  -0.0669  -0.0693 &   5.8299 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6098   0.9500            1.2051 &   7.0349 f
  mprj/io_oeb[18] (net)                                  1   0.1562 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0349 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.6128   0.9500   0.0000   0.0372 &   7.0722 f
  data arrival time                                                                                                  7.0722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3801 

  slack (with derating applied) (MET)                                                                     8.9722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3522 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7475 &   3.4840 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1256   0.9500            0.8433 &   4.3273 f
  mprj/o_q[29] (net)                                     1   0.0060 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1256   0.9500   0.0000   0.0001 &   4.3273 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4414   0.9500            1.1286 &   5.4560 f
  mprj/o_q_dly[29] (net)                                 2   0.0294 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1709   0.4414   0.9500  -0.0839  -0.0875 &   5.3684 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6225   0.9500            1.6985 &   7.0670 f
  mprj/wbs_dat_o[29] (net)                               1   0.2559 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0670 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.2819   2.6388   0.9500  -0.0959   0.0157 &   7.0827 f
  data arrival time                                                                                                  7.0827

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3919 

  slack (with derating applied) (MET)                                                                     8.9827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3746 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0910 &   3.8275 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1122   0.9500            0.8325 &   4.6600 f
  mprj/o_q[41] (net)                                     1   0.0046 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1122   0.9500   0.0000   0.0001 &   4.6601 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3624   0.9500            1.0615 &   5.7216 f
  mprj/o_q_dly[41] (net)                                 2   0.0205 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0091   0.3624   0.9500  -0.0011  -0.0009 &   5.7207 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8470   0.9500            1.8048 &   7.5254 f
  mprj/la_data_out[9] (net)                              1   0.2790 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.5254 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.8737   2.8606   0.9500  -0.5275  -0.4400 &   7.0854 f
  data arrival time                                                                                                  7.0854

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4288 

  slack (with derating applied) (MET)                                                                     8.9854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4142 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9777 &   3.7142 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2004   0.9500            0.8998 &   4.6139 f
  mprj/o_q[46] (net)                                     2   0.0144 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0180   0.2004   0.9500  -0.0015  -0.0014 &   4.6125 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2163   0.9500            0.9572 &   5.5697 f
  mprj/o_q_dly[46] (net)                                 1   0.0056 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2163   0.9500   0.0000   0.0001 &   5.5697 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5972   0.9500            1.6201 &   7.1898 f
  mprj/la_data_out[14] (net)                             1   0.2536 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1898 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.2767   2.6123   0.9500  -0.1863  -0.0853 &   7.1045 f
  data arrival time                                                                                                  7.1045

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (MET)                                                                     9.0045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3984 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4029 &   3.1394 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1072   0.9500            0.8285 &   3.9679 f
  mprj/o_q[101] (net)                                    1   0.0041 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1072   0.9500   0.0000   0.0000 &   3.9679 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4794   0.9500            1.1542 &   5.1221 f
  mprj/o_q_dly[101] (net)                                2   0.0337 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0439   0.4794   0.9500  -0.0043  -0.0036 &   5.1185 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2297   0.9500            3.0515 &   8.1700 f
  mprj/io_out[2] (net)                                   1   0.5110 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.1700 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -2.2191   5.2754   0.9500  -1.2921  -1.0406 &   7.1294 f
  data arrival time                                                                                                  7.1294

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5119 

  slack (with derating applied) (MET)                                                                     9.0294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5413 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7417 &   3.4782 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2051   0.9500            0.9032 &   4.3814 f
  mprj/o_q[27] (net)                                     2   0.0150 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0329   0.2051   0.9500  -0.0036  -0.0036 &   4.3778 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4867   0.9500            1.1910 &   5.5688 f
  mprj/o_q_dly[27] (net)                                 2   0.0345 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1107   0.4867   0.9500  -0.0570  -0.0591 &   5.5097 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3036   0.9500            2.0811 &   7.5908 f
  mprj/wbs_dat_o[27] (net)                               1   0.3241 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.5908 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.8818   3.3194   0.9500  -0.5593  -0.4484 &   7.1424 f
  data arrival time                                                                                                  7.1424

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4414 

  slack (with derating applied) (MET)                                                                     9.0424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4838 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6900 &   3.4265 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1671   0.9500            0.8753 &   4.3018 f
  mprj/o_q[22] (net)                                     2   0.0106 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1671   0.9500   0.0000   0.0001 &   4.3019 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3235   0.9500            1.0440 &   5.3459 f
  mprj/o_q_dly[22] (net)                                 2   0.0163 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0518   0.3235   0.9500  -0.0074  -0.0075 &   5.3384 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7033   0.9500            1.7077 &   7.0460 f
  mprj/wbs_dat_o[22] (net)                               1   0.2641 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0460 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1399   2.7198   0.9500  -0.0115   0.1118 &   7.1578 f
  data arrival time                                                                                                  7.1578

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (MET)                                                                     9.0578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4367 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4368 &   3.1733 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1130   0.9500            0.8332 &   4.0064 f
  mprj/o_q[102] (net)                                    1   0.0047 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1130   0.9500   0.0000   0.0000 &   4.0065 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4644   0.9500            1.1437 &   5.1502 f
  mprj/o_q_dly[102] (net)                                2   0.0320 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0293   0.4644   0.9500  -0.0024  -0.0017 &   5.1485 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6756   0.9500            2.7560 &   7.9045 f
  mprj/io_out[3] (net)                                   1   0.4565 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9045 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -1.7598   4.7183   0.9500  -0.9719  -0.7378 &   7.1667 f
  data arrival time                                                                                                  7.1667

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4799 

  slack (with derating applied) (MET)                                                                     9.0667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5466 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.3671 &   3.1036 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1132   0.9500            0.8333 &   3.9369 f
  mprj/o_q[138] (net)                                    1   0.0047 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1132   0.9500   0.0000   0.0001 &   3.9369 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4218   0.9500            1.1096 &   5.0465 f
  mprj/o_q_dly[138] (net)                                2   0.0272 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0903   0.4218   0.9500  -0.0094  -0.0093 &   5.0373 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2698   0.9500            3.0554 &   8.0927 f
  mprj/io_oeb[1] (net)                                   1   0.5149 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.0927 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -2.0340   5.3176   0.9500  -1.1882  -0.9228 &   7.1699 f
  data arrival time                                                                                                  7.1699

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5036 

  slack (with derating applied) (MET)                                                                     9.0699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5736 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0810 &   3.8175 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2167   0.9500            0.9118 &   4.7293 f
  mprj/o_q[154] (net)                                    2   0.0163 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2167   0.9500   0.0000   0.0002 &   4.7295 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3943   0.9500            1.1204 &   5.8499 f
  mprj/o_q_dly[154] (net)                                2   0.0241 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0503   0.3943   0.9500  -0.0052  -0.0050 &   5.8449 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8196   0.9500            1.2745 &   7.1194 f
  mprj/io_oeb[17] (net)                                  1   0.1784 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1194 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.8253   0.9500   0.0000   0.0557 &   7.1751 f
  data arrival time                                                                                                  7.1751

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3784 

  slack (with derating applied) (MET)                                                                     9.0751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4535 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4047 &   3.1412 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1776   0.9500            0.8830 &   4.0242 f
  mprj/o_q[2] (net)                                      2   0.0118 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0141   0.1776   0.9500  -0.0015  -0.0014 &   4.0228 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3344   0.9500            1.0573 &   5.0800 f
  mprj/o_q_dly[2] (net)                                  2   0.0174 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1076   0.3344   0.9500  -0.0231  -0.0240 &   5.0560 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2266   0.9500            1.9799 &   7.0359 f
  mprj/wbs_dat_o[2] (net)                                1   0.3150 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.0359 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.2017   3.2506   0.9500  -0.0166   0.1463 &   7.1821 f
  data arrival time                                                                                                  7.1821

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3825 

  slack (with derating applied) (MET)                                                                     9.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4647 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4047 &   3.1412 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1976   0.9500            0.8978 &   4.0389 f
  mprj/o_q[11] (net)                                     2   0.0141 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0152   0.1976   0.9500  -0.0013  -0.0012 &   4.0378 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4119   0.9500            1.1281 &   5.1659 f
  mprj/o_q_dly[11] (net)                                 2   0.0260 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1544   0.4119   0.9500  -0.0665  -0.0694 &   5.0966 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1441   0.9500            1.9572 &   7.0538 f
  mprj/wbs_dat_o[11] (net)                               1   0.3068 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0538 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.1880   3.1670   0.9500  -0.0178   0.1357 &   7.1894 f
  data arrival time                                                                                                  7.1894

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3876 

  slack (with derating applied) (MET)                                                                     9.0894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4770 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7291 &   3.4656 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1955   0.9500            0.8962 &   4.3617 f
  mprj/o_q[28] (net)                                     2   0.0139 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0205   0.1955   0.9500  -0.0031  -0.0032 &   4.3586 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4534   0.9500            1.1608 &   5.5194 f
  mprj/o_q_dly[28] (net)                                 2   0.0307 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1275   0.4534   0.9500  -0.0671  -0.0699 &   5.4495 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0816   0.9500            1.9631 &   7.4126 f
  mprj/wbs_dat_o[28] (net)                               1   0.3027 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.4126 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.5439   3.0946   0.9500  -0.3154  -0.2075 &   7.2051 f
  data arrival time                                                                                                  7.2051

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4200 

  slack (with derating applied) (MET)                                                                     9.1051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5251 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0993 &   3.8358 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1315   0.9500            0.8480 &   4.6838 f
  mprj/o_q[45] (net)                                     1   0.0067 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1315   0.9500   0.0000   0.0001 &   4.6839 f
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3471   0.9500            1.0539 &   5.7378 f
  mprj/o_q_dly[45] (net)                                 2   0.0188 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1208   0.3471   0.9500  -0.0540  -0.0564 &   5.6813 f
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4737   0.9500            1.5968 &   7.2782 f
  mprj/la_data_out[13] (net)                             1   0.2416 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2782 f
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -0.2630   2.4873   0.9500  -0.1551  -0.0603 &   7.2179 f
  data arrival time                                                                                                  7.2179

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4021 

  slack (with derating applied) (MET)                                                                     9.1179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5199 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0974 &   3.8339 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1249   0.9500            0.8427 &   4.6766 f
  mprj/o_q[40] (net)                                     1   0.0060 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1249   0.9500   0.0000   0.0001 &   4.6767 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4116   0.9500            1.1045 &   5.7812 f
  mprj/o_q_dly[40] (net)                                 2   0.0260 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1157   0.4116   0.9500  -0.0515  -0.0537 &   5.7274 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8720   0.9500            1.8283 &   7.5557 f
  mprj/la_data_out[8] (net)                              1   0.2810 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.5557 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.7212   2.8872   0.9500  -0.4179  -0.3204 &   7.2353 f
  data arrival time                                                                                                  7.2353

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4304 

  slack (with derating applied) (MET)                                                                     9.1353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5657 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0805 &   3.8170 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1948   0.9500            0.8956 &   4.7127 f
  mprj/o_q[116] (net)                                    2   0.0138 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1948   0.9500   0.0000   0.0002 &   4.7128 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4395   0.9500            1.1494 &   5.8622 f
  mprj/o_q_dly[116] (net)                                2   0.0291 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0793   0.4395   0.9500  -0.0092  -0.0090 &   5.8533 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1912   0.9500            1.4902 &   7.3434 f
  mprj/io_out[17] (net)                                  1   0.2148 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3434 f
  io_out[17] (net) 
  io_out[17] (out)                                                   -0.2721   2.1981   0.9500  -0.1634  -0.1031 &   7.2404 f
  data arrival time                                                                                                  7.2404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3994 

  slack (with derating applied) (MET)                                                                     9.1404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5398 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2965 &   4.0330 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2698   0.9500            0.9482 &   4.9812 f
  mprj/o_q[63] (net)                                     2   0.0223 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1081   0.2698   0.9500  -0.0389  -0.0404 &   4.9409 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3194   0.9500            1.0746 &   6.0155 f
  mprj/o_q_dly[63] (net)                                 2   0.0158 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3194   0.9500   0.0000   0.0002 &   6.0157 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7190   0.9500            2.2513 &   8.2670 f
  mprj/la_data_out[31] (net)                             1   0.3646 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2670 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -1.9305   3.7381   0.9500  -1.1248  -1.0265 &   7.2405 f
  data arrival time                                                                                                  7.2405

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5038 

  slack (with derating applied) (MET)                                                                     9.1405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6443 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7441 &   3.4805 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2101   0.9500            0.9070 &   4.3875 f
  mprj/o_q[26] (net)                                     2   0.0156 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2101   0.9500   0.0000   0.0002 &   4.3877 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4135   0.9500            1.1337 &   5.5214 f
  mprj/o_q_dly[26] (net)                                 2   0.0262 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4135   0.9500   0.0000   0.0006 &   5.5220 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9314   0.9500            1.8649 &   7.3869 f
  mprj/wbs_dat_o[26] (net)                               1   0.2875 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3869 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.3791   2.9457   0.9500  -0.2222  -0.1094 &   7.2775 f
  data arrival time                                                                                                  7.2775

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (MET)                                                                     9.1775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5841 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8702 &   3.6066 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1832   0.9500            0.8872 &   4.4938 f
  mprj/o_q[36] (net)                                     2   0.0125 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1832   0.9500   0.0000   0.0002 &   4.4940 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4144   0.9500            1.1253 &   5.6193 f
  mprj/o_q_dly[36] (net)                                 2   0.0263 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0963   0.4144   0.9500  -0.0255  -0.0263 &   5.5930 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7399   0.9500            1.7607 &   7.3536 f
  mprj/la_data_out[4] (net)                              1   0.2683 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.3536 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.3078   2.7538   0.9500  -0.1809  -0.0760 &   7.2776 f
  data arrival time                                                                                                  7.2776

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4049 

  slack (with derating applied) (MET)                                                                     9.1776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5826 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1120 &   3.8485 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1693   0.9500            0.8770 &   4.7255 f
  mprj/o_q[38] (net)                                     2   0.0109 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0196   0.1693   0.9500  -0.0020  -0.0020 &   4.7235 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3686   0.9500            1.0837 &   5.8072 f
  mprj/o_q_dly[38] (net)                                 2   0.0211 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3686   0.9500   0.0000   0.0003 &   5.8075 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9642   0.9500            1.8620 &   7.6696 f
  mprj/la_data_out[6] (net)                              1   0.2899 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.6696 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.8481   2.9806   0.9500  -0.4874  -0.3857 &   7.2839 f
  data arrival time                                                                                                  7.2839

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4351 

  slack (with derating applied) (MET)                                                                     9.1839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6190 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2360 &   3.9725 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1019   0.9500            0.8242 &   4.7967 f
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1019   0.9500   0.0000   0.0000 &   4.7967 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3212   0.9500            1.0225 &   5.8192 f
  mprj/o_q_dly[54] (net)                                 2   0.0161 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3212   0.9500   0.0000   0.0002 &   5.8194 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3789   0.9500            1.5434 &   7.3628 f
  mprj/la_data_out[22] (net)                             1   0.2327 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3628 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.2263   2.3905   0.9500  -0.1373  -0.0512 &   7.3116 f
  data arrival time                                                                                                  7.3116

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3995 

  slack (with derating applied) (MET)                                                                     9.2116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6111 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3023 &   4.0388 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4414   0.9500            1.1138 &   5.1525 r
  mprj/o_q[64] (net)                                     2   0.0235 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1829   0.4414   0.9500  -0.0932  -0.0974 &   5.0551 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2669   0.9500            0.9219 &   5.9770 r
  mprj/o_q_dly[64] (net)                                 1   0.0115 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0793   0.2669   0.9500  -0.0095  -0.0098 &   5.9672 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0780   0.9500            3.3034 &   9.2707 r
  mprj/la_data_out[32] (net)                             1   0.3557 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.2707 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -3.5260   6.0869   0.9500  -1.9885  -1.9525 &   7.3181 r
  data arrival time                                                                                                  7.3181

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6055 

  slack (with derating applied) (MET)                                                                     9.2181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8236 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0818 &   3.8183 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1330   0.9500            0.8493 &   4.6676 f
  mprj/o_q[153] (net)                                    1   0.0068 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1330   0.9500   0.0000   0.0001 &   4.6676 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4758   0.9500            1.1583 &   5.8260 f
  mprj/o_q_dly[153] (net)                                2   0.0332 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1394   0.4758   0.9500  -0.0554  -0.0574 &   5.7685 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1852   0.9500            1.4857 &   7.2542 f
  mprj/io_oeb[16] (net)                                  1   0.2135 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2542 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.1074   2.1946   0.9500  -0.0088   0.0719 &   7.3261 f
  data arrival time                                                                                                  7.3261

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3925 

  slack (with derating applied) (MET)                                                                     9.2261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6186 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3547 &   4.0912 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2069   0.9500            0.9046 &   4.9958 f
  mprj/o_q[160] (net)                                    2   0.0152 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0418   0.2069   0.9500  -0.0046  -0.0047 &   4.9911 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4207   0.9500            1.1384 &   6.1295 f
  mprj/o_q_dly[160] (net)                                2   0.0270 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0441   0.4207   0.9500  -0.0041  -0.0038 &   6.1257 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8332   0.9500            2.8675 &   8.9932 f
  mprj/io_oeb[23] (net)                                  1   0.4744 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.9932 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -3.1141   4.8581   0.9500  -1.7910  -1.6608 &   7.3324 f
  data arrival time                                                                                                  7.3324

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5755 

  slack (with derating applied) (MET)                                                                     9.2324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8079 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5404 &   3.2769 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1515   0.9500            0.8639 &   4.1408 f
  mprj/o_q[141] (net)                                    1   0.0088 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0243   0.1515   0.9500  -0.0027  -0.0027 &   4.1381 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4656   0.9500            1.1558 &   5.2939 f
  mprj/o_q_dly[141] (net)                                2   0.0321 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0226   0.4656   0.9500  -0.0018  -0.0012 &   5.2927 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6742   0.9500            2.7821 &   8.0747 f
  mprj/io_oeb[4] (net)                                   1   0.4577 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.0747 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -1.5592   4.7068   0.9500  -0.9441  -0.7412 &   7.3336 f
  data arrival time                                                                                                  7.3336

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4860 

  slack (with derating applied) (MET)                                                                     9.2336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7196 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2360 &   3.9725 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1221   0.9500            0.8405 &   4.8130 f
  mprj/o_q[55] (net)                                     1   0.0057 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1221   0.9500   0.0000   0.0001 &   4.8130 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3883   0.9500            1.0850 &   5.8980 f
  mprj/o_q_dly[55] (net)                                 2   0.0234 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1690   0.3883   0.9500  -0.0767  -0.0801 &   5.8179 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3858   0.9500            1.5665 &   7.3844 f
  mprj/la_data_out[23] (net)                             1   0.2334 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3844 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.2103   2.3974   0.9500  -0.1336  -0.0470 &   7.3374 f
  data arrival time                                                                                                  7.3374

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4085 

  slack (with derating applied) (MET)                                                                     9.2374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6459 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2773 &   4.0138 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1499   0.9500            0.8627 &   4.8765 f
  mprj/o_q[56] (net)                                     2   0.0086 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1499   0.9500   0.0000   0.0001 &   4.8766 f
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4186   0.9500            1.1174 &   5.9940 f
  mprj/o_q_dly[56] (net)                                 2   0.0268 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2799   0.4186   0.9500  -0.1540  -0.1613 &   5.8327 f
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3637   0.9500            1.5619 &   7.3946 f
  mprj/la_data_out[24] (net)                             1   0.2311 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3946 f
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -0.2161   2.3754   0.9500  -0.1367  -0.0502 &   7.3444 f
  data arrival time                                                                                                  7.3444

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4173 

  slack (with derating applied) (MET)                                                                     9.2444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6618 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0346 &   3.7711 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1882   0.9500            0.8909 &   4.6620 f
  mprj/o_q[52] (net)                                     2   0.0130 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1882   0.9500   0.0000   0.0002 &   4.6622 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4143   0.9500            1.1270 &   5.7891 f
  mprj/o_q_dly[52] (net)                                 2   0.0263 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0301   0.4143   0.9500  -0.0025  -0.0020 &   5.7871 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2801   0.9500            1.5171 &   7.3042 f
  mprj/la_data_out[20] (net)                             1   0.2229 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3042 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.1022   2.2913   0.9500  -0.0311   0.0561 &   7.3603 f
  data arrival time                                                                                                  7.3603

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3911 

  slack (with derating applied) (MET)                                                                     9.2603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6514 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4991 &   3.2355 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1121   0.9500            0.8324 &   4.0680 f
  mprj/o_q[103] (net)                                    1   0.0046 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1121   0.9500   0.0000   0.0000 &   4.0680 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4341   0.9500            1.1191 &   5.1871 f
  mprj/o_q_dly[103] (net)                                2   0.0285 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0311   0.4341   0.9500  -0.0026  -0.0020 &   5.1851 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4278   0.9500            2.6312 &   7.8163 f
  mprj/io_out[4] (net)                                   1   0.4329 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8163 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -1.1363   4.4621   0.9500  -0.6660  -0.4555 &   7.3608 f
  data arrival time                                                                                                  7.3608

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4580 

  slack (with derating applied) (MET)                                                                     9.2608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7188 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2772 &   4.0137 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4734   0.9500            1.1308 &   5.1445 r
  mprj/o_q[58] (net)                                     2   0.0255 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0925   0.4734   0.9500  -0.0105  -0.0104 &   5.1341 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1863   0.9500            0.8732 &   6.0073 r
  mprj/o_q_dly[58] (net)                                 1   0.0062 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1863   0.9500   0.0000   0.0001 &   6.0074 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2911   0.9500            3.4044 &   9.4118 r
  mprj/la_data_out[26] (net)                             1   0.3684 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.4118 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -3.7364   6.3012   0.9500  -2.0838  -2.0449 &   7.3669 r
  data arrival time                                                                                                  7.3669

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6084 

  slack (with derating applied) (MET)                                                                     9.2669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8753 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.6780 &   3.4145 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2700   0.9500            0.9484 &   4.3629 f
  mprj/o_q[106] (net)                                    2   0.0223 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0547   0.2700   0.9500  -0.0077  -0.0077 &   4.3552 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4806   0.9500            1.2082 &   5.5634 f
  mprj/o_q_dly[106] (net)                                2   0.0338 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0473   0.4806   0.9500  -0.0252  -0.0258 &   5.5376 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8460   0.9500            2.3558 &   7.8933 f
  mprj/io_out[7] (net)                                   1   0.3767 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8933 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -1.0595   3.8683   0.9500  -0.6767  -0.5262 &   7.3671 f
  data arrival time                                                                                                  7.3671

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (MET)                                                                     9.2671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7297 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2522 &   3.9887 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1204   0.9500            0.8391 &   4.8278 f
  mprj/o_q[57] (net)                                     1   0.0055 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1204   0.9500   0.0000   0.0001 &   4.8279 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4436   0.9500            1.1290 &   5.9568 f
  mprj/o_q_dly[57] (net)                                 2   0.0296 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2403   0.4436   0.9500  -0.1333  -0.1394 &   5.8174 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3991   0.9500            1.5896 &   7.4071 f
  mprj/la_data_out[25] (net)                             1   0.2348 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4071 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.2068   2.4107   0.9500  -0.1269  -0.0399 &   7.3672 f
  data arrival time                                                                                                  7.3672

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (MET)                                                                     9.2672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6825 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1177 &   3.8542 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1457   0.9500            0.8595 &   4.7137 f
  mprj/o_q[39] (net)                                     1   0.0082 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0398   0.1457   0.9500  -0.0052  -0.0054 &   4.7083 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3947   0.9500            1.0967 &   5.8051 f
  mprj/o_q_dly[39] (net)                                 2   0.0241 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0084   0.3947   0.9500  -0.0007  -0.0003 &   5.8047 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8172   0.9500            1.7925 &   7.5973 f
  mprj/la_data_out[7] (net)                              1   0.2755 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.5973 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.5590   2.8324   0.9500  -0.3265  -0.2250 &   7.3722 f
  data arrival time                                                                                                  7.3722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (MET)                                                                     9.2722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6954 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0816 &   3.8181 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1814   0.9500            0.8858 &   4.7040 f
  mprj/o_q[120] (net)                                    2   0.0123 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1814   0.9500   0.0000   0.0002 &   4.7041 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4371   0.9500            1.1429 &   5.8470 f
  mprj/o_q_dly[120] (net)                                2   0.0289 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1063   0.4371   0.9500  -0.0136  -0.0137 &   5.8333 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1539   0.9500            1.4542 &   7.2875 f
  mprj/io_out[21] (net)                                  1   0.2103 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2875 f
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   2.1648   0.9500   0.0000   0.0848 &   7.3724 f
  data arrival time                                                                                                  7.3724

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3896 

  slack (with derating applied) (MET)                                                                     9.2724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6620 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6780 &   3.4145 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1908   0.9500            0.8927 &   4.3072 f
  mprj/o_q[17] (net)                                     2   0.0133 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0502   0.1908   0.9500  -0.0062  -0.0063 &   4.3009 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3733   0.9500            1.0947 &   5.3956 f
  mprj/o_q_dly[17] (net)                                 2   0.0217 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0313   0.3733   0.9500  -0.0106  -0.0108 &   5.3848 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1182   0.9500            1.9408 &   7.3256 f
  mprj/wbs_dat_o[17] (net)                               1   0.3048 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3256 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.2227   3.1378   0.9500  -0.0917   0.0472 &   7.3727 f
  data arrival time                                                                                                  7.3727

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3996 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3996 

  slack (with derating applied) (MET)                                                                     9.2727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6724 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0784 &   3.8148 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1246   0.9500            0.8425 &   4.6573 f
  mprj/o_q[43] (net)                                     1   0.0059 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1246   0.9500   0.0000   0.0000 &   4.6574 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3760   0.9500            1.0758 &   5.7332 f
  mprj/o_q_dly[43] (net)                                 2   0.0220 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1213   0.3760   0.9500  -0.0390  -0.0406 &   5.6926 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4662   0.9500            1.6031 &   7.2957 f
  mprj/la_data_out[11] (net)                             1   0.2412 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2957 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.2044   2.4790   0.9500  -0.0168   0.0830 &   7.3787 f
  data arrival time                                                                                                  7.3787

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3944 

  slack (with derating applied) (MET)                                                                     9.2787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6731 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3603 &   4.0968 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4872   0.9500            1.1382 &   5.2349 r
  mprj/o_q[66] (net)                                     2   0.0263 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1580   0.4872   0.9500  -0.0583  -0.0606 &   5.1743 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2224   0.9500            0.8973 &   6.0716 r
  mprj/o_q_dly[66] (net)                                 1   0.0086 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0270   0.2224   0.9500  -0.0066  -0.0069 &   6.0648 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2678   0.9500            3.3995 &   9.4643 r
  mprj/la_data_out[34] (net)                             1   0.3671 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.4643 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -3.7454   6.2771   0.9500  -2.1193  -2.0853 &   7.3790 r
  data arrival time                                                                                                  7.3790

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6185 

  slack (with derating applied) (MET)                                                                     9.2790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8974 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7445 &   3.4810 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2298   0.9500            0.9214 &   4.4023 f
  mprj/o_q[25] (net)                                     2   0.0178 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1125   0.2298   0.9500  -0.0347  -0.0362 &   4.3661 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4551   0.9500            1.1739 &   5.5401 f
  mprj/o_q_dly[25] (net)                                 2   0.0309 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0489   0.4551   0.9500  -0.0054  -0.0050 &   5.5351 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6818   0.9500            1.7351 &   7.2702 f
  mprj/wbs_dat_o[25] (net)                               1   0.2620 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2702 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1363   2.6978   0.9500  -0.0112   0.1088 &   7.3790 f
  data arrival time                                                                                                  7.3790

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (MET)                                                                     9.2790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6730 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0819 &   3.8184 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1192   0.9500            0.8381 &   4.6565 f
  mprj/o_q[115] (net)                                    1   0.0054 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1192   0.9500   0.0000   0.0000 &   4.6566 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4443   0.9500            1.1293 &   5.7858 f
  mprj/o_q_dly[115] (net)                                2   0.0297 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0521   0.4443   0.9500  -0.0054  -0.0050 &   5.7808 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5516   0.9500            1.6813 &   7.4621 f
  mprj/io_out[16] (net)                                  1   0.2504 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4621 f
  io_out[16] (net) 
  io_out[16] (out)                                                   -0.3035   2.5610   0.9500  -0.1408  -0.0575 &   7.4046 f
  data arrival time                                                                                                  7.4046

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3046

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4053 

  slack (with derating applied) (MET)                                                                     9.3046 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7099 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4067 &   3.1432 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1009   0.9500            0.8234 &   3.9666 f
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1009   0.9500   0.0000   0.0000 &   3.9666 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5187   0.9500            1.1830 &   5.1497 f
  mprj/o_q_dly[140] (net)                                2   0.0381 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1819   0.5187   0.9500  -0.0786  -0.0815 &   5.0681 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1368   0.9500            2.4832 &   7.5514 f
  mprj/io_oeb[3] (net)                                   1   0.4030 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5514 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.5860   4.1778   0.9500  -0.3802  -0.1464 &   7.4050 f
  data arrival time                                                                                                  7.4050

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4382 

  slack (with derating applied) (MET)                                                                     9.3050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7432 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3493 &   4.0858 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5349   0.9500            1.1635 &   5.2493 r
  mprj/o_q[65] (net)                                     2   0.0293 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0219   0.5349   0.9500  -0.0032  -0.0026 &   5.2467 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1807   0.9500            0.8714 &   6.1181 r
  mprj/o_q_dly[65] (net)                                 1   0.0058 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0140   0.1807   0.9500  -0.0017  -0.0017 &   6.1164 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2788   0.9500            3.4024 &   9.5188 r
  mprj/la_data_out[33] (net)                             1   0.3680 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.5188 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -3.7642   6.2882   0.9500  -2.1314  -2.0977 &   7.4211 r
  data arrival time                                                                                                  7.4211

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6156 

  slack (with derating applied) (MET)                                                                     9.3211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9367 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3621 &   4.0985 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1478   0.9500            0.8611 &   4.9597 f
  mprj/o_q[126] (net)                                    1   0.0084 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1478   0.9500   0.0000   0.0001 &   4.9598 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4458   0.9500            1.1385 &   6.0983 f
  mprj/o_q_dly[126] (net)                                2   0.0298 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0290   0.4458   0.9500  -0.0027  -0.0021 &   6.0962 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7417   0.9500            2.3182 &   8.4144 f
  mprj/io_out[27] (net)                                  1   0.3682 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.4144 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.6737   3.7554   0.9500  -1.0479  -0.9574 &   7.4570 f
  data arrival time                                                                                                  7.4570

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5033 

  slack (with derating applied) (MET)                                                                     9.3570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8602 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0348 &   3.7713 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2875   0.9500            0.9596 &   4.7308 f
  mprj/o_q[158] (net)                                    2   0.0243 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2875   0.9500   0.0000   0.0006 &   4.7314 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4262   0.9500            1.1702 &   5.9016 f
  mprj/o_q_dly[158] (net)                                2   0.0277 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4262   0.9500   0.0000   0.0006 &   5.9022 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2219   0.9500            1.4847 &   7.3869 f
  mprj/io_oeb[21] (net)                                  1   0.2168 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3869 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.2333   0.9500   0.0000   0.0901 &   7.4770 f
  data arrival time                                                                                                  7.4770

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3937 

  slack (with derating applied) (MET)                                                                     9.3770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7707 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3661 &   4.1026 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1899   0.9500            0.8921 &   4.9947 f
  mprj/o_q[123] (net)                                    2   0.0132 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0121   0.1899   0.9500  -0.0012  -0.0011 &   4.9936 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5043   0.9500            1.1999 &   6.1935 f
  mprj/o_q_dly[123] (net)                                2   0.0364 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1141   0.5043   0.9500  -0.0605  -0.0627 &   6.1308 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4771   0.9500            2.6922 &   8.8230 f
  mprj/io_out[24] (net)                                  1   0.4384 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.8230 f
  io_out[24] (net) 
  io_out[24] (out)                                                   -2.4131   4.5045   0.9500  -1.4534  -1.3161 &   7.5069 f
  data arrival time                                                                                                  7.5069

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5548 

  slack (with derating applied) (MET)                                                                     9.4069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9617 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3477 &   4.0842 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2950   0.9500            0.9643 &   5.0485 f
  mprj/o_q[73] (net)                                     2   0.0251 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1275   0.2950   0.9500  -0.0534  -0.0556 &   4.9929 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3159   0.9500            1.0799 &   6.0728 f
  mprj/o_q_dly[73] (net)                                 2   0.0155 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0092   0.3159   0.9500  -0.0010  -0.0008 &   6.0719 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6568   0.9500            2.2214 &   8.2933 f
  mprj/la_data_out[41] (net)                             1   0.3590 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2933 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -1.3986   3.6738   0.9500  -0.8709  -0.7632 &   7.5301 f
  data arrival time                                                                                                  7.5301

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4939 

  slack (with derating applied) (MET)                                                                     9.4301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9240 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0350 &   3.7715 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1752   0.9500            0.8813 &   4.6528 f
  mprj/o_q[113] (net)                                    2   0.0115 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0177   0.1752   0.9500  -0.0016  -0.0016 &   4.6512 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3885   0.9500            1.1017 &   5.7530 f
  mprj/o_q_dly[113] (net)                                2   0.0234 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3885   0.9500   0.0000   0.0005 &   5.7534 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5964   0.9500            1.6702 &   7.4237 f
  mprj/io_out[14] (net)                                  1   0.2535 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4237 f
  io_out[14] (net) 
  io_out[14] (out)                                                   -0.0738   2.6118   0.9500  -0.0061   0.1097 &   7.5334 f
  data arrival time                                                                                                  7.5334

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3975 

  slack (with derating applied) (MET)                                                                     9.4334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8309 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2358 &   3.9722 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3355   0.9500            0.9901 &   4.9624 f
  mprj/o_q[60] (net)                                     2   0.0295 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1944   0.3355   0.9500  -0.1109  -0.1158 &   4.8466 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2329   0.9500            1.0178 &   5.8644 f
  mprj/o_q_dly[60] (net)                                 1   0.0070 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2329   0.9500   0.0000   0.0001 &   5.8644 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5610   0.9500            1.6106 &   7.4751 f
  mprj/la_data_out[28] (net)                             1   0.2506 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4751 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.0476   2.5744   0.9500  -0.0039   0.1026 &   7.5777 f
  data arrival time                                                                                                  7.5777

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (MET)                                                                     9.4777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8888 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4792 &   4.2157 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2451   0.9500            0.9325 &   5.1482 f
  mprj/o_q[96] (net)                                     2   0.0196 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0637   0.2451   0.9500  -0.0100  -0.0102 &   5.1380 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3028   0.9500            1.0514 &   6.1894 f
  mprj/o_q_dly[96] (net)                                 2   0.0141 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3028   0.9500   0.0000   0.0002 &   6.1896 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2035   0.9500            2.4939 &   8.6835 f
  mprj/irq[0] (net)                                      1   0.4116 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   8.6835 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -2.2241   4.2288   0.9500  -1.2398  -1.1004 &   7.5831 f
  data arrival time                                                                                                  7.5831

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5308 

  slack (with derating applied) (MET)                                                                     9.4831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0140 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3494 &   4.0859 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2015   0.9500            0.9006 &   4.9866 f
  mprj/o_q[122] (net)                                    2   0.0146 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0326   0.2015   0.9500  -0.0041  -0.0041 &   4.9825 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4256   0.9500            1.1405 &   6.1230 f
  mprj/o_q_dly[122] (net)                                2   0.0276 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0441   0.4256   0.9500  -0.0040  -0.0036 &   6.1193 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8424   0.9500            2.3492 &   8.4686 f
  mprj/io_out[23] (net)                                  1   0.3774 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.4686 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -1.7765   3.8620   0.9500  -0.9982  -0.8777 &   7.5909 f
  data arrival time                                                                                                  7.5909

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5056 

  slack (with derating applied) (MET)                                                                     9.4909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9965 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3490 &   4.0855 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3071   0.9500            0.9721 &   5.0576 f
  mprj/o_q[67] (net)                                     2   0.0264 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0403   0.3071   0.9500  -0.0054  -0.0051 &   5.0525 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2097   0.9500            0.9865 &   6.0391 f
  mprj/o_q_dly[67] (net)                                 1   0.0050 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2097   0.9500   0.0000   0.0001 &   6.0391 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5037   0.9500            2.1147 &   8.1538 f
  mprj/la_data_out[35] (net)                             1   0.3442 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1538 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -1.1249   3.5186   0.9500  -0.6498  -0.5444 &   7.6094 f
  data arrival time                                                                                                  7.6094

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (MET)                                                                     9.5094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9791 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3383 &   4.0748 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3471   0.9500            0.9975 &   5.0724 f
  mprj/o_q[70] (net)                                     2   0.0308 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2081   0.3471   0.9500  -0.1193  -0.1246 &   4.9478 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2054   0.9500            0.9961 &   5.9439 f
  mprj/o_q_dly[70] (net)                                 1   0.0047 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2054   0.9500   0.0000   0.0000 &   5.9439 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1460   0.9500            1.9230 &   7.8670 f
  mprj/la_data_out[38] (net)                             1   0.3089 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8670 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.6062   3.1596   0.9500  -0.3559  -0.2474 &   7.6196 f
  data arrival time                                                                                                  7.6196

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4512 

  slack (with derating applied) (MET)                                                                     9.5196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9708 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2317 &   3.9682 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3076   0.9500            0.9724 &   4.9406 f
  mprj/o_q[62] (net)                                     2   0.0265 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0136   0.3076   0.9500  -0.0014  -0.0009 &   4.9396 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3271   0.9500            1.0942 &   6.0338 f
  mprj/o_q_dly[62] (net)                                 2   0.0167 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0905   0.3271   0.9500  -0.0452  -0.0473 &   5.9865 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4230   0.9500            1.5664 &   7.5530 f
  mprj/la_data_out[30] (net)                             1   0.2369 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5530 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.0778   2.4355   0.9500  -0.0064   0.0921 &   7.6451 f
  data arrival time                                                                                                  7.6451

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (MET)                                                                     9.5451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9533 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3491 &   4.0856 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3793   0.9500            1.0181 &   5.1037 f
  mprj/o_q[69] (net)                                     2   0.0343 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2221   0.3794   0.9500  -0.1282  -0.1339 &   4.9699 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1919   0.9500            0.9945 &   5.9644 f
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1919   0.9500   0.0000   0.0000 &   5.9644 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5300   0.9500            1.5749 &   7.5393 f
  mprj/la_data_out[37] (net)                             1   0.2468 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5393 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   2.5452   0.9500   0.0000   0.1130 &   7.6523 f
  data arrival time                                                                                                  7.6523

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4164 

  slack (with derating applied) (MET)                                                                     9.5523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9687 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3491 &   4.0856 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3339   0.9500            0.9892 &   5.0748 f
  mprj/o_q[68] (net)                                     2   0.0293 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1177   0.3339   0.9500  -0.0351  -0.0362 &   5.0385 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2096   0.9500            0.9954 &   6.0340 f
  mprj/o_q_dly[68] (net)                                 1   0.0050 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0358   0.2096   0.9500  -0.0036  -0.0037 &   6.0302 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2403   0.9500            1.9750 &   8.0053 f
  mprj/la_data_out[36] (net)                             1   0.3182 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0053 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.7913   3.2536   0.9500  -0.4565  -0.3513 &   7.6539 f
  data arrival time                                                                                                  7.6539

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4552 

  slack (with derating applied) (MET)                                                                     9.5539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0091 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4840 &   4.2205 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2891   0.9500            0.9605 &   5.1810 f
  mprj/o_q[93] (net)                                     2   0.0244 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0216   0.2891   0.9500  -0.0028  -0.0025 &   5.1785 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2987   0.9500            1.0623 &   6.2408 f
  mprj/o_q_dly[93] (net)                                 2   0.0136 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0645   0.2987   0.9500  -0.0073  -0.0075 &   6.2333 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2003   0.9500            2.5100 &   8.7433 f
  mprj/la_data_out[61] (net)                             1   0.4131 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.7433 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -2.1116   4.2203   0.9500  -1.2017  -1.0759 &   7.6674 f
  data arrival time                                                                                                  7.6674

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5313 

  slack (with derating applied) (MET)                                                                     9.5674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0987 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.2857 &   3.0222 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1977   0.9500            0.8978 &   3.9200 f
  mprj/o_q[137] (net)                                    2   0.0141 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0209   0.1977   0.9500  -0.0019  -0.0018 &   3.9182 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3373   0.9500            1.0666 &   4.9848 f
  mprj/o_q_dly[137] (net)                                2   0.0177 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3373   0.9500   0.0000   0.0003 &   4.9851 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2206   0.9500            2.4030 &   7.3881 f
  mprj/io_oeb[0] (net)                                   1   0.4057 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.3881 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.1854   4.2675   0.9500  -0.0152   0.3100 &   7.6981 f
  data arrival time                                                                                                  7.6981

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4072 

  slack (with derating applied) (MET)                                                                     9.5981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0052 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4706 &   4.2070 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3566   0.9500            1.0036 &   5.2106 f
  mprj/o_q[89] (net)                                     2   0.0318 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2430   0.3566   0.9500  -0.1379  -0.1442 &   5.0665 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4575   0.9500            1.2189 &   6.2854 f
  mprj/o_q_dly[89] (net)                                 2   0.0312 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1245   0.4575   0.9500  -0.0760  -0.0793 &   6.2061 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6553   0.9500            2.2717 &   8.4778 f
  mprj/la_data_out[57] (net)                             1   0.3596 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.4778 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -1.4970   3.6713   0.9500  -0.8776  -0.7693 &   7.7085 f
  data arrival time                                                                                                  7.7085

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5208 

  slack (with derating applied) (MET)                                                                     9.6085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1293 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3477 &   4.0842 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3553   0.9500            1.0028 &   5.0870 f
  mprj/o_q[72] (net)                                     2   0.0317 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1785   0.3553   0.9500  -0.1061  -0.1107 &   4.9762 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2718   0.9500            1.0604 &   6.0366 f
  mprj/o_q_dly[72] (net)                                 2   0.0108 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0610   0.2718   0.9500  -0.0065  -0.0067 &   6.0299 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0435   0.9500            1.8861 &   7.9160 f
  mprj/la_data_out[40] (net)                             1   0.2987 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9160 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.5097   3.0576   0.9500  -0.3152  -0.2057 &   7.7102 f
  data arrival time                                                                                                  7.7102

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4510 

  slack (with derating applied) (MET)                                                                     9.6102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0612 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3638 &   4.1003 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1213   0.9500            0.8398 &   4.9401 f
  mprj/o_q[163] (net)                                    1   0.0056 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1213   0.9500   0.0000   0.0000 &   4.9401 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5309   0.9500            1.1974 &   6.1375 f
  mprj/o_q_dly[163] (net)                                2   0.0395 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1210   0.5309   0.9500  -0.0611  -0.0631 &   6.0744 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8744   0.9500            1.8637 &   7.9382 f
  mprj/io_oeb[26] (net)                                  1   0.2815 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9382 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.5001   2.8885   0.9500  -0.3246  -0.2209 &   7.7173 f
  data arrival time                                                                                                  7.7173

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4470 

  slack (with derating applied) (MET)                                                                     9.6173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0643 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3623 &   4.0987 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1390   0.9500            0.8541 &   4.9528 f
  mprj/o_q[164] (net)                                    1   0.0075 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1390   0.9500   0.0000   0.0001 &   4.9529 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4657   0.9500            1.1519 &   6.1048 f
  mprj/o_q_dly[164] (net)                                2   0.0321 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0422   0.4657   0.9500  -0.0035  -0.0030 &   6.1019 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4800   0.9500            2.1865 &   8.2884 f
  mprj/io_oeb[27] (net)                                  1   0.3425 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.2884 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -1.0928   3.4930   0.9500  -0.6686  -0.5678 &   7.7205 f
  data arrival time                                                                                                  7.7205

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4773 

  slack (with derating applied) (MET)                                                                     9.6205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0978 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4076 &   4.1441 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2942   0.9500            0.9638 &   5.1079 f
  mprj/o_q[74] (net)                                     2   0.0250 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1484   0.2942   0.9500  -0.0795  -0.0830 &   5.0248 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3384   0.9500            1.1000 &   6.1248 f
  mprj/o_q_dly[74] (net)                                 2   0.0179 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1241   0.3384   0.9500  -0.0545  -0.0570 &   6.0678 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2940   0.9500            2.0426 &   8.1104 f
  mprj/la_data_out[42] (net)                             1   0.3236 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1104 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.7762   3.3079   0.9500  -0.4478  -0.3374 &   7.7730 f
  data arrival time                                                                                                  7.7730

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4705 

  slack (with derating applied) (MET)                                                                     9.6730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1435 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3476 &   4.0841 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3906   0.9500            1.0253 &   5.1094 f
  mprj/o_q[71] (net)                                     2   0.0355 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1919   0.3906   0.9500  -0.1127  -0.1175 &   4.9919 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2234   0.9500            1.0279 &   6.0198 f
  mprj/o_q_dly[71] (net)                                 1   0.0062 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0486   0.2234   0.9500  -0.0053  -0.0055 &   6.0143 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7667   0.9500            1.7173 &   7.7316 f
  mprj/la_data_out[39] (net)                             1   0.2706 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7316 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.2787   2.7812   0.9500  -0.0727   0.0422 &   7.7738 f
  data arrival time                                                                                                  7.7738

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4294 

  slack (with derating applied) (MET)                                                                     9.6738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1032 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3831 &   4.1196 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1978   0.9500            0.8979 &   5.0175 f
  mprj/o_q[127] (net)                                    2   0.0142 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1978   0.9500   0.0000   0.0002 &   5.0176 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4215   0.9500            1.1360 &   6.1537 f
  mprj/o_q_dly[127] (net)                                2   0.0271 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0283   0.4215   0.9500  -0.0031  -0.0025 &   6.1511 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0950   0.9500            1.9456 &   8.0968 f
  mprj/io_out[28] (net)                                  1   0.3028 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0968 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.7174   3.1124   0.9500  -0.4337  -0.3144 &   7.7823 f
  data arrival time                                                                                                  7.7823

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4558 

  slack (with derating applied) (MET)                                                                     9.6823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1381 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4176 &   3.1541 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1309   0.9500            0.8476 &   4.0017 f
  mprj/o_q[100] (net)                                    1   0.0066 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1309   0.9500   0.0000   0.0001 &   4.0017 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4685   0.9500            1.1519 &   5.1537 f
  mprj/o_q_dly[100] (net)                                2   0.0324 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4685   0.9500   0.0000   0.0008 &   5.1545 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8799   0.9500            2.8170 &   7.9714 f
  mprj/io_out[1] (net)                                   1   0.4724 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9714 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -0.9091   4.9189   0.9500  -0.4986  -0.1885 &   7.7829 f
  data arrival time                                                                                                  7.7829

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4623 

  slack (with derating applied) (MET)                                                                     9.6829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1452 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4638 &   4.2003 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1867   0.9500            0.8897 &   5.0900 f
  mprj/o_q[79] (net)                                     2   0.0129 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0532   0.1867   0.9500  -0.0072  -0.0074 &   5.0826 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4406   0.9500            1.1475 &   6.2301 f
  mprj/o_q_dly[79] (net)                                 2   0.0293 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1546   0.4406   0.9500  -0.0884  -0.0923 &   6.1379 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9400   0.9500            1.8770 &   8.0149 f
  mprj/la_data_out[47] (net)                             1   0.2883 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0149 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.5609   2.9545   0.9500  -0.3365  -0.2301 &   7.7848 f
  data arrival time                                                                                                  7.7848

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4554 

  slack (with derating applied) (MET)                                                                     9.6848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1402 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3664 &   4.1029 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1103   0.9500            0.8310 &   4.9339 f
  mprj/o_q[114] (net)                                    1   0.0044 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1103   0.9500   0.0000   0.0000 &   4.9339 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4536   0.9500            1.1343 &   6.0682 f
  mprj/o_q_dly[114] (net)                                2   0.0307 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4536   0.9500   0.0000   0.0008 &   6.0690 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4469   0.9500            1.6060 &   7.6750 f
  mprj/io_out[15] (net)                                  1   0.2384 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.6750 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.4628   0.9500   0.0000   0.1098 &   7.7849 f
  data arrival time                                                                                                  7.7849

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (MET)                                                                     9.6849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0948 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4464 &   4.1829 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1735   0.9500            0.8800 &   5.0629 f
  mprj/o_q[169] (net)                                    2   0.0113 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0199   0.1735   0.9500  -0.0019  -0.0019 &   5.0611 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3909   0.9500            1.1031 &   6.1642 f
  mprj/o_q_dly[169] (net)                                2   0.0237 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0317   0.3909   0.9500  -0.0026  -0.0023 &   6.1619 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2602   0.9500            3.0497 &   9.2116 f
  mprj/io_oeb[32] (net)                                  1   0.5145 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.2116 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -3.0227   5.3018   0.9500  -1.6341  -1.4178 &   7.7938 f
  data arrival time                                                                                                  7.7938

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5829 

  slack (with derating applied) (MET)                                                                     9.6938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2767 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4073 &   4.1438 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3032   0.9500            0.9695 &   5.1133 f
  mprj/o_q[76] (net)                                     2   0.0260 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1962   0.3032   0.9500  -0.1128  -0.1180 &   4.9953 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3762   0.9500            1.1350 &   6.1303 f
  mprj/o_q_dly[76] (net)                                 2   0.0220 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1953   0.3762   0.9500  -0.0883  -0.0924 &   6.0379 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0423   0.9500            1.9187 &   7.9566 f
  mprj/la_data_out[44] (net)                             1   0.2987 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9566 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.4478   3.0561   0.9500  -0.2567  -0.1457 &   7.8108 f
  data arrival time                                                                                                  7.8108

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4595 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4595 

  slack (with derating applied) (MET)                                                                     9.7108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1703 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4071 &   4.1436 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2813   0.9500            0.9556 &   5.0992 f
  mprj/o_q[83] (net)                                     2   0.0236 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1108   0.2813   0.9500  -0.0346  -0.0359 &   5.0633 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4175   0.9500            1.1610 &   6.2243 f
  mprj/o_q_dly[83] (net)                                 2   0.0267 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4175   0.9500   0.0000   0.0005 &   6.2248 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1610   0.9500            1.9907 &   8.2155 f
  mprj/la_data_out[51] (net)                             1   0.3103 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2155 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.7837   3.1762   0.9500  -0.4786  -0.3694 &   7.8462 f
  data arrival time                                                                                                  7.8462

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4672 

  slack (with derating applied) (MET)                                                                     9.7462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2133 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4832 &   4.2197 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2385   0.9500            0.9278 &   5.1475 f
  mprj/o_q[92] (net)                                     2   0.0188 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0353   0.2385   0.9500  -0.0053  -0.0052 &   5.1422 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3216   0.9500            1.0661 &   6.2084 f
  mprj/o_q_dly[92] (net)                                 2   0.0161 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0728   0.3216   0.9500  -0.0080  -0.0083 &   6.2001 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5511   0.9500            2.1670 &   8.3671 f
  mprj/la_data_out[60] (net)                             1   0.3484 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.3671 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -1.0021   3.5702   0.9500  -0.6205  -0.4894 &   7.8778 f
  data arrival time                                                                                                  7.8778

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4815 

  slack (with derating applied) (MET)                                                                     9.7778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2593 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4074 &   4.1439 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2737   0.9500            0.9507 &   5.0946 f
  mprj/o_q[75] (net)                                     2   0.0227 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1166   0.2737   0.9500  -0.0400  -0.0416 &   5.0530 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3361   0.9500            1.0910 &   6.1441 f
  mprj/o_q_dly[75] (net)                                 2   0.0176 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0424   0.3361   0.9500  -0.0048  -0.0048 &   6.1393 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1382   0.9500            1.9573 &   8.0966 f
  mprj/la_data_out[43] (net)                             1   0.3081 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0966 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.5685   3.1520   0.9500  -0.3305  -0.2187 &   7.8779 f
  data arrival time                                                                                                  7.8779

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4543 

  slack (with derating applied) (MET)                                                                     9.7778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2322 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3597 &   4.0962 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1959   0.9500            0.8965 &   4.9927 f
  mprj/o_q[121] (net)                                    2   0.0139 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0503   0.1959   0.9500  -0.0055  -0.0056 &   4.9871 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4647   0.9500            1.1701 &   6.1572 f
  mprj/o_q_dly[121] (net)                                2   0.0320 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0158   0.4647   0.9500  -0.0061  -0.0058 &   6.1514 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4626   0.9500            1.6182 &   7.7696 f
  mprj/io_out[22] (net)                                  1   0.2401 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7696 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.0203   2.4777   0.9500  -0.0017   0.1090 &   7.8787 f
  data arrival time                                                                                                  7.8787

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4162 

  slack (with derating applied) (MET)                                                                     9.7787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1949 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4094 &   4.1459 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1690   0.9500            0.8767 &   5.0226 f
  mprj/o_q[168] (net)                                    2   0.0108 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1690   0.9500   0.0000   0.0001 &   5.0227 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3947   0.9500            1.1047 &   6.1274 f
  mprj/o_q_dly[168] (net)                                2   0.0241 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3947   0.9500   0.0000   0.0004 &   6.1278 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0501   0.9500            2.9490 &   9.0768 f
  mprj/io_oeb[31] (net)                                  1   0.4943 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.0768 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -2.5440   5.0878   0.9500  -1.4007  -1.1957 &   7.8811 f
  data arrival time                                                                                                  7.8811

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5624 

  slack (with derating applied) (MET)                                                                     9.7811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3436 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4070 &   4.1434 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2277   0.9500            0.9198 &   5.0633 f
  mprj/o_q[82] (net)                                     2   0.0176 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0244   0.2277   0.9500  -0.0024  -0.0023 &   5.0610 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4437   0.9500            1.1640 &   6.2250 f
  mprj/o_q_dly[82] (net)                                 2   0.0296 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0584   0.4437   0.9500  -0.0238  -0.0244 &   6.2006 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2388   0.9500            2.0500 &   8.2506 f
  mprj/la_data_out[50] (net)                             1   0.3186 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2506 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.8024   3.2520   0.9500  -0.4715  -0.3673 &   7.8833 f
  data arrival time                                                                                                  7.8833

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4675 

  slack (with derating applied) (MET)                                                                     9.7833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2508 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3633 &   4.0998 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1859   0.9500            0.8892 &   4.9890 f
  mprj/o_q[159] (net)                                    2   0.0128 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0297   0.1859   0.9500  -0.0033  -0.0033 &   4.9857 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4419   0.9500            1.1483 &   6.1340 f
  mprj/o_q_dly[159] (net)                                2   0.0294 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1033   0.4419   0.9500  -0.0363  -0.0376 &   6.0964 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6394   0.9500            1.7078 &   7.8042 f
  mprj/io_oeb[22] (net)                                  1   0.2577 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.8042 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0924   2.6551   0.9500  -0.0373   0.0800 &   7.8842 f
  data arrival time                                                                                                  7.8842

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (MET)                                                                     9.7842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2074 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4076 &   4.1441 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3054   0.9500            0.9709 &   5.1150 f
  mprj/o_q[84] (net)                                     2   0.0262 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1860   0.3054   0.9500  -0.1080  -0.1130 &   5.0021 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3992   0.9500            1.1544 &   6.1564 f
  mprj/o_q_dly[84] (net)                                 2   0.0246 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3992   0.9500   0.0000   0.0004 &   6.1569 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3419   0.9500            2.0932 &   8.2501 f
  mprj/la_data_out[52] (net)                             1   0.3289 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2501 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.7993   3.3556   0.9500  -0.4614  -0.3519 &   7.8983 f
  data arrival time                                                                                                  7.8983

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4758 

  slack (with derating applied) (MET)                                                                     9.7983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2741 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3654 &   4.1019 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1605   0.9500            0.8705 &   4.9724 f
  mprj/o_q[162] (net)                                    2   0.0099 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0262   0.1605   0.9500  -0.0031  -0.0032 &   4.9693 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4514   0.9500            1.1474 &   6.1167 f
  mprj/o_q_dly[162] (net)                                2   0.0305 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0262   0.4514   0.9500  -0.0022  -0.0016 &   6.1150 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5644   0.9500            1.6658 &   7.7808 f
  mprj/io_oeb[25] (net)                                  1   0.2499 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7808 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.5819   0.9500   0.0000   0.1189 &   7.8997 f
  data arrival time                                                                                                  7.8997

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (MET)                                                                     9.7997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2163 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3672 &   4.1037 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1831   0.9500            0.8871 &   4.9907 f
  mprj/o_q[165] (net)                                    2   0.0124 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0229   0.1831   0.9500  -0.0024  -0.0023 &   4.9884 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4604   0.9500            1.1623 &   6.1507 f
  mprj/o_q_dly[165] (net)                                2   0.0315 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0199   0.4604   0.9500  -0.0086  -0.0083 &   6.1424 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5407   0.9500            2.1885 &   8.3309 f
  mprj/io_oeb[28] (net)                                  1   0.3466 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.3309 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.8946   3.5615   0.9500  -0.5664  -0.4259 &   7.9050 f
  data arrival time                                                                                                  7.9050

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4770 

  slack (with derating applied) (MET)                                                                     9.8050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2820 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3632 &   4.0997 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1407   0.9500            0.8554 &   4.9551 f
  mprj/o_q[125] (net)                                    1   0.0076 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0461   0.1407   0.9500  -0.0054  -0.0056 &   4.9495 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4696   0.9500            1.1555 &   6.1050 f
  mprj/o_q_dly[125] (net)                                2   0.0325 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4696   0.9500   0.0000   0.0008 &   6.1058 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6009   0.9500            1.6940 &   7.7998 f
  mprj/io_out[26] (net)                                  1   0.2537 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7998 f
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0000   2.6177   0.9500   0.0000   0.1168 &   7.9166 f
  data arrival time                                                                                                  7.9166

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4174 

  slack (with derating applied) (MET)                                                                     9.8166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2340 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4551 &   4.1916 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1715   0.9500            0.8786 &   5.0702 f
  mprj/o_q[80] (net)                                     2   0.0111 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1715   0.9500   0.0000   0.0001 &   5.0703 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4581   0.9500            1.1565 &   6.2268 f
  mprj/o_q_dly[80] (net)                                 2   0.0312 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2442   0.4582   0.9500  -0.1361  -0.1423 &   6.0845 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6851   0.9500            1.7346 &   7.8191 f
  mprj/la_data_out[48] (net)                             1   0.2622 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8191 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.1065   2.7020   0.9500  -0.0087   0.1146 &   7.9337 f
  data arrival time                                                                                                  7.9337

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4330 

  slack (with derating applied) (MET)                                                                     9.8337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2667 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.5075 &   4.2440 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3303   0.9500            0.9868 &   5.2308 f
  mprj/o_q[88] (net)                                     2   0.0289 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1993   0.3303   0.9500  -0.1142  -0.1194 &   5.1115 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3973   0.9500            1.1613 &   6.2727 f
  mprj/o_q_dly[88] (net)                                 2   0.0244 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0598   0.3973   0.9500  -0.0073  -0.0072 &   6.2655 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2660   0.9500            2.0307 &   8.2961 f
  mprj/la_data_out[56] (net)                             1   0.3198 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2961 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.7201   3.2848   0.9500  -0.4720  -0.3460 &   7.9501 f
  data arrival time                                                                                                  7.9501

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4811 

  slack (with derating applied) (MET)                                                                     9.8501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3312 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4614 &   4.1979 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2632   0.9500            0.9441 &   5.1419 f
  mprj/o_q[94] (net)                                     2   0.0216 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0304   0.2633   0.9500  -0.0158  -0.0163 &   5.1257 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3166   0.9500            1.0699 &   6.1956 f
  mprj/o_q_dly[94] (net)                                 2   0.0155 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0568   0.3166   0.9500  -0.0060  -0.0061 &   6.1894 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6505   0.9500            2.2106 &   8.4000 f
  mprj/la_data_out[62] (net)                             1   0.3575 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.4000 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.9323   3.6728   0.9500  -0.5894  -0.4456 &   7.9543 f
  data arrival time                                                                                                  7.9543

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4832 

  slack (with derating applied) (MET)                                                                     9.8543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3375 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4367 &   4.1732 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2373   0.9500            0.9269 &   5.1001 f
  mprj/o_q[81] (net)                                     2   0.0187 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0647   0.2373   0.9500  -0.0079  -0.0080 &   5.0920 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4266   0.9500            1.1535 &   6.2455 f
  mprj/o_q_dly[81] (net)                                 2   0.0277 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0156   0.4266   0.9500  -0.0013  -0.0008 &   6.2447 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0974   0.9500            1.9496 &   8.1943 f
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1943 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.5585   3.1148   0.9500  -0.3511  -0.2306 &   7.9637 f
  data arrival time                                                                                                  7.9637

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4573 

  slack (with derating applied) (MET)                                                                     9.8637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3210 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4832 &   4.2197 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2718   0.9500            0.9495 &   5.1692 f
  mprj/o_q[91] (net)                                     2   0.0225 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1324   0.2718   0.9500  -0.0574  -0.0599 &   5.1093 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3506   0.9500            1.1035 &   6.2128 f
  mprj/o_q_dly[91] (net)                                 2   0.0192 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0395   0.3506   0.9500  -0.0080  -0.0082 &   6.2046 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3169   0.9500            2.0432 &   8.2478 f
  mprj/la_data_out[59] (net)                             1   0.3248 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2478 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.6792   3.3368   0.9500  -0.4185  -0.2825 &   7.9653 f
  data arrival time                                                                                                  7.9653

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4704 

  slack (with derating applied) (MET)                                                                     9.8653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3357 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.3342 &   3.0707 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1784   0.9500            0.8836 &   3.9544 f
  mprj/o_q[99] (net)                                     2   0.0119 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0288   0.1784   0.9500  -0.0033  -0.0033 &   3.9511 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3798   0.9500            1.0958 &   5.0469 f
  mprj/o_q_dly[99] (net)                                 2   0.0224 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3798   0.9500   0.0000   0.0004 &   5.0473 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5301   0.9500            2.5540 &   7.6013 f
  mprj/io_out[0] (net)                                   1   0.4346 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6013 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   4.5854   0.9500   0.0000   0.3654 &   7.9668 f
  data arrival time                                                                                                  7.9668

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4198 

  slack (with derating applied) (MET)                                                                     9.8668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2866 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3890 &   4.1255 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2130   0.9500            0.9090 &   5.0345 f
  mprj/o_q[166] (net)                                    2   0.0159 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0416   0.2130   0.9500  -0.0050  -0.0051 &   5.0294 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4209   0.9500            1.1406 &   6.1700 f
  mprj/o_q_dly[166] (net)                                2   0.0271 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4209   0.9500   0.0000   0.0006 &   6.1706 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5711   0.9500            2.1865 &   8.3570 f
  mprj/io_oeb[29] (net)                                  1   0.3489 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.3570 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                   -0.8620   3.5955   0.9500  -0.5375  -0.3850 &   7.9721 f
  data arrival time                                                                                                  7.9721

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4769 

  slack (with derating applied) (MET)                                                                     9.8721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3490 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3983 &   4.1348 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1871   0.9500            0.8900 &   5.0249 f
  mprj/o_q[128] (net)                                    2   0.0129 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1871   0.9500   0.0000   0.0002 &   5.0250 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4147   0.9500            1.1269 &   6.1519 f
  mprj/o_q_dly[128] (net)                                2   0.0264 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4147   0.9500   0.0000   0.0006 &   6.1525 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8811   0.9500            2.3708 &   8.5232 f
  mprj/io_out[29] (net)                                  1   0.3814 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.5232 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -1.1039   3.8995   0.9500  -0.6553  -0.5162 &   8.0070 f
  data arrival time                                                                                                  8.0070

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4906 

  slack (with derating applied) (MET)                                                                     9.9070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3976 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4794 &   4.2159 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2593   0.9500            0.9416 &   5.1575 f
  mprj/o_q[97] (net)                                     2   0.0212 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0656   0.2593   0.9500  -0.0277  -0.0287 &   5.1288 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3152   0.9500            1.0674 &   6.1961 f
  mprj/o_q_dly[97] (net)                                 2   0.0154 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0342   0.3152   0.9500  -0.0034  -0.0034 &   6.1928 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3283   0.9500            2.0315 &   8.2243 f
  mprj/irq[1] (net)                                      1   0.3253 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   8.2243 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.5750   3.3518   0.9500  -0.3478  -0.1989 &   8.0253 f
  data arrival time                                                                                                  8.0253

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4624 

  slack (with derating applied) (MET)                                                                     9.9253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3878 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4794 &   4.2159 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2404   0.9500            0.9292 &   5.1451 f
  mprj/o_q[98] (net)                                     2   0.0191 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2404   0.9500   0.0000   0.0003 &   5.1454 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3407   0.9500            1.0840 &   6.2294 f
  mprj/o_q_dly[98] (net)                                 2   0.0181 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0679   0.3407   0.9500  -0.0081  -0.0083 &   6.2211 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3436   0.9500            2.0497 &   8.2708 f
  mprj/irq[2] (net)                                      1   0.3269 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   8.2708 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.6206   3.3665   0.9500  -0.3721  -0.2256 &   8.0452 f
  data arrival time                                                                                                  8.0452

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4636 

  slack (with derating applied) (MET)                                                                     9.9452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4089 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.5074 &   4.2439 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2300   0.9500            0.9216 &   5.1654 f
  mprj/o_q[77] (net)                                     2   0.0179 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0799   0.2300   0.9500  -0.0104  -0.0106 &   5.1548 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3772   0.9500            1.1111 &   6.2659 f
  mprj/o_q_dly[77] (net)                                 2   0.0221 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1003   0.3772   0.9500  -0.0344  -0.0358 &   6.2301 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0399   0.9500            1.9104 &   8.1405 f
  mprj/la_data_out[45] (net)                             1   0.2980 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1405 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.3557   3.0552   0.9500  -0.2064  -0.0880 &   8.0525 f
  data arrival time                                                                                                  8.0525

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4504 

  slack (with derating applied) (MET)                                                                     9.9525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4029 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3651 &   4.1016 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1443   0.9500            0.8583 &   4.9599 f
  mprj/o_q[124] (net)                                    1   0.0080 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1443   0.9500   0.0000   0.0001 &   4.9600 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5298   0.9500            1.2029 &   6.1629 f
  mprj/o_q_dly[124] (net)                                2   0.0394 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5298   0.9500   0.0000   0.0009 &   6.1638 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7277   0.9500            1.7700 &   7.9338 f
  mprj/io_out[25] (net)                                  1   0.2657 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9338 f
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   2.7474   0.9500   0.0000   0.1309 &   8.0647 f
  data arrival time                                                                                                  8.0647

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (MET)                                                                     9.9647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3893 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4076 &   4.1441 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3206   0.9500            0.9807 &   5.1248 f
  mprj/o_q[85] (net)                                     2   0.0279 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1786   0.3206   0.9500  -0.1057  -0.1104 &   5.0144 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4688   0.9500            1.2159 &   6.2302 f
  mprj/o_q_dly[85] (net)                                 2   0.0325 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0187   0.4688   0.9500  -0.0098  -0.0097 &   6.2205 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6935   0.9500            1.7409 &   7.9615 f
  mprj/la_data_out[53] (net)                             1   0.2627 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9615 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.0576   2.7117   0.9500  -0.0047   0.1200 &   8.0815 f
  data arrival time                                                                                                  8.0815

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4382 

  slack (with derating applied) (MET)                                                                     9.9815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4196 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4061 &   4.1426 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1910   0.9500            0.8929 &   5.0355 f
  mprj/o_q[167] (net)                                    2   0.0134 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1910   0.9500   0.0000   0.0001 &   5.0356 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4168   0.9500            1.1299 &   6.1655 f
  mprj/o_q_dly[167] (net)                                2   0.0266 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4168   0.9500   0.0000   0.0006 &   6.1661 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2174   0.9500            2.5380 &   8.7041 f
  mprj/io_oeb[30] (net)                                  1   0.4133 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.7041 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                   -1.3738   4.2431   0.9500  -0.7859  -0.6153 &   8.0888 f
  data arrival time                                                                                                  8.0888

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5086 

  slack (with derating applied) (MET)                                                                     9.9888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4974 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &   2.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4797 &   4.2162 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2552   0.9500            0.9389 &   5.1552 f
  mprj/o_q[90] (net)                                     2   0.0207 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0859   0.2552   0.9500  -0.0349  -0.0364 &   5.1188 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2905   0.9500            1.0436 &   6.1624 f
  mprj/o_q_dly[90] (net)                                 2   0.0128 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2905   0.9500   0.0000   0.0001 &   6.1626 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8995   0.9500            1.7940 &   7.9566 f
  mprj/la_data_out[58] (net)                             1   0.2828 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9566 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.0828   2.9211   0.9500  -0.0068   0.1361 &   8.0927 f
  data arrival time                                                                                                  8.0927

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4305 

  slack (with derating applied) (MET)                                                                     9.9927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4232 



1
