Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 29 12:31:05 2025
| Host         : AKSHAYA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lemmings_timing_summary_routed.rpt -pb lemmings_timing_summary_routed.pb -rpx lemmings_timing_summary_routed.rpx -warn_on_violation
| Design       : lemmings
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     14          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            aaah
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.135ns (58.763%)  route 2.902ns (41.237%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.189     1.645    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.124     1.769 r  aaah_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     3.482    aaah_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.038 r  aaah_OBUF_inst/O
                         net (fo=0)                   0.000     7.038    aaah
    R10                                                               r  aaah (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digging
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.157ns (62.012%)  route 2.547ns (37.988%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.822     1.278    p_1_in
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  digging_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.725     3.127    digging_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.704 r  digging_OBUF_inst/O
                         net (fo=0)                   0.000     6.704    digging
    T10                                                               r  digging (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            walk_left
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 4.030ns (70.397%)  route 1.695ns (29.603%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           1.695     2.151    walk_left_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.725 r  walk_left_OBUF_inst/O
                         net (fo=0)                   0.000     5.725    walk_left
    T9                                                                r  walk_left (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            walk_right
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 4.009ns (70.440%)  route 1.683ns (29.560%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           1.683     2.139    walk_right_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.553     5.692 r  walk_right_OBUF_inst/O
                         net (fo=0)                   0.000     5.692    walk_right
    U13                                                               r  walk_right (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bump_left
                            (input port)
  Destination:            FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 1.747ns (39.552%)  route 2.671ns (60.448%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  bump_left (IN)
                         net (fo=0)                   0.000     0.000    bump_left
    V14                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  bump_left_IBUF_inst/O
                         net (fo=2, routed)           1.520     3.019    bump_left_IBUF
    SLICE_X0Y56          LUT6 (Prop_lut6_I3_O)        0.124     3.143 r  FSM_onehot_next_state_reg[6]_i_4/O
                         net (fo=1, routed)           0.667     3.810    FSM_onehot_next_state_reg[6]_i_4_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.124     3.934 r  FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.484     4.418    FSM_onehot_next_state_reg[6]_i_1_n_0
    SLICE_X0Y54          LDCE                                         r  FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ground
                            (input port)
  Destination:            FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.294ns  (logic 1.800ns (41.923%)  route 2.494ns (58.077%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ground (IN)
                         net (fo=0)                   0.000     0.000    ground
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  ground_IBUF_inst/O
                         net (fo=8, routed)           1.259     2.783    ground_IBUF
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.907 f  FSM_onehot_next_state_reg[6]_i_3/O
                         net (fo=2, routed)           0.706     3.613    FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.152     3.765 r  FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.529     4.294    FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X0Y54          LDCE                                         r  FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ground
                            (input port)
  Destination:            FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.733ns  (logic 1.676ns (44.903%)  route 2.057ns (55.097%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  ground (IN)
                         net (fo=0)                   0.000     0.000    ground
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  ground_IBUF_inst/O
                         net (fo=8, routed)           1.582     3.106    ground_IBUF
    SLICE_X0Y55          LUT4 (Prop_lut4_I3_O)        0.152     3.258 r  FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.475     3.733    FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X0Y54          LDCE                                         r  FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ground
                            (input port)
  Destination:            FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 1.648ns (44.332%)  route 2.070ns (55.668%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ground (IN)
                         net (fo=0)                   0.000     0.000    ground
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  ground_IBUF_inst/O
                         net (fo=8, routed)           1.582     3.106    ground_IBUF
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     3.230 r  FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.488     3.718    FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X2Y55          LDCE                                         r  FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ground
                            (input port)
  Destination:            FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 1.674ns (45.355%)  route 2.017ns (54.645%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ground (IN)
                         net (fo=0)                   0.000     0.000    ground
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  ground_IBUF_inst/O
                         net (fo=8, routed)           1.530     3.054    ground_IBUF
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.150     3.204 r  FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.487     3.691    FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X0Y54          LDCE                                         r  FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 areset
                            (input port)
  Destination:            count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.653ns  (logic 1.626ns (44.513%)  route 2.027ns (55.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  areset (IN)
                         net (fo=0)                   0.000     0.000    areset
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  areset_IBUF_inst/O
                         net (fo=12, routed)          1.450     2.952    areset_IBUF
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.124     3.076 r  count[5]_i_1/O
                         net (fo=4, routed)           0.577     3.653    count[5]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.695%)  route 0.116ns (42.305%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[5]/G
    SLICE_X0Y54          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.116     0.274    FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X1Y54          FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/G
    SLICE_X0Y54          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.121     0.279    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X0Y55          FDCE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.178ns (53.162%)  route 0.157ns (46.838%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[3]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.157     0.335    FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X0Y55          FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=7, routed)           0.156     0.297    count_reg[2]
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  count[5]_i_3/O
                         net (fo=1, routed)           0.000     0.342    count[5]_i_3_n_0
    SLICE_X1Y55          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.158ns (46.027%)  route 0.185ns (53.973%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/G
    SLICE_X0Y54          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.185     0.343    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X0Y55          FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    count_reg_n_0_[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I0_O)        0.042     0.351 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    count[1]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=7, routed)           0.165     0.306    count_reg_n_0_[0]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    count[2]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    count_reg_n_0_[0]
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    count[0]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.189ns (53.337%)  route 0.165ns (46.663%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=7, routed)           0.165     0.306    count_reg_n_0_[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I2_O)        0.048     0.354 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    count[3]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.189ns (51.810%)  route 0.176ns (48.190%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.176     0.317    p_1_in
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.048     0.365 r  FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X0Y56          LDCE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





