<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-baac7028.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="logic-block"><a class="header" href="#logic-block">Logic block</a></h1>
<p>The PLB, or programmable logic block, consists of:</p>
<ul>
<li>3 shared control inputs
<ul>
<li><code>CLK</code>, the clock</li>
<li><code>CE</code>, the clock enable</li>
<li><code>RST</code>, the reset signal</li>
</ul>
</li>
<li>8 LCs (logic cells), each consisting of:
<ul>
<li>a four-input LUT</li>
<li>carry logic</li>
<li>a flip-flop</li>
</ul>
</li>
<li>a carry chain</li>
<li>a LUT cascade chain (iCE40 only) or hard logic input (<code>iCE40T0*</code> only)</li>
</ul>
<h2 id="luts-and-lut-inputs"><a class="header" href="#luts-and-lut-inputs">LUTs and LUT inputs</a></h2>
<p>Each LC contains a 4-input LUT.  The 4 inputs to the LUT are called <code>LC[0-7].I[0-3]</code>.  The output of the LUT is called <code>LC[0-7].LTOUT</code>.</p>
<p>The LUT inputs usually come directly from general interconnect.  However, two of the inputs are special:</p>
<ul>
<li><code>I3</code> can be driven by the LC’s carry input, <code>LC[0-7].CIN</code>.  This is encoded in the bitstream as a special <code>CI</code> value for the relevant general interconnect <code>MUX</code> field.</li>
<li>on iCE40 only, <code>I2</code> can be driven from the special <code>LC[0-7].LTIN</code> input.  This is encoded in the bitstream as a separate <code>LC{i}:MUX.I2</code> field, selecting between general interconnect and <code>LTIN</code>.</li>
</ul>
<p>For most PLBs, the <code>LTIN</code> input is used to implement LUT cascading: <code>LTIN</code> is connected directly to <code>LTOUT</code> of the previous LC in the PLB, or to <code>LC7.LTOUT</code> of the PLB to the south for <code>LC0.LTIN</code>.</p>
<p>However, on <code>iCE40T0*</code>, some <code>PLB</code> tiles are designated as “IP connect” tiles, and their <code>LTIN</code> is instead connected to the output of some hard logic block.  To route the hard logic output to the fabric, the LC should be configured as combinational, with <code>0xf0f0</code> as the LUT table, and with <code>LTIN</code> input selected.  The LUT cascading cannot be used in those tiles.</p>
<p>The <code>PLB</code> tiles designed as “IP connect” are:</p>
<ul>
<li><code>iCE40T04</code> and <code>iCE40T05</code>: all <code>PLB</code>s within the westernmost and easternmost columns</li>
<li><code>iCE40T01</code>: the southernmost three and northernmost three <code>PLB</code>s within the westernmost and easternmost columns</li>
</ul>
<h2 id="carry-chain-and-carry-logic"><a class="header" href="#carry-chain-and-carry-logic">Carry chain and carry logic</a></h2>
<p>In addition to the LUT, each LC also has:</p>
<ul>
<li>
<p>a carry input, <code>LC[0-7].CIN</code></p>
</li>
<li>
<p>a carry output, <code>LC[0-7].COUT</code></p>
</li>
<li>
<p>a carry logic primitive, implementing a fixed majority function over the LC’s <code>CIN</code>, <code>I1</code>, <code>I2</code> inputs:</p>
<pre><code>LC[i].COUT = MAJ(LC[i].I1, LC[i].I2, LC[i].CIN) = (
  (LC[i].CIN &amp; LC[i].I1) |
  (LC[i].CIN &amp; LC[i].I2) |
  (LC[i].I1 &amp; LC[i].I2)
)
</code></pre>
</li>
</ul>
<p>The carry logic primitive is only functional when the <code>LC{i}:CARRY_ENABLE</code> bit is set in the bitstream.  Without that, the carry output is indeterminate.</p>
<p>The <code>CIN</code> inputs of LCs 1-7 are connected directly to <code>COUT</code> outputs of LCs 0-6 of the same PLB.</p>
<p>The <code>CIN</code> input of LC 0 can be selected (via <code>LC0:MUX.CI</code>) from one of:</p>
<ul>
<li>const <code>0</code></li>
<li>const <code>1</code></li>
<li><code>CHAIN</code>: <code>LC7.COUT</code> of the <code>PLB</code> to the south</li>
</ul>
<h2 id="flip-flops"><a class="header" href="#flip-flops">Flip-flops</a></h2>
<p>Every LC includes a flip-flop that may be optionally enabled.  If the flip-flop is enabled, the combinational output of the LUT is not available outside the LC, except for the LUT cascade function.</p>
<p>The flip-flop always has an initial value of 0.  The reset signal can be synchronous or asynchronous, and the reset value can be configured via the bitstream.  The clock enable has priority over the synchronous reset.</p>
<p>The flip-flop implements the following logic:</p>
<pre><code>if (!LC[i].FF_ENABLE) begin

    assign LC[i].OUT = LC[i].LTOUT;

end else if (LC[i].FF_SR_ASYNC) begin

    initial LC[i].OUT = 0;

    always @(posedge CLK, posedge RST)
        if (RST)
            LC[i].OUT &lt;= LC[i].FF_SR_VALUE;
        else if (CE)
            LC[i].OUT &lt;= LC[i].LTOUT;

end else begin

    initial LC[i].OUT = 0;

    always @(posedge CLK)
        if (CE) begin
            if (RST)
                LC[i].OUT &lt;= LC[i].FF_SR_VALUE;
            else
                LC[i].OUT &lt;= LC[i].LTOUT;
        end

end
</code></pre>
<h2 id="tile-plb_l04"><a class="header" href="#tile-plb_l04">Tile PLB_L04</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[0]-OUT_LC[0]"><td>QUAD_H0[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][46]">MAIN[1][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[2]-OUT_LC[1]"><td>QUAD_H0[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[4]-OUT_LC[2]"><td>QUAD_H0[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][46]">MAIN[5][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[6]-OUT_LC[3]"><td>QUAD_H0[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][46]">MAIN[7][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[8]-OUT_LC[4]"><td>QUAD_H0[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][46]">MAIN[9][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H0[10]-OUT_LC[5]"><td>QUAD_H0[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][46]">MAIN[11][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[0]-LONG_H1[1]"><td>QUAD_H1[0]</td><td>LONG_H1[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][19]">MAIN[12][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[1]-LONG_H0[0]"><td>QUAD_H1[1]</td><td>LONG_H0[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][19]">MAIN[13][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[1]-OUT_LC[6]"><td>QUAD_H1[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][46]">MAIN[13][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[2]-LONG_H3[1]"><td>QUAD_H1[2]</td><td>LONG_H3[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][19]">MAIN[14][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[3]-LONG_H2[0]"><td>QUAD_H1[3]</td><td>LONG_H2[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][19]">MAIN[15][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[3]-OUT_LC[7]"><td>QUAD_H1[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][46]">MAIN[15][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[4]-LONG_H5[1]"><td>QUAD_H1[4]</td><td>LONG_H5[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[5]-LONG_H4[0]"><td>QUAD_H1[5]</td><td>LONG_H4[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[5]-OUT_LC[0]"><td>QUAD_H1[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[6]-LONG_H7[1]"><td>QUAD_H1[6]</td><td>LONG_H7[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][2]">MAIN[6][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[7]-LONG_H6[0]"><td>QUAD_H1[7]</td><td>LONG_H6[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[7]-OUT_LC[1]"><td>QUAD_H1[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][46]">MAIN[2][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[8]-LONG_H9[1]"><td>QUAD_H1[8]</td><td>LONG_H9[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[9]-LONG_H8[0]"><td>QUAD_H1[9]</td><td>LONG_H8[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][2]">MAIN[8][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[9]-OUT_LC[2]"><td>QUAD_H1[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][46]">MAIN[4][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[10]-LONG_H11[1]"><td>QUAD_H1[10]</td><td>LONG_H11[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[11]-LONG_H10[0]"><td>QUAD_H1[11]</td><td>LONG_H10[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H1[11]-OUT_LC[3]"><td>QUAD_H1[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][46]">MAIN[6][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[0]-OUT_LC[4]"><td>QUAD_H2[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][46]">MAIN[8][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[2]-OUT_LC[5]"><td>QUAD_H2[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][46]">MAIN[10][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[4]-OUT_LC[6]"><td>QUAD_H2[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][46]">MAIN[12][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[6]-OUT_LC[7]"><td>QUAD_H2[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][46]">MAIN[14][46]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[8]-OUT_LC[0]"><td>QUAD_H2[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][47]">MAIN[1][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H2[10]-OUT_LC[1]"><td>QUAD_H2[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[1]-OUT_LC[2]"><td>QUAD_H3[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][47]">MAIN[5][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[3]-OUT_LC[3]"><td>QUAD_H3[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][47]">MAIN[7][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[5]-OUT_LC[4]"><td>QUAD_H3[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][47]">MAIN[9][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[7]-OUT_LC[5]"><td>QUAD_H3[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][47]">MAIN[11][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[9]-OUT_LC[6]"><td>QUAD_H3[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][47]">MAIN[13][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_H3[11]-OUT_LC[7]"><td>QUAD_H3[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][47]">MAIN[15][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[0]-OUT_LC[2]"><td>QUAD_V1[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][51]">MAIN[5][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[2]-OUT_LC[3]"><td>QUAD_V1[2]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][51]">MAIN[7][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[4]-OUT_LC[4]"><td>QUAD_V1[4]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][51]">MAIN[8][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[6]-OUT_LC[5]"><td>QUAD_V1[6]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][51]">MAIN[10][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[8]-OUT_LC[6]"><td>QUAD_V1[8]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][51]">MAIN[12][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1[10]-OUT_LC[7]"><td>QUAD_V1[10]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][51]">MAIN[14][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]"><td>QUAD_V1_W[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][53]">MAIN[5][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]"><td>QUAD_V1_W[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][53]">MAIN[7][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]"><td>QUAD_V1_W[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][53]">MAIN[9][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]"><td>QUAD_V1_W[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][53]">MAIN[11][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]"><td>QUAD_V1_W[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][53]">MAIN[13][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]"><td>QUAD_V1_W[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][53]">MAIN[15][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[1]-OUT_LC[4]"><td>QUAD_V2[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][51]">MAIN[9][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[3]-OUT_LC[5]"><td>QUAD_V2[3]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][51]">MAIN[11][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[5]-OUT_LC[6]"><td>QUAD_V2[5]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][51]">MAIN[13][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[7]-OUT_LC[7]"><td>QUAD_V2[7]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][51]">MAIN[15][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[9]-OUT_LC[0]"><td>QUAD_V2[9]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][51]">MAIN[1][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2[11]-OUT_LC[1]"><td>QUAD_V2[11]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]"><td>QUAD_V2_W[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][53]">MAIN[8][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]"><td>QUAD_V2_W[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][53]">MAIN[10][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]"><td>QUAD_V2_W[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][53]">MAIN[12][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]"><td>QUAD_V2_W[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][53]">MAIN[14][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]"><td>QUAD_V2_W[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][53]">MAIN[1][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]"><td>QUAD_V2_W[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[0]-LONG_V12[0]"><td>QUAD_V3[0]</td><td>LONG_V12[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][19]">MAIN[1][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[0]-OUT_LC[6]"><td>QUAD_V3[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][48]">MAIN[13][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[1]-LONG_V11[1]"><td>QUAD_V3[1]</td><td>LONG_V11[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[2]-LONG_V10[0]"><td>QUAD_V3[2]</td><td>LONG_V10[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[2]-OUT_LC[7]"><td>QUAD_V3[2]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][48]">MAIN[15][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[3]-LONG_V9[1]"><td>QUAD_V3[3]</td><td>LONG_V9[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][19]">MAIN[2][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[4]-LONG_V8[0]"><td>QUAD_V3[4]</td><td>LONG_V8[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][19]">MAIN[5][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[4]-OUT_LC[0]"><td>QUAD_V3[4]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][48]">MAIN[1][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[5]-LONG_V7[1]"><td>QUAD_V3[5]</td><td>LONG_V7[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][19]">MAIN[4][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[6]-LONG_V6[0]"><td>QUAD_V3[6]</td><td>LONG_V6[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][19]">MAIN[7][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[6]-OUT_LC[1]"><td>QUAD_V3[6]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][48]">MAIN[3][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[7]-LONG_V5[1]"><td>QUAD_V3[7]</td><td>LONG_V5[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][19]">MAIN[6][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[8]-LONG_V4[0]"><td>QUAD_V3[8]</td><td>LONG_V4[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][19]">MAIN[9][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[8]-OUT_LC[2]"><td>QUAD_V3[8]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][48]">MAIN[5][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[9]-LONG_V3[1]"><td>QUAD_V3[9]</td><td>LONG_V3[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][19]">MAIN[8][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[10]-LONG_V2[0]"><td>QUAD_V3[10]</td><td>LONG_V2[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][19]">MAIN[11][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[10]-OUT_LC[3]"><td>QUAD_V3[10]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][48]">MAIN[7][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3[11]-LONG_V1[1]"><td>QUAD_V3[11]</td><td>LONG_V1[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][19]">MAIN[10][19]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]"><td>QUAD_V3_W[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[13][52]">MAIN[13][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]"><td>QUAD_V3_W[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[15][52]">MAIN[15][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]"><td>QUAD_V3_W[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]"><td>QUAD_V3_W[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][53]">MAIN[2][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]"><td>QUAD_V3_W[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][53]">MAIN[4][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]"><td>QUAD_V3_W[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][53]">MAIN[6][53]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[1]-OUT_LC[0]"><td>QUAD_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[3]-OUT_LC[1]"><td>QUAD_V4[3]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][48]">MAIN[2][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[5]-OUT_LC[2]"><td>QUAD_V4[5]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][48]">MAIN[4][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[7]-OUT_LC[3]"><td>QUAD_V4[7]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][48]">MAIN[6][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[9]-OUT_LC[4]"><td>QUAD_V4[9]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][48]">MAIN[9][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4[11]-OUT_LC[5]"><td>QUAD_V4[11]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][48]">MAIN[11][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]"><td>QUAD_V4_W[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[1][52]">MAIN[1][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]"><td>QUAD_V4_W[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]"><td>QUAD_V4_W[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[5][52]">MAIN[5][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]"><td>QUAD_V4_W[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[7][52]">MAIN[7][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]"><td>QUAD_V4_W[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[9][52]">MAIN[9][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]"><td>QUAD_V4_W[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[11][52]">MAIN[11][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H0[0]-OUT_LC[4]"><td>LONG_H0[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][47]">MAIN[8][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H1[1]-OUT_LC[5]"><td>LONG_H1[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][47]">MAIN[10][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H2[0]-OUT_LC[6]"><td>LONG_H2[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][47]">MAIN[12][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H3[1]-OUT_LC[7]"><td>LONG_H3[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][47]">MAIN[14][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H4[0]-OUT_LC[0]"><td>LONG_H4[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H5[1]-OUT_LC[1]"><td>LONG_H5[1]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][47]">MAIN[2][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H6[0]-OUT_LC[2]"><td>LONG_H6[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][47]">MAIN[4][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H7[1]-OUT_LC[3]"><td>LONG_H7[1]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][47]">MAIN[6][47]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H8[0]-OUT_LC[4]"><td>LONG_H8[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][48]">MAIN[8][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H9[1]-OUT_LC[5]"><td>LONG_H9[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][48]">MAIN[10][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H10[0]-OUT_LC[6]"><td>LONG_H10[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][48]">MAIN[12][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_H11[1]-OUT_LC[7]"><td>LONG_H11[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][48]">MAIN[14][48]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V1[0]-OUT_LC[3]"><td>LONG_V1[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][52]">MAIN[6][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V2[1]-OUT_LC[2]"><td>LONG_V2[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][52]">MAIN[4][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V3[0]-OUT_LC[1]"><td>LONG_V3[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][52]">MAIN[2][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V4[1]-OUT_LC[0]"><td>LONG_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V5[0]-OUT_LC[7]"><td>LONG_V5[0]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[14][52]">MAIN[14][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V6[1]-OUT_LC[6]"><td>LONG_V6[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[12][52]">MAIN[12][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V7[0]-OUT_LC[5]"><td>LONG_V7[0]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[10][52]">MAIN[10][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V8[1]-OUT_LC[4]"><td>LONG_V8[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[8][52]">MAIN[8][52]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V9[0]-OUT_LC[3]"><td>LONG_V9[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[6][51]">MAIN[6][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V10[1]-OUT_LC[2]"><td>LONG_V10[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[4][51]">MAIN[4][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V11[0]-OUT_LC[1]"><td>LONG_V11[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[2][51]">MAIN[2][51]</a></td></tr>

<tr id="siliconblue-PLB_L04-INT-progbuf-LONG_V12[1]-OUT_LC[0]"><td>LONG_V12[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_L04-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK"><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK</td><td><a href="#siliconblue-PLB_L04-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes GLOBAL_OUT</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>GLOBAL_OUT[0]</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>GLOBAL_OUT[1]</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][1]">MAIN[10][1]</a></td><td>GLOBAL_OUT[2]</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>GLOBAL_OUT[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes QUAD_H</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>QUAD_H0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>-</td><td>QUAD_H0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][13]">MAIN[1][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>-</td><td>-</td><td>QUAD_H0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[5][6]">MAIN[5][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][4]">MAIN[5][4]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][10]">MAIN[4][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][13]">MAIN[5][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][4]">MAIN[9][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][10]">MAIN[8][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][13]">MAIN[9][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][4]">MAIN[13][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][10]">MAIN[12][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][12]">MAIN[12][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][11]">MAIN[13][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][13]">MAIN[13][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][6]">MAIN[3][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][8]">MAIN[2][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][13]">MAIN[3][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][11]">MAIN[3][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][4]">MAIN[7][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][10]">MAIN[6][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[7][11]">MAIN[7][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][12]">MAIN[6][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][13]">MAIN[7][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][4]">MAIN[11][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][8]">MAIN[10][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][13]">MAIN[11][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][4]">MAIN[15][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][10]">MAIN[14][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][12]">MAIN[14][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][11]">MAIN[15][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][13]">MAIN[15][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes QUAD_V</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][8]">MAIN[3][8]</a></td><td>QUAD_V0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>-</td><td>QUAD_V0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>-</td><td>-</td><td>QUAD_V0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[2][13]">MAIN[2][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][12]">MAIN[3][12]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][13]">MAIN[6][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][12]">MAIN[7][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[7][10]">MAIN[7][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[11][10]">MAIN[11][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][8]">MAIN[11][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][5]">MAIN[11][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][5]">MAIN[15][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][11]">MAIN[10][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][12]">MAIN[11][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][11]">MAIN[14][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][12]">MAIN[15][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][5]">MAIN[5][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][12]">MAIN[1][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][13]">MAIN[4][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][8]">MAIN[5][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[9][9]">MAIN[9][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][10]">MAIN[9][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][6]">MAIN[12][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][13]">MAIN[8][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][11]">MAIN[8][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][13]">MAIN[12][13]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][11]">MAIN[12][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][10]">MAIN[13][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[0]</td><td>QUAD_H0[4]</td><td>QUAD_H0[2]</td><td>QUAD_H0[1]</td><td>QUAD_H0[4]</td><td>QUAD_H0[3]</td><td>QUAD_H0[6]</td><td>QUAD_H0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_H0[8]</td><td>QUAD_H0[7]</td><td>QUAD_H0[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[5]</td><td>QUAD_H0[11]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[10]</td><td>QUAD_V0[3]</td><td>QUAD_V0[0]</td><td>QUAD_V0[5]</td><td>QUAD_V0[2]</td><td>QUAD_V0[7]</td><td>QUAD_V0[4]</td><td>QUAD_V0[9]</td><td>QUAD_V0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_H4[8]</td><td>QUAD_H4[7]</td><td>QUAD_H4[10]</td><td>QUAD_H4[9]</td><td>QUAD_H4[0]</td><td>QUAD_H4[11]</td><td>QUAD_H4[2]</td><td>QUAD_H4[1]</td><td>QUAD_H4[4]</td><td>QUAD_H4[3]</td><td>QUAD_H4[6]</td><td>QUAD_H4[5]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_V0[8]</td><td>QUAD_V0[9]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[11]</td><td>QUAD_V4[8]</td><td>QUAD_V4[1]</td><td>QUAD_V4[10]</td><td>QUAD_V4[3]</td><td>QUAD_V4[0]</td><td>QUAD_V4[5]</td><td>QUAD_V4[2]</td><td>QUAD_V4[7]</td><td>QUAD_V4[4]</td><td>QUAD_V4[9]</td><td>QUAD_V4[6]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_V0[8]</td><td>QUAD_H4[4]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_H4[5]</td><td>QUAD_V0[9]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes LONG_H</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_H0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_H0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>LONG_H0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_H0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[12][3]">MAIN[12][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_H0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][3]">MAIN[13][3]</a></td><td>-</td><td>LONG_H0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_H12[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_H12[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>-</td><td>-</td><td>LONG_H12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_H12[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_H12[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][3]">MAIN[10][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_H12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes LONG_V</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_V0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_V0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>LONG_V0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_V0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_V0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>-</td><td>LONG_V0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_V12[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_V12[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][3]">MAIN[9][3]</a></td><td>-</td><td>-</td><td>LONG_V12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LONG_V12[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="siliconblue-PLB_L04-INT-mux-LONG_V12[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][3]">MAIN[1][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_V12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V12[0]</td><td>LONG_V12[1]</td><td>LONG_V0[0]</td><td>LONG_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes LOCAL</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="32">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][14]">MAIN[1][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][17]">MAIN[1][17]</a></td><td>LOCAL_0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[0][17]">MAIN[0][17]</a></td><td>-</td><td>LOCAL_0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][25]">MAIN[1][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[1][24]">MAIN[1][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][23]">MAIN[1][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][22]">MAIN[1][22]</a></td><td>-</td><td>-</td><td>LOCAL_0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][21]">MAIN[0][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][21]">MAIN[1][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][14]">MAIN[2][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][16]">MAIN[3][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][17]">MAIN[3][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][18]">MAIN[3][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][17]">MAIN[2][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][25]">MAIN[2][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][25]">MAIN[3][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[3][24]">MAIN[3][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][23]">MAIN[3][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][22]">MAIN[3][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][21]">MAIN[2][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][21]">MAIN[3][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][24]">MAIN[2][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[2][23]">MAIN[2][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][22]">MAIN[2][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][14]">MAIN[4][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][14]">MAIN[5][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[5][15]">MAIN[5][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][16]">MAIN[5][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][17]">MAIN[5][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][18]">MAIN[4][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][18]">MAIN[5][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][15]">MAIN[4][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][16]">MAIN[4][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][17]">MAIN[4][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][25]">MAIN[4][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][25]">MAIN[5][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[5][24]">MAIN[5][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][23]">MAIN[5][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][22]">MAIN[5][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][21]">MAIN[4][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][21]">MAIN[5][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][24]">MAIN[4][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[4][23]">MAIN[4][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][22]">MAIN[4][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][14]">MAIN[6][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][14]">MAIN[7][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[7][15]">MAIN[7][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][16]">MAIN[7][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][17]">MAIN[7][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][18]">MAIN[6][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][18]">MAIN[7][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][15]">MAIN[6][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][16]">MAIN[6][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][17]">MAIN[6][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][25]">MAIN[6][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][25]">MAIN[7][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[7][24]">MAIN[7][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][23]">MAIN[7][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][22]">MAIN[7][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][21]">MAIN[6][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][21]">MAIN[7][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][24]">MAIN[6][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[6][23]">MAIN[6][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][22]">MAIN[6][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][14]">MAIN[8][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][14]">MAIN[9][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[9][15]">MAIN[9][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][16]">MAIN[9][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][17]">MAIN[9][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][18]">MAIN[8][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][18]">MAIN[9][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][15]">MAIN[8][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[8][16]">MAIN[8][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][17]">MAIN[8][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][25]">MAIN[8][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][25]">MAIN[9][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[9][24]">MAIN[9][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][23]">MAIN[9][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][22]">MAIN[9][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][21]">MAIN[8][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][21]">MAIN[9][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][24]">MAIN[8][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[8][23]">MAIN[8][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][22]">MAIN[8][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][14]">MAIN[10][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][14]">MAIN[11][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][16]">MAIN[11][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][17]">MAIN[11][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][18]">MAIN[10][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][18]">MAIN[11][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][16]">MAIN[10][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][17]">MAIN[10][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][25]">MAIN[10][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][25]">MAIN[11][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[11][24]">MAIN[11][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][23]">MAIN[11][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][22]">MAIN[11][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][21]">MAIN[10][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][21]">MAIN[11][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][24]">MAIN[10][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[10][23]">MAIN[10][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][22]">MAIN[10][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[13][15]">MAIN[13][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][16]">MAIN[13][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][17]">MAIN[13][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][18]">MAIN[12][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][18]">MAIN[13][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][15]">MAIN[12][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[12][16]">MAIN[12][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][17]">MAIN[12][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][25]">MAIN[12][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][25]">MAIN[13][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[13][24]">MAIN[13][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][23]">MAIN[13][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][22]">MAIN[13][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][21]">MAIN[12][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][21]">MAIN[13][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][24]">MAIN[12][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[12][23]">MAIN[12][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][22]">MAIN[12][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][14]">MAIN[14][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][14]">MAIN[15][14]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[15][15]">MAIN[15][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][16]">MAIN[15][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][17]">MAIN[15][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][18]">MAIN[14][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][18]">MAIN[15][18]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][15]">MAIN[14][15]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][16]">MAIN[14][16]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][17]">MAIN[14][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][25]">MAIN[14][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][25]">MAIN[15][25]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[15][24]">MAIN[15][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][23]">MAIN[15][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][22]">MAIN[15][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][21]">MAIN[14][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][21]">MAIN[15][21]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][24]">MAIN[14][24]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[14][23]">MAIN[14][23]</a></td><td id="siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][22]">MAIN[14][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="32">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>GLOBAL_OUT[0]</td><td>GLOBAL_OUT[1]</td><td>GLOBAL_OUT[2]</td><td>GLOBAL_OUT[3]</td><td>QUAD_V4_W[1]</td><td>QUAD_V4_W[0]</td><td>QUAD_V4_W[3]</td><td>QUAD_V4_W[2]</td><td>QUAD_V4_W[5]</td><td>QUAD_V4_W[4]</td><td>QUAD_V4_W[7]</td><td>QUAD_V4_W[6]</td><td>QUAD_V4_W[9]</td><td>QUAD_V4_W[8]</td><td>QUAD_V4_W[11]</td><td>QUAD_V4_W[10]</td><td>QUAD_V3_W[0]</td><td>QUAD_V3_W[1]</td><td>QUAD_V3_W[2]</td><td>QUAD_V3_W[3]</td><td>QUAD_V3_W[4]</td><td>QUAD_V3_W[5]</td><td>QUAD_V3_W[6]</td><td>QUAD_V3_W[7]</td><td>QUAD_V3_W[8]</td><td>QUAD_V3_W[9]</td><td>QUAD_V3_W[10]</td><td>QUAD_V3_W[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[10]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[10]</td><td>QUAD_V1_W[0]</td><td>QUAD_V1_W[1]</td><td>QUAD_V1_W[2]</td><td>QUAD_V1_W[3]</td><td>QUAD_V1_W[4]</td><td>QUAD_V1_W[5]</td><td>QUAD_V1_W[6]</td><td>QUAD_V1_W[7]</td><td>QUAD_V1_W[8]</td><td>QUAD_V1_W[9]</td><td>QUAD_V1_W[10]</td><td>QUAD_V1_W[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes IMUX_LC</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="10">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[1][28]">MAIN[1][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][26]">MAIN[1][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][29]">MAIN[1][29]</a></td><td>IMUX_LC_I0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[3][28]">MAIN[3][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][27]">MAIN[3][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][26]">MAIN[2][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][26]">MAIN[3][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][29]">MAIN[3][29]</a></td><td>-</td><td>IMUX_LC_I0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[5][28]">MAIN[5][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][27]">MAIN[5][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][26]">MAIN[4][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][26]">MAIN[5][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][29]">MAIN[5][29]</a></td><td>IMUX_LC_I0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[7][28]">MAIN[7][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][27]">MAIN[7][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][26]">MAIN[6][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][26]">MAIN[7][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][29]">MAIN[7][29]</a></td><td>-</td><td>IMUX_LC_I0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[9][28]">MAIN[9][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][27]">MAIN[9][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][26]">MAIN[8][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][26]">MAIN[9][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][29]">MAIN[9][29]</a></td><td>IMUX_LC_I0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[11][28]">MAIN[11][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][27]">MAIN[11][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][26]">MAIN[10][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][26]">MAIN[11][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][29]">MAIN[11][29]</a></td><td>-</td><td>IMUX_LC_I0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[13][28]">MAIN[13][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][27]">MAIN[13][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][26]">MAIN[12][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][26]">MAIN[13][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][29]">MAIN[13][29]</a></td><td>IMUX_LC_I0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[15][28]">MAIN[15][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][27]">MAIN[15][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][26]">MAIN[14][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][26]">MAIN[15][26]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][29]">MAIN[15][29]</a></td><td>-</td><td>IMUX_LC_I0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][30]">MAIN[1][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[0][29]">MAIN[0][29]</a></td><td>-</td><td>IMUX_LC_I1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][28]">MAIN[2][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][30]">MAIN[2][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][30]">MAIN[3][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][29]">MAIN[2][29]</a></td><td>IMUX_LC_I1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][28]">MAIN[4][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[4][27]">MAIN[4][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][30]">MAIN[4][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][30]">MAIN[5][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][29]">MAIN[4][29]</a></td><td>-</td><td>IMUX_LC_I1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][28]">MAIN[6][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[6][27]">MAIN[6][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][30]">MAIN[6][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][30]">MAIN[7][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][29]">MAIN[6][29]</a></td><td>IMUX_LC_I1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][28]">MAIN[8][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[8][27]">MAIN[8][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][30]">MAIN[8][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][30]">MAIN[9][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][29]">MAIN[8][29]</a></td><td>-</td><td>IMUX_LC_I1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][28]">MAIN[10][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[10][27]">MAIN[10][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][30]">MAIN[10][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][30]">MAIN[11][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][29]">MAIN[10][29]</a></td><td>IMUX_LC_I1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][28]">MAIN[12][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[12][27]">MAIN[12][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][30]">MAIN[12][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][30]">MAIN[13][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][29]">MAIN[12][29]</a></td><td>-</td><td>IMUX_LC_I1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][28]">MAIN[14][28]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[14][27]">MAIN[14][27]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][30]">MAIN[14][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][30]">MAIN[15][30]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][29]">MAIN[14][29]</a></td><td>IMUX_LC_I1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[1][33]">MAIN[1][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[1][34]">MAIN[1][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][35]">MAIN[1][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[1][32]">MAIN[1][32]</a></td><td>IMUX_LC_I2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[3][33]">MAIN[3][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[3][34]">MAIN[3][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][35]">MAIN[2][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[3][32]">MAIN[3][32]</a></td><td>-</td><td>IMUX_LC_I2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[5][33]">MAIN[5][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][34]">MAIN[5][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][35]">MAIN[4][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][35]">MAIN[5][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[5][32]">MAIN[5][32]</a></td><td>IMUX_LC_I2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[7][33]">MAIN[7][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[7][34]">MAIN[7][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][35]">MAIN[6][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][35]">MAIN[7][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[7][32]">MAIN[7][32]</a></td><td>-</td><td>IMUX_LC_I2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[9][33]">MAIN[9][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[9][34]">MAIN[9][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][35]">MAIN[8][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][35]">MAIN[9][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[9][32]">MAIN[9][32]</a></td><td>IMUX_LC_I2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[11][33]">MAIN[11][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[11][34]">MAIN[11][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][35]">MAIN[10][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][35]">MAIN[11][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[11][32]">MAIN[11][32]</a></td><td>-</td><td>IMUX_LC_I2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[13][33]">MAIN[13][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[13][34]">MAIN[13][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][35]">MAIN[12][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][35]">MAIN[13][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[13][32]">MAIN[13][32]</a></td><td>IMUX_LC_I2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[15][33]">MAIN[15][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][34]">MAIN[15][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][35]">MAIN[14][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][35]">MAIN[15][35]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[15][32]">MAIN[15][32]</a></td><td>-</td><td>IMUX_LC_I2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[1][31]">MAIN[1][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[0][32]">MAIN[0][32]</a></td><td>-</td><td>-</td><td>IMUX_LC_I3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[2][33]">MAIN[2][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[2][34]">MAIN[2][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][31]">MAIN[2][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][32]">MAIN[2][32]</a></td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[4][33]">MAIN[4][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[4][34]">MAIN[4][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][31]">MAIN[4][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][31]">MAIN[5][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][32]">MAIN[4][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[6][33]">MAIN[6][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[6][34]">MAIN[6][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[6][31]">MAIN[6][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[7][31]">MAIN[7][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[6][32]">MAIN[6][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[8][33]">MAIN[8][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[8][34]">MAIN[8][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[8][31]">MAIN[8][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[9][31]">MAIN[9][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[8][32]">MAIN[8][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[10][33]">MAIN[10][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[10][34]">MAIN[10][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[10][31]">MAIN[10][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[11][31]">MAIN[11][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[10][32]">MAIN[10][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[12][33]">MAIN[12][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[12][34]">MAIN[12][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[12][31]">MAIN[12][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[13][31]">MAIN[13][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[12][32]">MAIN[12][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-4"><a href="#siliconblue-PLB_L04-bit-MAIN[14][33]">MAIN[14][33]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-3"><a href="#siliconblue-PLB_L04-bit-MAIN[14][34]">MAIN[14][34]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][31]">MAIN[14][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][31]">MAIN[15][31]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][32]">MAIN[14][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="10">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td><td>LOCAL_0[1]</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes IMUX_CLK</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_CLK-4"><a href="#siliconblue-PLB_L04-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CLK-3"><a href="#siliconblue-PLB_L04-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CLK-2"><a href="#siliconblue-PLB_L04-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CLK-1"><a href="#siliconblue-PLB_L04-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CLK-0"><a href="#siliconblue-PLB_L04-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>IMUX_CLK</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes IMUX_RST</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_RST-3"><a href="#siliconblue-PLB_L04-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_RST-2"><a href="#siliconblue-PLB_L04-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_RST-1"><a href="#siliconblue-PLB_L04-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_RST-0"><a href="#siliconblue-PLB_L04-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>IMUX_RST</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 switchbox INT muxes IMUX_CE</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L04-INT-mux-IMUX_CE-3"><a href="#siliconblue-PLB_L04-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CE-2"><a href="#siliconblue-PLB_L04-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CE-1"><a href="#siliconblue-PLB_L04-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="siliconblue-PLB_L04-INT-mux-IMUX_CE-0"><a href="#siliconblue-PLB_L04-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>IMUX_CE</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-lc"><a class="header" href="#bels-lc">Bels LC</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 bel LC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>IMUX_LC_I0[0]</td><td>IMUX_LC_I0[1]</td><td>IMUX_LC_I0[2]</td><td>IMUX_LC_I0[3]</td><td>IMUX_LC_I0[4]</td><td>IMUX_LC_I0[5]</td><td>IMUX_LC_I0[6]</td><td>IMUX_LC_I0[7]</td></tr>

<tr><td>I1</td><td>in</td><td>IMUX_LC_I1[0]</td><td>IMUX_LC_I1[1]</td><td>IMUX_LC_I1[2]</td><td>IMUX_LC_I1[3]</td><td>IMUX_LC_I1[4]</td><td>IMUX_LC_I1[5]</td><td>IMUX_LC_I1[6]</td><td>IMUX_LC_I1[7]</td></tr>

<tr><td>I2</td><td>in</td><td>IMUX_LC_I2[0]</td><td>IMUX_LC_I2[1]</td><td>IMUX_LC_I2[2]</td><td>IMUX_LC_I2[3]</td><td>IMUX_LC_I2[4]</td><td>IMUX_LC_I2[5]</td><td>IMUX_LC_I2[6]</td><td>IMUX_LC_I2[7]</td></tr>

<tr><td>I3</td><td>in</td><td>IMUX_LC_I3[0]</td><td>IMUX_LC_I3[1]</td><td>IMUX_LC_I3[2]</td><td>IMUX_LC_I3[3]</td><td>IMUX_LC_I3[4]</td><td>IMUX_LC_I3[5]</td><td>IMUX_LC_I3[6]</td><td>IMUX_LC_I3[7]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td></tr>

<tr><td>RST</td><td>in</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td></tr>

<tr><td>CLK</td><td>in</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td></tr>

<tr><td>CI_OUT</td><td>out</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 bel LC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>CARRY_ENABLE</td><td id="siliconblue-PLB_L04-LC[0]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="siliconblue-PLB_L04-LC[1]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[2][44]">MAIN[2][44]</a></td><td id="siliconblue-PLB_L04-LC[2]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[4][44]">MAIN[4][44]</a></td><td id="siliconblue-PLB_L04-LC[3]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[6][44]">MAIN[6][44]</a></td><td id="siliconblue-PLB_L04-LC[4]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[8][44]">MAIN[8][44]</a></td><td id="siliconblue-PLB_L04-LC[5]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[10][44]">MAIN[10][44]</a></td><td id="siliconblue-PLB_L04-LC[6]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[12][44]">MAIN[12][44]</a></td><td id="siliconblue-PLB_L04-LC[7]-CARRY_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[14][44]">MAIN[14][44]</a></td></tr>

<tr><td>FF_ENABLE</td><td id="siliconblue-PLB_L04-LC[0]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="siliconblue-PLB_L04-LC[1]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[2][45]">MAIN[2][45]</a></td><td id="siliconblue-PLB_L04-LC[2]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[4][45]">MAIN[4][45]</a></td><td id="siliconblue-PLB_L04-LC[3]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[6][45]">MAIN[6][45]</a></td><td id="siliconblue-PLB_L04-LC[4]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[8][45]">MAIN[8][45]</a></td><td id="siliconblue-PLB_L04-LC[5]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[10][45]">MAIN[10][45]</a></td><td id="siliconblue-PLB_L04-LC[6]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[12][45]">MAIN[12][45]</a></td><td id="siliconblue-PLB_L04-LC[7]-FF_ENABLE"><a href="#siliconblue-PLB_L04-bit-MAIN[14][45]">MAIN[14][45]</a></td></tr>

<tr><td>FF_SR_ASYNC</td><td id="siliconblue-PLB_L04-LC[0]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[1][45]">MAIN[1][45]</a></td><td id="siliconblue-PLB_L04-LC[1]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[3][45]">MAIN[3][45]</a></td><td id="siliconblue-PLB_L04-LC[2]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[5][45]">MAIN[5][45]</a></td><td id="siliconblue-PLB_L04-LC[3]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[7][45]">MAIN[7][45]</a></td><td id="siliconblue-PLB_L04-LC[4]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[9][45]">MAIN[9][45]</a></td><td id="siliconblue-PLB_L04-LC[5]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[11][45]">MAIN[11][45]</a></td><td id="siliconblue-PLB_L04-LC[6]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[13][45]">MAIN[13][45]</a></td><td id="siliconblue-PLB_L04-LC[7]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L04-bit-MAIN[15][45]">MAIN[15][45]</a></td></tr>

<tr><td>FF_SR_VALUE bit 0</td><td id="siliconblue-PLB_L04-LC[0]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][44]">MAIN[1][44]</a></td><td id="siliconblue-PLB_L04-LC[1]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][44]">MAIN[3][44]</a></td><td id="siliconblue-PLB_L04-LC[2]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][44]">MAIN[5][44]</a></td><td id="siliconblue-PLB_L04-LC[3]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][44]">MAIN[7][44]</a></td><td id="siliconblue-PLB_L04-LC[4]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][44]">MAIN[9][44]</a></td><td id="siliconblue-PLB_L04-LC[5]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][44]">MAIN[11][44]</a></td><td id="siliconblue-PLB_L04-LC[6]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][44]">MAIN[13][44]</a></td><td id="siliconblue-PLB_L04-LC[7]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][44]">MAIN[15][44]</a></td></tr>

<tr><td>LUT_INIT bit 0</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][40]">MAIN[2][40]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][40]">MAIN[4][40]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][40]">MAIN[6][40]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][40]">MAIN[8][40]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][40]">MAIN[10][40]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][40]">MAIN[12][40]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][40]">MAIN[14][40]</a></td></tr>

<tr><td>LUT_INIT bit 1</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][40]">MAIN[1][40]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][40]">MAIN[3][40]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][40]">MAIN[5][40]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][40]">MAIN[7][40]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][40]">MAIN[9][40]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][40]">MAIN[11][40]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][40]">MAIN[13][40]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][40]">MAIN[15][40]</a></td></tr>

<tr><td>LUT_INIT bit 2</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][41]">MAIN[1][41]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][41]">MAIN[3][41]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][41]">MAIN[5][41]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][41]">MAIN[7][41]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][41]">MAIN[9][41]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][41]">MAIN[11][41]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][41]">MAIN[13][41]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[2]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][41]">MAIN[15][41]</a></td></tr>

<tr><td>LUT_INIT bit 3</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][41]">MAIN[2][41]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][41]">MAIN[4][41]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][41]">MAIN[6][41]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][41]">MAIN[8][41]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][41]">MAIN[10][41]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][41]">MAIN[12][41]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[3]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][41]">MAIN[14][41]</a></td></tr>

<tr><td>LUT_INIT bit 4</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][42]">MAIN[2][42]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][42]">MAIN[4][42]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][42]">MAIN[6][42]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][42]">MAIN[8][42]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][42]">MAIN[10][42]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][42]">MAIN[12][42]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[4]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][42]">MAIN[14][42]</a></td></tr>

<tr><td>LUT_INIT bit 5</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][42]">MAIN[1][42]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][42]">MAIN[3][42]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][42]">MAIN[5][42]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][42]">MAIN[7][42]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][42]">MAIN[9][42]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][42]">MAIN[11][42]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][42]">MAIN[13][42]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[5]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][42]">MAIN[15][42]</a></td></tr>

<tr><td>LUT_INIT bit 6</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][43]">MAIN[1][43]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][43]">MAIN[5][43]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][43]">MAIN[7][43]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][43]">MAIN[9][43]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][43]">MAIN[11][43]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][43]">MAIN[13][43]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[6]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][43]">MAIN[15][43]</a></td></tr>

<tr><td>LUT_INIT bit 7</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][43]">MAIN[2][43]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][43]">MAIN[4][43]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][43]">MAIN[6][43]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][43]">MAIN[8][43]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][43]">MAIN[10][43]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][43]">MAIN[12][43]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[7]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][43]">MAIN[14][43]</a></td></tr>

<tr><td>LUT_INIT bit 8</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][39]">MAIN[2][39]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][39]">MAIN[4][39]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][39]">MAIN[6][39]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][39]">MAIN[8][39]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][39]">MAIN[10][39]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][39]">MAIN[12][39]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[8]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][39]">MAIN[14][39]</a></td></tr>

<tr><td>LUT_INIT bit 9</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][39]">MAIN[1][39]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][39]">MAIN[3][39]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][39]">MAIN[5][39]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][39]">MAIN[7][39]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][39]">MAIN[9][39]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][39]">MAIN[11][39]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][39]">MAIN[13][39]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[9]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][39]">MAIN[15][39]</a></td></tr>

<tr><td>LUT_INIT bit 10</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][38]">MAIN[1][38]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][38]">MAIN[3][38]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][38]">MAIN[5][38]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][38]">MAIN[7][38]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][38]">MAIN[9][38]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][38]">MAIN[11][38]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][38]">MAIN[13][38]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[10]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][38]">MAIN[15][38]</a></td></tr>

<tr><td>LUT_INIT bit 11</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][38]">MAIN[2][38]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][38]">MAIN[4][38]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][38]">MAIN[6][38]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][38]">MAIN[8][38]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][38]">MAIN[10][38]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][38]">MAIN[12][38]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[11]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][38]">MAIN[14][38]</a></td></tr>

<tr><td>LUT_INIT bit 12</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][37]">MAIN[2][37]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][37]">MAIN[4][37]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][37]">MAIN[6][37]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][37]">MAIN[8][37]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][37]">MAIN[10][37]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][37]">MAIN[12][37]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[12]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][37]">MAIN[14][37]</a></td></tr>

<tr><td>LUT_INIT bit 13</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][37]">MAIN[1][37]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][37]">MAIN[5][37]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][37]">MAIN[7][37]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][37]">MAIN[9][37]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][37]">MAIN[11][37]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][37]">MAIN[13][37]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[13]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][37]">MAIN[15][37]</a></td></tr>

<tr><td>LUT_INIT bit 14</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][36]">MAIN[1][36]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[3][36]">MAIN[3][36]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[5][36]">MAIN[5][36]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[7][36]">MAIN[7][36]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[9][36]">MAIN[9][36]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[11][36]">MAIN[11][36]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[13][36]">MAIN[13][36]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[14]"><a href="#siliconblue-PLB_L04-bit-MAIN[15][36]">MAIN[15][36]</a></td></tr>

<tr><td>LUT_INIT bit 15</td><td id="siliconblue-PLB_L04-LC[0]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="siliconblue-PLB_L04-LC[1]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[2][36]">MAIN[2][36]</a></td><td id="siliconblue-PLB_L04-LC[2]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[4][36]">MAIN[4][36]</a></td><td id="siliconblue-PLB_L04-LC[3]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[6][36]">MAIN[6][36]</a></td><td id="siliconblue-PLB_L04-LC[4]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[8][36]">MAIN[8][36]</a></td><td id="siliconblue-PLB_L04-LC[5]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[10][36]">MAIN[10][36]</a></td><td id="siliconblue-PLB_L04-LC[6]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[12][36]">MAIN[12][36]</a></td><td id="siliconblue-PLB_L04-LC[7]-LUT_INIT[15]"><a href="#siliconblue-PLB_L04-bit-MAIN[14][36]">MAIN[14][36]</a></td></tr>

<tr><td>MUX_CI</td><td><a href="#siliconblue-PLB_L04-LC[0]-MUX_CI">[enum: LC_MUX_CI]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 enum LC_MUX_CI</caption>
<thead>
<tr id="siliconblue-PLB_L04-LC[0]-MUX_CI"><th>LC[0].MUX_CI</th><td id="siliconblue-PLB_L04-LC[0]-MUX_CI[1]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="siliconblue-PLB_L04-LC[0]-MUX_CI[0]"><a href="#siliconblue-PLB_L04-bit-MAIN[1][0]">MAIN[1][0]</a></td></tr>

</thead>

<tbody>
<tr><td>ZERO</td><td>0</td><td>0</td></tr>

<tr><td>ONE</td><td>0</td><td>1</td></tr>

<tr><td>CHAIN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_LC_I0[0]</td><td>LC[0].I0</td></tr>

<tr><td>IMUX_LC_I0[1]</td><td>LC[1].I0</td></tr>

<tr><td>IMUX_LC_I0[2]</td><td>LC[2].I0</td></tr>

<tr><td>IMUX_LC_I0[3]</td><td>LC[3].I0</td></tr>

<tr><td>IMUX_LC_I0[4]</td><td>LC[4].I0</td></tr>

<tr><td>IMUX_LC_I0[5]</td><td>LC[5].I0</td></tr>

<tr><td>IMUX_LC_I0[6]</td><td>LC[6].I0</td></tr>

<tr><td>IMUX_LC_I0[7]</td><td>LC[7].I0</td></tr>

<tr><td>IMUX_LC_I1[0]</td><td>LC[0].I1</td></tr>

<tr><td>IMUX_LC_I1[1]</td><td>LC[1].I1</td></tr>

<tr><td>IMUX_LC_I1[2]</td><td>LC[2].I1</td></tr>

<tr><td>IMUX_LC_I1[3]</td><td>LC[3].I1</td></tr>

<tr><td>IMUX_LC_I1[4]</td><td>LC[4].I1</td></tr>

<tr><td>IMUX_LC_I1[5]</td><td>LC[5].I1</td></tr>

<tr><td>IMUX_LC_I1[6]</td><td>LC[6].I1</td></tr>

<tr><td>IMUX_LC_I1[7]</td><td>LC[7].I1</td></tr>

<tr><td>IMUX_LC_I2[0]</td><td>LC[0].I2</td></tr>

<tr><td>IMUX_LC_I2[1]</td><td>LC[1].I2</td></tr>

<tr><td>IMUX_LC_I2[2]</td><td>LC[2].I2</td></tr>

<tr><td>IMUX_LC_I2[3]</td><td>LC[3].I2</td></tr>

<tr><td>IMUX_LC_I2[4]</td><td>LC[4].I2</td></tr>

<tr><td>IMUX_LC_I2[5]</td><td>LC[5].I2</td></tr>

<tr><td>IMUX_LC_I2[6]</td><td>LC[6].I2</td></tr>

<tr><td>IMUX_LC_I2[7]</td><td>LC[7].I2</td></tr>

<tr><td>IMUX_LC_I3[0]</td><td>LC[0].I3</td></tr>

<tr><td>IMUX_LC_I3[1]</td><td>LC[1].I3</td></tr>

<tr><td>IMUX_LC_I3[2]</td><td>LC[2].I3</td></tr>

<tr><td>IMUX_LC_I3[3]</td><td>LC[3].I3</td></tr>

<tr><td>IMUX_LC_I3[4]</td><td>LC[4].I3</td></tr>

<tr><td>IMUX_LC_I3[5]</td><td>LC[5].I3</td></tr>

<tr><td>IMUX_LC_I3[6]</td><td>LC[6].I3</td></tr>

<tr><td>IMUX_LC_I3[7]</td><td>LC[7].I3</td></tr>

<tr><td>IMUX_CLK_OPTINV</td><td>LC[0].CLK, LC[1].CLK, LC[2].CLK, LC[3].CLK, LC[4].CLK, LC[5].CLK, LC[6].CLK, LC[7].CLK</td></tr>

<tr><td>IMUX_RST</td><td>LC[0].RST, LC[1].RST, LC[2].RST, LC[3].RST, LC[4].RST, LC[5].RST, LC[6].RST, LC[7].RST</td></tr>

<tr><td>IMUX_CE</td><td>LC[0].CE, LC[1].CE, LC[2].CE, LC[3].CE, LC[4].CE, LC[5].CE, LC[6].CE, LC[7].CE</td></tr>

<tr><td>OUT_LC[0]</td><td>LC[0].O</td></tr>

<tr><td>OUT_LC[1]</td><td>LC[1].O</td></tr>

<tr><td>OUT_LC[2]</td><td>LC[2].O</td></tr>

<tr><td>OUT_LC[3]</td><td>LC[3].O</td></tr>

<tr><td>OUT_LC[4]</td><td>LC[4].O</td></tr>

<tr><td>OUT_LC[5]</td><td>LC[5].O</td></tr>

<tr><td>OUT_LC[6]</td><td>LC[6].O</td></tr>

<tr><td>OUT_LC[7]</td><td>LC[7].O</td></tr>

<tr><td>LC_CI_OUT[0]</td><td>LC[0].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[1]</td><td>LC[1].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[2]</td><td>LC[2].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[3]</td><td>LC[3].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[4]</td><td>LC[4].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[5]</td><td>LC[5].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[6]</td><td>LC[6].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[7]</td><td>LC[7].CI_OUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L04 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Frame</th><th colspan="54">Bit</th></tr>

<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
<th>B16</th>
<th>B17</th>
<th>B18</th>
<th>B19</th>
<th>B20</th>
<th>B21</th>
<th>B22</th>
<th>B23</th>
<th>B24</th>
<th>B25</th>
<th>B26</th>
<th>B27</th>
<th>B28</th>
<th>B29</th>
<th>B30</th>
<th>B31</th>
<th>B32</th>
<th>B33</th>
<th>B34</th>
<th>B35</th>
<th>B36</th>
<th>B37</th>
<th>B38</th>
<th>B39</th>
<th>B40</th>
<th>B41</th>
<th>B42</th>
<th>B43</th>
<th>B44</th>
<th>B45</th>
<th>B46</th>
<th>B47</th>
<th>B48</th>
<th>B49</th>
<th>B50</th>
<th>B51</th>
<th>B52</th>
<th>B53</th>
</tr>

</thead>

<tbody>
<tr><td>F0</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#siliconblue-PLB_L04-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK">INT: invert IMUX_CLK_OPTINV ← IMUX_CLK</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[5]-LONG_H4[0]">INT: buffer QUAD_H1[5] ← LONG_H4[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V12[1]-1">INT: mux LONG_V12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-2">INT: mux QUAD_V4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-2">INT: mux QUAD_H0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-1">INT: mux QUAD_V4[1] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-0">INT: mux QUAD_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-2">INT: mux QUAD_H0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[1]-1">INT: mux QUAD_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-1">INT: mux QUAD_V4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-2">INT: mux QUAD_H0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-2">INT: mux QUAD_V4[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-4">INT: mux LOCAL_0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-2">INT: mux LOCAL_0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-1">INT: mux LOCAL_0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-0">INT: mux LOCAL_0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-4">INT: mux LOCAL_0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[1]-LONG_V11[1]">INT: buffer QUAD_V3[1] ← LONG_V11[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-4">INT: mux LOCAL_0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-0">INT: mux LOCAL_0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-1">INT: mux LOCAL_0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-2">INT: mux LOCAL_0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-4">INT: mux LOCAL_0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-2">INT: mux IMUX_LC_I0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-3">INT: mux IMUX_LC_I1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-4">INT: mux IMUX_LC_I1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-0">INT: mux IMUX_LC_I1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-2">INT: mux IMUX_LC_I1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-2">INT: mux IMUX_LC_I3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-0">INT: mux IMUX_LC_I3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-4">INT: mux IMUX_LC_I3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-3">INT: mux IMUX_LC_I3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-2">INT: mux IMUX_LC_I2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[15]">LC[0]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[12]">LC[0]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[11]">LC[0]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[8]">LC[0]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[0]">LC[0]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[3]">LC[0]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[4]">LC[0]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[7]">LC[0]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#siliconblue-PLB_L04-LC[0]-CARRY_ENABLE">LC[0]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#siliconblue-PLB_L04-LC[0]-FF_ENABLE">LC[0]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[5]-OUT_LC[0]">INT: buffer QUAD_H1[5] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H4[0]-OUT_LC[0]">INT: buffer LONG_H4[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[1]-OUT_LC[0]">INT: buffer QUAD_V4[1] ← OUT_LC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V12[1]-OUT_LC[0]">INT: buffer LONG_V12[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V4[1]-OUT_LC[0]">INT: buffer LONG_V4[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]">INT: buffer QUAD_V3_W[5] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F1</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#siliconblue-PLB_L04-LC[0]-MUX_CI[0]">LC[0]:  MUX_CI bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#siliconblue-PLB_L04-LC[0]-MUX_CI[1]">LC[0]:  MUX_CI bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V12[1]-0">INT: mux LONG_V12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-1">INT: mux QUAD_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[1]-0">INT: mux QUAD_V4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[0]-0">INT: mux QUAD_H0[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-0">INT: mux QUAD_V4[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-2">INT: mux QUAD_V4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[0]-1">INT: mux QUAD_V4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-0">INT: mux QUAD_H0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[3]-0">INT: mux QUAD_V4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[2]-1">INT: mux QUAD_H0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-3">INT: mux LOCAL_0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-2">INT: mux LOCAL_0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-1">INT: mux LOCAL_0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[0]-0">INT: mux LOCAL_0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[1]-3">INT: mux LOCAL_0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[0]-LONG_V12[0]">INT: buffer QUAD_V3[0] ← LONG_V12[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][21]" title="MAIN[1][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[3]-3">INT: mux LOCAL_0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-0">INT: mux LOCAL_0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][23]" title="MAIN[1][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-1">INT: mux LOCAL_0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-2">INT: mux LOCAL_0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[2]-3">INT: mux LOCAL_0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-1">INT: mux IMUX_LC_I0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-3">INT: mux IMUX_LC_I0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-4">INT: mux IMUX_LC_I0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][29]" title="MAIN[1][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[0]-0">INT: mux IMUX_LC_I0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][30]" title="MAIN[1][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[0]-1">INT: mux IMUX_LC_I1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][31]" title="MAIN[1][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[0]-1">INT: mux IMUX_LC_I3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][32]" title="MAIN[1][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-0">INT: mux IMUX_LC_I2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][33]" title="MAIN[1][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-4">INT: mux IMUX_LC_I2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][34]" title="MAIN[1][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-3">INT: mux IMUX_LC_I2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][35]" title="MAIN[1][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[0]-1">INT: mux IMUX_LC_I2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][36]" title="MAIN[1][36]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[14]">LC[0]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][37]" title="MAIN[1][37]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[13]">LC[0]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[10]">LC[0]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[9]">LC[0]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[1]">LC[0]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][41]" title="MAIN[1][41]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[2]">LC[0]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][42]" title="MAIN[1][42]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[5]">LC[0]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][43]" title="MAIN[1][43]">
<a href="#siliconblue-PLB_L04-LC[0]-LUT_INIT[6]">LC[0]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][44]" title="MAIN[1][44]">
<a href="#siliconblue-PLB_L04-LC[0]-FF_SR_VALUE[0]">LC[0]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][45]" title="MAIN[1][45]">
<a href="#siliconblue-PLB_L04-LC[0]-FF_SR_ASYNC">LC[0]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][46]" title="MAIN[1][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[0]-OUT_LC[0]">INT: buffer QUAD_H0[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][47]" title="MAIN[1][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[8]-OUT_LC[0]">INT: buffer QUAD_H2[8] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][48]" title="MAIN[1][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[4]-OUT_LC[0]">INT: buffer QUAD_V3[4] ← OUT_LC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[9]-OUT_LC[0]">INT: buffer QUAD_V2[9] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]">INT: buffer QUAD_V4_W[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[1][53]" title="MAIN[1][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]">INT: buffer QUAD_V2_W[8] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F2</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CLK-2">INT: mux IMUX_CLK bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CLK-3">INT: mux IMUX_CLK bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CLK-0">INT: mux IMUX_CLK bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H12[0]-0">INT: mux LONG_H12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-1">INT: mux QUAD_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-2">INT: mux QUAD_H4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-2">INT: mux QUAD_V0[1] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-0">INT: mux QUAD_H4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-2">INT: mux QUAD_H4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[1]-1">INT: mux QUAD_H4[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-2">INT: mux QUAD_V0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-2">INT: mux QUAD_H4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-1">INT: mux QUAD_V0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-4">INT: mux LOCAL_0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-2">INT: mux LOCAL_0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-1">INT: mux LOCAL_0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-0">INT: mux LOCAL_0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-4">INT: mux LOCAL_0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][19]" title="MAIN[2][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[3]-LONG_V9[1]">INT: buffer QUAD_V3[3] ← LONG_V9[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][21]" title="MAIN[2][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-4">INT: mux LOCAL_0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][22]" title="MAIN[2][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-0">INT: mux LOCAL_0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][23]" title="MAIN[2][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-1">INT: mux LOCAL_0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-2">INT: mux LOCAL_0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-4">INT: mux LOCAL_0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-2">INT: mux IMUX_LC_I0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-3">INT: mux IMUX_LC_I1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-4">INT: mux IMUX_LC_I1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][29]" title="MAIN[2][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-0">INT: mux IMUX_LC_I1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][30]" title="MAIN[2][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-2">INT: mux IMUX_LC_I1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][31]" title="MAIN[2][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-2">INT: mux IMUX_LC_I3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][32]" title="MAIN[2][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-0">INT: mux IMUX_LC_I3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][33]" title="MAIN[2][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-4">INT: mux IMUX_LC_I3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][34]" title="MAIN[2][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-3">INT: mux IMUX_LC_I3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][35]" title="MAIN[2][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-2">INT: mux IMUX_LC_I2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][36]" title="MAIN[2][36]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[15]">LC[1]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][37]" title="MAIN[2][37]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[12]">LC[1]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[11]">LC[1]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[8]">LC[1]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[0]">LC[1]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][41]" title="MAIN[2][41]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[3]">LC[1]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][42]" title="MAIN[2][42]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[4]">LC[1]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][43]" title="MAIN[2][43]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[7]">LC[1]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][44]" title="MAIN[2][44]">
<a href="#siliconblue-PLB_L04-LC[1]-CARRY_ENABLE">LC[1]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][45]" title="MAIN[2][45]">
<a href="#siliconblue-PLB_L04-LC[1]-FF_ENABLE">LC[1]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][46]" title="MAIN[2][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[7]-OUT_LC[1]">INT: buffer QUAD_H1[7] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][47]" title="MAIN[2][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H5[1]-OUT_LC[1]">INT: buffer LONG_H5[1] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][48]" title="MAIN[2][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[3]-OUT_LC[1]">INT: buffer QUAD_V4[3] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V11[0]-OUT_LC[1]">INT: buffer LONG_V11[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V3[0]-OUT_LC[1]">INT: buffer LONG_V3[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[2][53]" title="MAIN[2][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]">INT: buffer QUAD_V3_W[7] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F3</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CLK-1">INT: mux IMUX_CLK bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[4]-LONG_H5[1]">INT: buffer QUAD_H1[4] ← LONG_H5[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CLK-4">INT: mux IMUX_CLK bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H12[0]-1">INT: mux LONG_H12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-1">INT: mux QUAD_H4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[1]-0">INT: mux QUAD_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[0]-0">INT: mux QUAD_H4[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-0">INT: mux QUAD_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-1">INT: mux QUAD_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[0]-2">INT: mux QUAD_V0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-0">INT: mux QUAD_H4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[3]-0">INT: mux QUAD_V0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[2]-1">INT: mux QUAD_H4[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-3">INT: mux LOCAL_0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-2">INT: mux LOCAL_0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-1">INT: mux LOCAL_0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[4]-0">INT: mux LOCAL_0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[5]-3">INT: mux LOCAL_0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[2]-LONG_V10[0]">INT: buffer QUAD_V3[2] ← LONG_V10[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[7]-3">INT: mux LOCAL_0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-0">INT: mux LOCAL_0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-1">INT: mux LOCAL_0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-2">INT: mux LOCAL_0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_0[6]-3">INT: mux LOCAL_0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-1">INT: mux IMUX_LC_I0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-3">INT: mux IMUX_LC_I0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-4">INT: mux IMUX_LC_I0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[1]-0">INT: mux IMUX_LC_I0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[1]-1">INT: mux IMUX_LC_I1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[1]-1">INT: mux IMUX_LC_I3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][32]" title="MAIN[3][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-0">INT: mux IMUX_LC_I2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-4">INT: mux IMUX_LC_I2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-3">INT: mux IMUX_LC_I2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[1]-1">INT: mux IMUX_LC_I2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[14]">LC[1]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[13]">LC[1]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[10]">LC[1]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[9]">LC[1]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[1]">LC[1]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[2]">LC[1]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[5]">LC[1]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#siliconblue-PLB_L04-LC[1]-LUT_INIT[6]">LC[1]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#siliconblue-PLB_L04-LC[1]-FF_SR_VALUE[0]">LC[1]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#siliconblue-PLB_L04-LC[1]-FF_SR_ASYNC">LC[1]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[2]-OUT_LC[1]">INT: buffer QUAD_H0[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[10]-OUT_LC[1]">INT: buffer QUAD_H2[10] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[6]-OUT_LC[1]">INT: buffer QUAD_V3[6] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[11]-OUT_LC[1]">INT: buffer QUAD_V2[11] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]">INT: buffer QUAD_V4_W[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]">INT: buffer QUAD_V2_W[10] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F4</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CE-2">INT: mux IMUX_CE bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CE-0">INT: mux IMUX_CE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[7]-LONG_H6[0]">INT: buffer QUAD_H1[7] ← LONG_H6[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H0[0]-1">INT: mux LONG_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-2">INT: mux QUAD_V4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-1">INT: mux QUAD_H0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-1">INT: mux QUAD_V4[2] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-2">INT: mux QUAD_H0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-1">INT: mux QUAD_H0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[4]-0">INT: mux QUAD_H0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-0">INT: mux QUAD_V4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-1">INT: mux QUAD_H0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-2">INT: mux QUAD_V4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-4">INT: mux LOCAL_1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-2">INT: mux LOCAL_1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][16]" title="MAIN[4][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-1">INT: mux LOCAL_1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][17]" title="MAIN[4][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-0">INT: mux LOCAL_1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][18]" title="MAIN[4][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-4">INT: mux LOCAL_1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][19]" title="MAIN[4][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[5]-LONG_V7[1]">INT: buffer QUAD_V3[5] ← LONG_V7[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][21]" title="MAIN[4][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-4">INT: mux LOCAL_1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][22]" title="MAIN[4][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-0">INT: mux LOCAL_1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][23]" title="MAIN[4][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-1">INT: mux LOCAL_1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][24]" title="MAIN[4][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-2">INT: mux LOCAL_1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][25]" title="MAIN[4][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-4">INT: mux LOCAL_1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][26]" title="MAIN[4][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-2">INT: mux IMUX_LC_I0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][27]" title="MAIN[4][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-3">INT: mux IMUX_LC_I1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][28]" title="MAIN[4][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-4">INT: mux IMUX_LC_I1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][29]" title="MAIN[4][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-0">INT: mux IMUX_LC_I1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][30]" title="MAIN[4][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-2">INT: mux IMUX_LC_I1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][31]" title="MAIN[4][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-2">INT: mux IMUX_LC_I3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][32]" title="MAIN[4][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-0">INT: mux IMUX_LC_I3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][33]" title="MAIN[4][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-4">INT: mux IMUX_LC_I3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][34]" title="MAIN[4][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-3">INT: mux IMUX_LC_I3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][35]" title="MAIN[4][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-2">INT: mux IMUX_LC_I2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][36]" title="MAIN[4][36]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[15]">LC[2]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][37]" title="MAIN[4][37]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[12]">LC[2]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][38]" title="MAIN[4][38]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[11]">LC[2]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][39]" title="MAIN[4][39]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[8]">LC[2]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][40]" title="MAIN[4][40]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[0]">LC[2]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][41]" title="MAIN[4][41]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[3]">LC[2]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][42]" title="MAIN[4][42]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[4]">LC[2]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][43]" title="MAIN[4][43]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[7]">LC[2]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][44]" title="MAIN[4][44]">
<a href="#siliconblue-PLB_L04-LC[2]-CARRY_ENABLE">LC[2]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][45]" title="MAIN[4][45]">
<a href="#siliconblue-PLB_L04-LC[2]-FF_ENABLE">LC[2]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][46]" title="MAIN[4][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[9]-OUT_LC[2]">INT: buffer QUAD_H1[9] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][47]" title="MAIN[4][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H6[0]-OUT_LC[2]">INT: buffer LONG_H6[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][48]" title="MAIN[4][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[5]-OUT_LC[2]">INT: buffer QUAD_V4[5] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][51]" title="MAIN[4][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V10[1]-OUT_LC[2]">INT: buffer LONG_V10[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][52]" title="MAIN[4][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V2[1]-OUT_LC[2]">INT: buffer LONG_V2[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[4][53]" title="MAIN[4][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]">INT: buffer QUAD_V3_W[9] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F5</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CE-1">INT: mux IMUX_CE bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_CE-3">INT: mux IMUX_CE bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H0[0]-0">INT: mux LONG_H0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-0">INT: mux QUAD_H0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[2]-0">INT: mux QUAD_V4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[3]-2">INT: mux QUAD_H0[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-0">INT: mux QUAD_V4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-2">INT: mux QUAD_V4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[5]-1">INT: mux QUAD_V4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-2">INT: mux QUAD_H0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[4]-1">INT: mux QUAD_V4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[5]-0">INT: mux QUAD_H0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-3">INT: mux LOCAL_1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-2">INT: mux LOCAL_1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][16]" title="MAIN[5][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-1">INT: mux LOCAL_1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][17]" title="MAIN[5][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[0]-0">INT: mux LOCAL_1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][18]" title="MAIN[5][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[1]-3">INT: mux LOCAL_1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][19]" title="MAIN[5][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[4]-LONG_V8[0]">INT: buffer QUAD_V3[4] ← LONG_V8[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][21]" title="MAIN[5][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[3]-3">INT: mux LOCAL_1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][22]" title="MAIN[5][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-0">INT: mux LOCAL_1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][23]" title="MAIN[5][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-1">INT: mux LOCAL_1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][24]" title="MAIN[5][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-2">INT: mux LOCAL_1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][25]" title="MAIN[5][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[2]-3">INT: mux LOCAL_1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][26]" title="MAIN[5][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-1">INT: mux IMUX_LC_I0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][27]" title="MAIN[5][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-3">INT: mux IMUX_LC_I0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][28]" title="MAIN[5][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-4">INT: mux IMUX_LC_I0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][29]" title="MAIN[5][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[2]-0">INT: mux IMUX_LC_I0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][30]" title="MAIN[5][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[2]-1">INT: mux IMUX_LC_I1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][31]" title="MAIN[5][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[2]-1">INT: mux IMUX_LC_I3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][32]" title="MAIN[5][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-0">INT: mux IMUX_LC_I2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][33]" title="MAIN[5][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-4">INT: mux IMUX_LC_I2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][34]" title="MAIN[5][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-3">INT: mux IMUX_LC_I2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][35]" title="MAIN[5][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[2]-1">INT: mux IMUX_LC_I2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][36]" title="MAIN[5][36]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[14]">LC[2]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][37]" title="MAIN[5][37]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[13]">LC[2]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][38]" title="MAIN[5][38]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[10]">LC[2]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][39]" title="MAIN[5][39]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[9]">LC[2]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][40]" title="MAIN[5][40]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[1]">LC[2]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][41]" title="MAIN[5][41]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[2]">LC[2]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][42]" title="MAIN[5][42]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[5]">LC[2]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][43]" title="MAIN[5][43]">
<a href="#siliconblue-PLB_L04-LC[2]-LUT_INIT[6]">LC[2]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][44]" title="MAIN[5][44]">
<a href="#siliconblue-PLB_L04-LC[2]-FF_SR_VALUE[0]">LC[2]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][45]" title="MAIN[5][45]">
<a href="#siliconblue-PLB_L04-LC[2]-FF_SR_ASYNC">LC[2]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][46]" title="MAIN[5][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[4]-OUT_LC[2]">INT: buffer QUAD_H0[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][47]" title="MAIN[5][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[1]-OUT_LC[2]">INT: buffer QUAD_H3[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][48]" title="MAIN[5][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[8]-OUT_LC[2]">INT: buffer QUAD_V3[8] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][51]" title="MAIN[5][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[0]-OUT_LC[2]">INT: buffer QUAD_V1[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][52]" title="MAIN[5][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]">INT: buffer QUAD_V4_W[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[5][53]" title="MAIN[5][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]">INT: buffer QUAD_V1_W[1] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F6</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-2">INT: mux GLOBAL_OUT[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-0">INT: mux GLOBAL_OUT[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[6]-LONG_H7[1]">INT: buffer QUAD_H1[6] ← LONG_H7[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V0[1]-1">INT: mux LONG_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-1">INT: mux QUAD_V0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-1">INT: mux QUAD_H4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-2">INT: mux QUAD_V0[2] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-2">INT: mux QUAD_H4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-1">INT: mux QUAD_H4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[4]-0">INT: mux QUAD_H4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-2">INT: mux QUAD_V0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-1">INT: mux QUAD_H4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][13]" title="MAIN[6][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-1">INT: mux QUAD_V0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][14]" title="MAIN[6][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-4">INT: mux LOCAL_1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][15]" title="MAIN[6][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-2">INT: mux LOCAL_1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][16]" title="MAIN[6][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-1">INT: mux LOCAL_1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][17]" title="MAIN[6][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-0">INT: mux LOCAL_1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][18]" title="MAIN[6][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-4">INT: mux LOCAL_1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][19]" title="MAIN[6][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[7]-LONG_V5[1]">INT: buffer QUAD_V3[7] ← LONG_V5[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][21]" title="MAIN[6][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-4">INT: mux LOCAL_1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][22]" title="MAIN[6][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-0">INT: mux LOCAL_1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][23]" title="MAIN[6][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-1">INT: mux LOCAL_1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][24]" title="MAIN[6][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-2">INT: mux LOCAL_1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][25]" title="MAIN[6][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-4">INT: mux LOCAL_1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][26]" title="MAIN[6][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-2">INT: mux IMUX_LC_I0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][27]" title="MAIN[6][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-3">INT: mux IMUX_LC_I1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][28]" title="MAIN[6][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-4">INT: mux IMUX_LC_I1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][29]" title="MAIN[6][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-0">INT: mux IMUX_LC_I1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][30]" title="MAIN[6][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-2">INT: mux IMUX_LC_I1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][31]" title="MAIN[6][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-2">INT: mux IMUX_LC_I3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][32]" title="MAIN[6][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-0">INT: mux IMUX_LC_I3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][33]" title="MAIN[6][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-4">INT: mux IMUX_LC_I3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][34]" title="MAIN[6][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-3">INT: mux IMUX_LC_I3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][35]" title="MAIN[6][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-2">INT: mux IMUX_LC_I2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][36]" title="MAIN[6][36]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[15]">LC[3]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][37]" title="MAIN[6][37]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[12]">LC[3]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][38]" title="MAIN[6][38]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[11]">LC[3]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][39]" title="MAIN[6][39]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[8]">LC[3]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][40]" title="MAIN[6][40]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[0]">LC[3]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][41]" title="MAIN[6][41]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[3]">LC[3]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][42]" title="MAIN[6][42]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[4]">LC[3]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][43]" title="MAIN[6][43]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[7]">LC[3]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][44]" title="MAIN[6][44]">
<a href="#siliconblue-PLB_L04-LC[3]-CARRY_ENABLE">LC[3]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][45]" title="MAIN[6][45]">
<a href="#siliconblue-PLB_L04-LC[3]-FF_ENABLE">LC[3]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][46]" title="MAIN[6][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[11]-OUT_LC[3]">INT: buffer QUAD_H1[11] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][47]" title="MAIN[6][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H7[1]-OUT_LC[3]">INT: buffer LONG_H7[1] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][48]" title="MAIN[6][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[7]-OUT_LC[3]">INT: buffer QUAD_V4[7] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][51]" title="MAIN[6][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V9[0]-OUT_LC[3]">INT: buffer LONG_V9[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][52]" title="MAIN[6][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V1[0]-OUT_LC[3]">INT: buffer LONG_V1[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[6][53]" title="MAIN[6][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]">INT: buffer QUAD_V3_W[11] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F7</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-1">INT: mux GLOBAL_OUT[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[0]-3">INT: mux GLOBAL_OUT[0] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V0[1]-0">INT: mux LONG_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-0">INT: mux QUAD_H4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[2]-0">INT: mux QUAD_V0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[3]-2">INT: mux QUAD_H4[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-0">INT: mux QUAD_V0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-1">INT: mux QUAD_V0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[5]-2">INT: mux QUAD_V0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-2">INT: mux QUAD_H4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[4]-0">INT: mux QUAD_V0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[5]-0">INT: mux QUAD_H4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-3">INT: mux LOCAL_1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-2">INT: mux LOCAL_1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][16]" title="MAIN[7][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-1">INT: mux LOCAL_1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][17]" title="MAIN[7][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[4]-0">INT: mux LOCAL_1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][18]" title="MAIN[7][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[5]-3">INT: mux LOCAL_1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][19]" title="MAIN[7][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[6]-LONG_V6[0]">INT: buffer QUAD_V3[6] ← LONG_V6[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][21]" title="MAIN[7][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[7]-3">INT: mux LOCAL_1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][22]" title="MAIN[7][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-0">INT: mux LOCAL_1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][23]" title="MAIN[7][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-1">INT: mux LOCAL_1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][24]" title="MAIN[7][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-2">INT: mux LOCAL_1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][25]" title="MAIN[7][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_1[6]-3">INT: mux LOCAL_1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][26]" title="MAIN[7][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-1">INT: mux IMUX_LC_I0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][27]" title="MAIN[7][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-3">INT: mux IMUX_LC_I0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][28]" title="MAIN[7][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-4">INT: mux IMUX_LC_I0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][29]" title="MAIN[7][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[3]-0">INT: mux IMUX_LC_I0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][30]" title="MAIN[7][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[3]-1">INT: mux IMUX_LC_I1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][31]" title="MAIN[7][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[3]-1">INT: mux IMUX_LC_I3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][32]" title="MAIN[7][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-0">INT: mux IMUX_LC_I2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][33]" title="MAIN[7][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-4">INT: mux IMUX_LC_I2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][34]" title="MAIN[7][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-3">INT: mux IMUX_LC_I2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][35]" title="MAIN[7][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[3]-1">INT: mux IMUX_LC_I2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][36]" title="MAIN[7][36]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[14]">LC[3]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][37]" title="MAIN[7][37]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[13]">LC[3]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][38]" title="MAIN[7][38]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[10]">LC[3]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][39]" title="MAIN[7][39]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[9]">LC[3]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][40]" title="MAIN[7][40]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[1]">LC[3]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][41]" title="MAIN[7][41]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[2]">LC[3]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][42]" title="MAIN[7][42]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[5]">LC[3]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][43]" title="MAIN[7][43]">
<a href="#siliconblue-PLB_L04-LC[3]-LUT_INIT[6]">LC[3]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][44]" title="MAIN[7][44]">
<a href="#siliconblue-PLB_L04-LC[3]-FF_SR_VALUE[0]">LC[3]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][45]" title="MAIN[7][45]">
<a href="#siliconblue-PLB_L04-LC[3]-FF_SR_ASYNC">LC[3]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][46]" title="MAIN[7][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[6]-OUT_LC[3]">INT: buffer QUAD_H0[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][47]" title="MAIN[7][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[3]-OUT_LC[3]">INT: buffer QUAD_H3[3] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][48]" title="MAIN[7][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[10]-OUT_LC[3]">INT: buffer QUAD_V3[10] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][51]" title="MAIN[7][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[2]-OUT_LC[3]">INT: buffer QUAD_V1[2] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][52]" title="MAIN[7][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]">INT: buffer QUAD_V4_W[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[7][53]" title="MAIN[7][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]">INT: buffer QUAD_V1_W[3] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F8</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-2">INT: mux GLOBAL_OUT[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-0">INT: mux GLOBAL_OUT[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[9]-LONG_H8[0]">INT: buffer QUAD_H1[9] ← LONG_H8[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V12[0]-1">INT: mux LONG_V12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-2">INT: mux QUAD_V4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-1">INT: mux QUAD_H0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-0">INT: mux QUAD_V4[7] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-2">INT: mux QUAD_H0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-1">INT: mux QUAD_H0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[7]-0">INT: mux QUAD_H0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-0">INT: mux QUAD_V4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-2">INT: mux QUAD_H0[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-2">INT: mux QUAD_V4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-4">INT: mux LOCAL_2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-2">INT: mux LOCAL_2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][16]" title="MAIN[8][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-1">INT: mux LOCAL_2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][17]" title="MAIN[8][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-0">INT: mux LOCAL_2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][18]" title="MAIN[8][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-4">INT: mux LOCAL_2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][19]" title="MAIN[8][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[9]-LONG_V3[1]">INT: buffer QUAD_V3[9] ← LONG_V3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][21]" title="MAIN[8][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-4">INT: mux LOCAL_2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][22]" title="MAIN[8][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-0">INT: mux LOCAL_2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][23]" title="MAIN[8][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-1">INT: mux LOCAL_2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][24]" title="MAIN[8][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-2">INT: mux LOCAL_2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][25]" title="MAIN[8][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-4">INT: mux LOCAL_2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][26]" title="MAIN[8][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-2">INT: mux IMUX_LC_I0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][27]" title="MAIN[8][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-3">INT: mux IMUX_LC_I1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][28]" title="MAIN[8][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-4">INT: mux IMUX_LC_I1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][29]" title="MAIN[8][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-0">INT: mux IMUX_LC_I1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][30]" title="MAIN[8][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-2">INT: mux IMUX_LC_I1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][31]" title="MAIN[8][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-2">INT: mux IMUX_LC_I3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][32]" title="MAIN[8][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-0">INT: mux IMUX_LC_I3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][33]" title="MAIN[8][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-4">INT: mux IMUX_LC_I3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][34]" title="MAIN[8][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-3">INT: mux IMUX_LC_I3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][35]" title="MAIN[8][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-2">INT: mux IMUX_LC_I2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][36]" title="MAIN[8][36]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[15]">LC[4]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][37]" title="MAIN[8][37]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[12]">LC[4]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][38]" title="MAIN[8][38]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[11]">LC[4]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][39]" title="MAIN[8][39]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[8]">LC[4]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][40]" title="MAIN[8][40]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[0]">LC[4]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][41]" title="MAIN[8][41]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[3]">LC[4]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][42]" title="MAIN[8][42]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[4]">LC[4]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][43]" title="MAIN[8][43]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[7]">LC[4]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][44]" title="MAIN[8][44]">
<a href="#siliconblue-PLB_L04-LC[4]-CARRY_ENABLE">LC[4]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][45]" title="MAIN[8][45]">
<a href="#siliconblue-PLB_L04-LC[4]-FF_ENABLE">LC[4]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][46]" title="MAIN[8][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[0]-OUT_LC[4]">INT: buffer QUAD_H2[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][47]" title="MAIN[8][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H0[0]-OUT_LC[4]">INT: buffer LONG_H0[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][48]" title="MAIN[8][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H8[0]-OUT_LC[4]">INT: buffer LONG_H8[0] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][51]" title="MAIN[8][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[4]-OUT_LC[4]">INT: buffer QUAD_V1[4] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][52]" title="MAIN[8][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V8[1]-OUT_LC[4]">INT: buffer LONG_V8[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[8][53]" title="MAIN[8][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]">INT: buffer QUAD_V2_W[0] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F9</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-1">INT: mux GLOBAL_OUT[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[1]-3">INT: mux GLOBAL_OUT[1] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V12[0]-0">INT: mux LONG_V12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-0">INT: mux QUAD_H0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[7]-1">INT: mux QUAD_V4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[6]-2">INT: mux QUAD_H0[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-1">INT: mux QUAD_V4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-2">INT: mux QUAD_V4[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[6]-0">INT: mux QUAD_V4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-1">INT: mux QUAD_H0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[9]-1">INT: mux QUAD_V4[9] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[8]-0">INT: mux QUAD_H0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][14]" title="MAIN[9][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-3">INT: mux LOCAL_2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-2">INT: mux LOCAL_2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][16]" title="MAIN[9][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-1">INT: mux LOCAL_2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][17]" title="MAIN[9][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[0]-0">INT: mux LOCAL_2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][18]" title="MAIN[9][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[1]-3">INT: mux LOCAL_2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][19]" title="MAIN[9][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[8]-LONG_V4[0]">INT: buffer QUAD_V3[8] ← LONG_V4[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][21]" title="MAIN[9][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[3]-3">INT: mux LOCAL_2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][22]" title="MAIN[9][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-0">INT: mux LOCAL_2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][23]" title="MAIN[9][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-1">INT: mux LOCAL_2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][24]" title="MAIN[9][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-2">INT: mux LOCAL_2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][25]" title="MAIN[9][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[2]-3">INT: mux LOCAL_2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][26]" title="MAIN[9][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-1">INT: mux IMUX_LC_I0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][27]" title="MAIN[9][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-3">INT: mux IMUX_LC_I0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][28]" title="MAIN[9][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-4">INT: mux IMUX_LC_I0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][29]" title="MAIN[9][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[4]-0">INT: mux IMUX_LC_I0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][30]" title="MAIN[9][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[4]-1">INT: mux IMUX_LC_I1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][31]" title="MAIN[9][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[4]-1">INT: mux IMUX_LC_I3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][32]" title="MAIN[9][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-0">INT: mux IMUX_LC_I2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][33]" title="MAIN[9][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-4">INT: mux IMUX_LC_I2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][34]" title="MAIN[9][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-3">INT: mux IMUX_LC_I2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][35]" title="MAIN[9][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[4]-1">INT: mux IMUX_LC_I2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][36]" title="MAIN[9][36]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[14]">LC[4]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][37]" title="MAIN[9][37]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[13]">LC[4]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][38]" title="MAIN[9][38]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[10]">LC[4]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][39]" title="MAIN[9][39]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[9]">LC[4]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][40]" title="MAIN[9][40]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[1]">LC[4]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][41]" title="MAIN[9][41]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[2]">LC[4]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][42]" title="MAIN[9][42]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[5]">LC[4]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][43]" title="MAIN[9][43]">
<a href="#siliconblue-PLB_L04-LC[4]-LUT_INIT[6]">LC[4]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][44]" title="MAIN[9][44]">
<a href="#siliconblue-PLB_L04-LC[4]-FF_SR_VALUE[0]">LC[4]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][45]" title="MAIN[9][45]">
<a href="#siliconblue-PLB_L04-LC[4]-FF_SR_ASYNC">LC[4]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][46]" title="MAIN[9][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[8]-OUT_LC[4]">INT: buffer QUAD_H0[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][47]" title="MAIN[9][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[5]-OUT_LC[4]">INT: buffer QUAD_H3[5] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][48]" title="MAIN[9][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[9]-OUT_LC[4]">INT: buffer QUAD_V4[9] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][51]" title="MAIN[9][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[1]-OUT_LC[4]">INT: buffer QUAD_V2[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][52]" title="MAIN[9][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]">INT: buffer QUAD_V4_W[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[9][53]" title="MAIN[9][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]">INT: buffer QUAD_V1_W[5] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F10</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-2">INT: mux GLOBAL_OUT[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-0">INT: mux GLOBAL_OUT[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[8]-LONG_H9[1]">INT: buffer QUAD_H1[8] ← LONG_H9[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H12[1]-0">INT: mux LONG_H12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-1">INT: mux QUAD_V0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-1">INT: mux QUAD_H4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-2">INT: mux QUAD_V0[7] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-2">INT: mux QUAD_H4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-1">INT: mux QUAD_H4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[7]-0">INT: mux QUAD_H4[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-2">INT: mux QUAD_V0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-2">INT: mux QUAD_H4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-1">INT: mux QUAD_V0[9] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-4">INT: mux LOCAL_2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-2">INT: mux LOCAL_2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][16]" title="MAIN[10][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-1">INT: mux LOCAL_2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][17]" title="MAIN[10][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-0">INT: mux LOCAL_2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][18]" title="MAIN[10][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-4">INT: mux LOCAL_2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][19]" title="MAIN[10][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[11]-LONG_V1[1]">INT: buffer QUAD_V3[11] ← LONG_V1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][21]" title="MAIN[10][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-4">INT: mux LOCAL_2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][22]" title="MAIN[10][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-0">INT: mux LOCAL_2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][23]" title="MAIN[10][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-1">INT: mux LOCAL_2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][24]" title="MAIN[10][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-2">INT: mux LOCAL_2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][25]" title="MAIN[10][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-4">INT: mux LOCAL_2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][26]" title="MAIN[10][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-2">INT: mux IMUX_LC_I0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][27]" title="MAIN[10][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-3">INT: mux IMUX_LC_I1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][28]" title="MAIN[10][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-4">INT: mux IMUX_LC_I1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][29]" title="MAIN[10][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-0">INT: mux IMUX_LC_I1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][30]" title="MAIN[10][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-2">INT: mux IMUX_LC_I1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][31]" title="MAIN[10][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-2">INT: mux IMUX_LC_I3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][32]" title="MAIN[10][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-0">INT: mux IMUX_LC_I3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][33]" title="MAIN[10][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-4">INT: mux IMUX_LC_I3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][34]" title="MAIN[10][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-3">INT: mux IMUX_LC_I3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][35]" title="MAIN[10][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-2">INT: mux IMUX_LC_I2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][36]" title="MAIN[10][36]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[15]">LC[5]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][37]" title="MAIN[10][37]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[12]">LC[5]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][38]" title="MAIN[10][38]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[11]">LC[5]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][39]" title="MAIN[10][39]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[8]">LC[5]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][40]" title="MAIN[10][40]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[0]">LC[5]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][41]" title="MAIN[10][41]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[3]">LC[5]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][42]" title="MAIN[10][42]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[4]">LC[5]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][43]" title="MAIN[10][43]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[7]">LC[5]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][44]" title="MAIN[10][44]">
<a href="#siliconblue-PLB_L04-LC[5]-CARRY_ENABLE">LC[5]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][45]" title="MAIN[10][45]">
<a href="#siliconblue-PLB_L04-LC[5]-FF_ENABLE">LC[5]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][46]" title="MAIN[10][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[2]-OUT_LC[5]">INT: buffer QUAD_H2[2] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][47]" title="MAIN[10][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H1[1]-OUT_LC[5]">INT: buffer LONG_H1[1] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][48]" title="MAIN[10][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H9[1]-OUT_LC[5]">INT: buffer LONG_H9[1] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][51]" title="MAIN[10][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[6]-OUT_LC[5]">INT: buffer QUAD_V1[6] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][52]" title="MAIN[10][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V7[0]-OUT_LC[5]">INT: buffer LONG_V7[0] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[10][53]" title="MAIN[10][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]">INT: buffer QUAD_V2_W[2] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F11</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-1">INT: mux GLOBAL_OUT[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[2]-3">INT: mux GLOBAL_OUT[2] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H12[1]-1">INT: mux LONG_H12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-0">INT: mux QUAD_H4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[7]-0">INT: mux QUAD_V0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[6]-2">INT: mux QUAD_H4[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-0">INT: mux QUAD_V0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-1">INT: mux QUAD_V0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[6]-2">INT: mux QUAD_V0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-1">INT: mux QUAD_H4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[9]-0">INT: mux QUAD_V0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[8]-0">INT: mux QUAD_H4[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-3">INT: mux LOCAL_2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-2">INT: mux LOCAL_2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][16]" title="MAIN[11][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-1">INT: mux LOCAL_2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][17]" title="MAIN[11][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[4]-0">INT: mux LOCAL_2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][18]" title="MAIN[11][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[5]-3">INT: mux LOCAL_2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][19]" title="MAIN[11][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[10]-LONG_V2[0]">INT: buffer QUAD_V3[10] ← LONG_V2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][21]" title="MAIN[11][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[7]-3">INT: mux LOCAL_2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][22]" title="MAIN[11][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-0">INT: mux LOCAL_2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][23]" title="MAIN[11][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-1">INT: mux LOCAL_2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][24]" title="MAIN[11][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-2">INT: mux LOCAL_2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][25]" title="MAIN[11][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_2[6]-3">INT: mux LOCAL_2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][26]" title="MAIN[11][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-1">INT: mux IMUX_LC_I0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][27]" title="MAIN[11][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-3">INT: mux IMUX_LC_I0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][28]" title="MAIN[11][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-4">INT: mux IMUX_LC_I0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][29]" title="MAIN[11][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[5]-0">INT: mux IMUX_LC_I0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][30]" title="MAIN[11][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[5]-1">INT: mux IMUX_LC_I1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][31]" title="MAIN[11][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[5]-1">INT: mux IMUX_LC_I3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][32]" title="MAIN[11][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-0">INT: mux IMUX_LC_I2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][33]" title="MAIN[11][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-4">INT: mux IMUX_LC_I2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][34]" title="MAIN[11][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-3">INT: mux IMUX_LC_I2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][35]" title="MAIN[11][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[5]-1">INT: mux IMUX_LC_I2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][36]" title="MAIN[11][36]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[14]">LC[5]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][37]" title="MAIN[11][37]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[13]">LC[5]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][38]" title="MAIN[11][38]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[10]">LC[5]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][39]" title="MAIN[11][39]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[9]">LC[5]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][40]" title="MAIN[11][40]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[1]">LC[5]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][41]" title="MAIN[11][41]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[2]">LC[5]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][42]" title="MAIN[11][42]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[5]">LC[5]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][43]" title="MAIN[11][43]">
<a href="#siliconblue-PLB_L04-LC[5]-LUT_INIT[6]">LC[5]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][44]" title="MAIN[11][44]">
<a href="#siliconblue-PLB_L04-LC[5]-FF_SR_VALUE[0]">LC[5]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][45]" title="MAIN[11][45]">
<a href="#siliconblue-PLB_L04-LC[5]-FF_SR_ASYNC">LC[5]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][46]" title="MAIN[11][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H0[10]-OUT_LC[5]">INT: buffer QUAD_H0[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][47]" title="MAIN[11][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[7]-OUT_LC[5]">INT: buffer QUAD_H3[7] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][48]" title="MAIN[11][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4[11]-OUT_LC[5]">INT: buffer QUAD_V4[11] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][51]" title="MAIN[11][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[3]-OUT_LC[5]">INT: buffer QUAD_V2[3] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][52]" title="MAIN[11][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]">INT: buffer QUAD_V4_W[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[11][53]" title="MAIN[11][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]">INT: buffer QUAD_V1_W[7] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F12</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-2">INT: mux GLOBAL_OUT[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-0">INT: mux GLOBAL_OUT[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[11]-LONG_H10[0]">INT: buffer QUAD_H1[11] ← LONG_H10[0]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H0[1]-1">INT: mux LONG_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-2">INT: mux QUAD_V4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-2">INT: mux QUAD_H0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-0">INT: mux QUAD_V4[8] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-1">INT: mux QUAD_H0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-2">INT: mux QUAD_H0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[10]-0">INT: mux QUAD_H0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-0">INT: mux QUAD_V4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-2">INT: mux QUAD_H0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-2">INT: mux QUAD_V4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-4">INT: mux LOCAL_3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-2">INT: mux LOCAL_3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][16]" title="MAIN[12][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-1">INT: mux LOCAL_3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][17]" title="MAIN[12][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-0">INT: mux LOCAL_3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][18]" title="MAIN[12][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-4">INT: mux LOCAL_3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][19]" title="MAIN[12][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[0]-LONG_H1[1]">INT: buffer QUAD_H1[0] ← LONG_H1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][21]" title="MAIN[12][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-4">INT: mux LOCAL_3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][22]" title="MAIN[12][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-0">INT: mux LOCAL_3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][23]" title="MAIN[12][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-1">INT: mux LOCAL_3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][24]" title="MAIN[12][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-2">INT: mux LOCAL_3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][25]" title="MAIN[12][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-4">INT: mux LOCAL_3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][26]" title="MAIN[12][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-2">INT: mux IMUX_LC_I0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][27]" title="MAIN[12][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-3">INT: mux IMUX_LC_I1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][28]" title="MAIN[12][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-4">INT: mux IMUX_LC_I1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][29]" title="MAIN[12][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-0">INT: mux IMUX_LC_I1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][30]" title="MAIN[12][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-2">INT: mux IMUX_LC_I1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][31]" title="MAIN[12][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-2">INT: mux IMUX_LC_I3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][32]" title="MAIN[12][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-0">INT: mux IMUX_LC_I3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][33]" title="MAIN[12][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-4">INT: mux IMUX_LC_I3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][34]" title="MAIN[12][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-3">INT: mux IMUX_LC_I3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][35]" title="MAIN[12][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-2">INT: mux IMUX_LC_I2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][36]" title="MAIN[12][36]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[15]">LC[6]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][37]" title="MAIN[12][37]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[12]">LC[6]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][38]" title="MAIN[12][38]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[11]">LC[6]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][39]" title="MAIN[12][39]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[8]">LC[6]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][40]" title="MAIN[12][40]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[0]">LC[6]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][41]" title="MAIN[12][41]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[3]">LC[6]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][42]" title="MAIN[12][42]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[4]">LC[6]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][43]" title="MAIN[12][43]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[7]">LC[6]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][44]" title="MAIN[12][44]">
<a href="#siliconblue-PLB_L04-LC[6]-CARRY_ENABLE">LC[6]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][45]" title="MAIN[12][45]">
<a href="#siliconblue-PLB_L04-LC[6]-FF_ENABLE">LC[6]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][46]" title="MAIN[12][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[4]-OUT_LC[6]">INT: buffer QUAD_H2[4] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][47]" title="MAIN[12][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H2[0]-OUT_LC[6]">INT: buffer LONG_H2[0] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][48]" title="MAIN[12][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H10[0]-OUT_LC[6]">INT: buffer LONG_H10[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][51]" title="MAIN[12][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[8]-OUT_LC[6]">INT: buffer QUAD_V1[8] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][52]" title="MAIN[12][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V6[1]-OUT_LC[6]">INT: buffer LONG_V6[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[12][53]" title="MAIN[12][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]">INT: buffer QUAD_V2_W[4] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F13</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-1">INT: mux GLOBAL_OUT[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#siliconblue-PLB_L04-INT-mux-GLOBAL_OUT[3]-3">INT: mux GLOBAL_OUT[3] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_H0[1]-0">INT: mux LONG_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-0">INT: mux QUAD_H0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[8]-1">INT: mux QUAD_V4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[9]-1">INT: mux QUAD_H0[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-1">INT: mux QUAD_V4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-2">INT: mux QUAD_V4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[11]-0">INT: mux QUAD_V4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-1">INT: mux QUAD_H0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V4[10]-1">INT: mux QUAD_V4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H0[11]-0">INT: mux QUAD_H0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-3">INT: mux LOCAL_3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][15]" title="MAIN[13][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-2">INT: mux LOCAL_3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][16]" title="MAIN[13][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-1">INT: mux LOCAL_3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][17]" title="MAIN[13][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[0]-0">INT: mux LOCAL_3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][18]" title="MAIN[13][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[1]-3">INT: mux LOCAL_3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][19]" title="MAIN[13][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[1]-LONG_H0[0]">INT: buffer QUAD_H1[1] ← LONG_H0[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][21]" title="MAIN[13][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[3]-3">INT: mux LOCAL_3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][22]" title="MAIN[13][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-0">INT: mux LOCAL_3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][23]" title="MAIN[13][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-1">INT: mux LOCAL_3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][24]" title="MAIN[13][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-2">INT: mux LOCAL_3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][25]" title="MAIN[13][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[2]-3">INT: mux LOCAL_3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][26]" title="MAIN[13][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-1">INT: mux IMUX_LC_I0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][27]" title="MAIN[13][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-3">INT: mux IMUX_LC_I0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][28]" title="MAIN[13][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-4">INT: mux IMUX_LC_I0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][29]" title="MAIN[13][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[6]-0">INT: mux IMUX_LC_I0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][30]" title="MAIN[13][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[6]-1">INT: mux IMUX_LC_I1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][31]" title="MAIN[13][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[6]-1">INT: mux IMUX_LC_I3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][32]" title="MAIN[13][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-0">INT: mux IMUX_LC_I2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][33]" title="MAIN[13][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-4">INT: mux IMUX_LC_I2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][34]" title="MAIN[13][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-3">INT: mux IMUX_LC_I2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][35]" title="MAIN[13][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[6]-1">INT: mux IMUX_LC_I2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][36]" title="MAIN[13][36]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[14]">LC[6]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][37]" title="MAIN[13][37]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[13]">LC[6]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][38]" title="MAIN[13][38]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[10]">LC[6]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][39]" title="MAIN[13][39]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[9]">LC[6]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][40]" title="MAIN[13][40]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[1]">LC[6]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][41]" title="MAIN[13][41]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[2]">LC[6]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][42]" title="MAIN[13][42]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[5]">LC[6]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][43]" title="MAIN[13][43]">
<a href="#siliconblue-PLB_L04-LC[6]-LUT_INIT[6]">LC[6]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][44]" title="MAIN[13][44]">
<a href="#siliconblue-PLB_L04-LC[6]-FF_SR_VALUE[0]">LC[6]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][45]" title="MAIN[13][45]">
<a href="#siliconblue-PLB_L04-LC[6]-FF_SR_ASYNC">LC[6]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][46]" title="MAIN[13][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[1]-OUT_LC[6]">INT: buffer QUAD_H1[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][47]" title="MAIN[13][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[9]-OUT_LC[6]">INT: buffer QUAD_H3[9] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][48]" title="MAIN[13][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[0]-OUT_LC[6]">INT: buffer QUAD_V3[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][51]" title="MAIN[13][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[5]-OUT_LC[6]">INT: buffer QUAD_V2[5] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][52]" title="MAIN[13][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]">INT: buffer QUAD_V3_W[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[13][53]" title="MAIN[13][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]">INT: buffer QUAD_V1_W[9] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F14</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_RST-2">INT: mux IMUX_RST bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_RST-0">INT: mux IMUX_RST bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[10]-LONG_H11[1]">INT: buffer QUAD_H1[10] ← LONG_H11[1]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V0[0]-1">INT: mux LONG_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-1">INT: mux QUAD_V0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-2">INT: mux QUAD_H4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-2">INT: mux QUAD_V0[8] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-1">INT: mux QUAD_H4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-2">INT: mux QUAD_H4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[10]-0">INT: mux QUAD_H4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-2">INT: mux QUAD_V0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-2">INT: mux QUAD_H4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-1">INT: mux QUAD_V0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-4">INT: mux LOCAL_3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-2">INT: mux LOCAL_3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][16]" title="MAIN[14][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-1">INT: mux LOCAL_3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][17]" title="MAIN[14][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-0">INT: mux LOCAL_3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][18]" title="MAIN[14][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-4">INT: mux LOCAL_3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][19]" title="MAIN[14][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[2]-LONG_H3[1]">INT: buffer QUAD_H1[2] ← LONG_H3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][21]" title="MAIN[14][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-4">INT: mux LOCAL_3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][22]" title="MAIN[14][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-0">INT: mux LOCAL_3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][23]" title="MAIN[14][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-1">INT: mux LOCAL_3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][24]" title="MAIN[14][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-2">INT: mux LOCAL_3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][25]" title="MAIN[14][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-4">INT: mux LOCAL_3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][26]" title="MAIN[14][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-2">INT: mux IMUX_LC_I0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][27]" title="MAIN[14][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-3">INT: mux IMUX_LC_I1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][28]" title="MAIN[14][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-4">INT: mux IMUX_LC_I1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][29]" title="MAIN[14][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-0">INT: mux IMUX_LC_I1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][30]" title="MAIN[14][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-2">INT: mux IMUX_LC_I1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][31]" title="MAIN[14][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-2">INT: mux IMUX_LC_I3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][32]" title="MAIN[14][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-0">INT: mux IMUX_LC_I3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][33]" title="MAIN[14][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-4">INT: mux IMUX_LC_I3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][34]" title="MAIN[14][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-3">INT: mux IMUX_LC_I3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][35]" title="MAIN[14][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-2">INT: mux IMUX_LC_I2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][36]" title="MAIN[14][36]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[15]">LC[7]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][37]" title="MAIN[14][37]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[12]">LC[7]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][38]" title="MAIN[14][38]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[11]">LC[7]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][39]" title="MAIN[14][39]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[8]">LC[7]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][40]" title="MAIN[14][40]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[0]">LC[7]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][41]" title="MAIN[14][41]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[3]">LC[7]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][42]" title="MAIN[14][42]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[4]">LC[7]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][43]" title="MAIN[14][43]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[7]">LC[7]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][44]" title="MAIN[14][44]">
<a href="#siliconblue-PLB_L04-LC[7]-CARRY_ENABLE">LC[7]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][45]" title="MAIN[14][45]">
<a href="#siliconblue-PLB_L04-LC[7]-FF_ENABLE">LC[7]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][46]" title="MAIN[14][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H2[6]-OUT_LC[7]">INT: buffer QUAD_H2[6] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][47]" title="MAIN[14][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H3[1]-OUT_LC[7]">INT: buffer LONG_H3[1] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][48]" title="MAIN[14][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_H11[1]-OUT_LC[7]">INT: buffer LONG_H11[1] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][51]" title="MAIN[14][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1[10]-OUT_LC[7]">INT: buffer QUAD_V1[10] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][52]" title="MAIN[14][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-LONG_V5[0]-OUT_LC[7]">INT: buffer LONG_V5[0] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[14][53]" title="MAIN[14][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]">INT: buffer QUAD_V2_W[6] ← OUT_LC[7]</a>
</td>
</tr>

<tr><td>F15</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_RST-1">INT: mux IMUX_RST bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_RST-3">INT: mux IMUX_RST bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#siliconblue-PLB_L04-INT-mux-LONG_V0[0]-0">INT: mux LONG_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-0">INT: mux QUAD_H4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[8]-0">INT: mux QUAD_V0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[9]-1">INT: mux QUAD_H4[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-0">INT: mux QUAD_V0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-1">INT: mux QUAD_V0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[11]-2">INT: mux QUAD_V0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-1">INT: mux QUAD_H4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_V0[10]-0">INT: mux QUAD_V0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#siliconblue-PLB_L04-INT-mux-QUAD_H4[11]-0">INT: mux QUAD_H4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-3">INT: mux LOCAL_3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-2">INT: mux LOCAL_3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][16]" title="MAIN[15][16]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-1">INT: mux LOCAL_3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][17]" title="MAIN[15][17]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[4]-0">INT: mux LOCAL_3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][18]" title="MAIN[15][18]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[5]-3">INT: mux LOCAL_3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][19]" title="MAIN[15][19]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[3]-LONG_H2[0]">INT: buffer QUAD_H1[3] ← LONG_H2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][21]" title="MAIN[15][21]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[7]-3">INT: mux LOCAL_3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][22]" title="MAIN[15][22]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-0">INT: mux LOCAL_3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][23]" title="MAIN[15][23]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-1">INT: mux LOCAL_3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][24]" title="MAIN[15][24]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-2">INT: mux LOCAL_3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][25]" title="MAIN[15][25]">
<a href="#siliconblue-PLB_L04-INT-mux-LOCAL_3[6]-3">INT: mux LOCAL_3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][26]" title="MAIN[15][26]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-1">INT: mux IMUX_LC_I0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][27]" title="MAIN[15][27]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-3">INT: mux IMUX_LC_I0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][28]" title="MAIN[15][28]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-4">INT: mux IMUX_LC_I0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][29]" title="MAIN[15][29]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I0[7]-0">INT: mux IMUX_LC_I0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][30]" title="MAIN[15][30]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I1[7]-1">INT: mux IMUX_LC_I1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][31]" title="MAIN[15][31]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I3[7]-1">INT: mux IMUX_LC_I3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][32]" title="MAIN[15][32]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-0">INT: mux IMUX_LC_I2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][33]" title="MAIN[15][33]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-4">INT: mux IMUX_LC_I2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][34]" title="MAIN[15][34]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-3">INT: mux IMUX_LC_I2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][35]" title="MAIN[15][35]">
<a href="#siliconblue-PLB_L04-INT-mux-IMUX_LC_I2[7]-1">INT: mux IMUX_LC_I2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][36]" title="MAIN[15][36]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[14]">LC[7]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][37]" title="MAIN[15][37]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[13]">LC[7]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][38]" title="MAIN[15][38]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[10]">LC[7]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][39]" title="MAIN[15][39]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[9]">LC[7]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][40]" title="MAIN[15][40]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[1]">LC[7]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][41]" title="MAIN[15][41]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[2]">LC[7]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][42]" title="MAIN[15][42]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[5]">LC[7]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][43]" title="MAIN[15][43]">
<a href="#siliconblue-PLB_L04-LC[7]-LUT_INIT[6]">LC[7]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][44]" title="MAIN[15][44]">
<a href="#siliconblue-PLB_L04-LC[7]-FF_SR_VALUE[0]">LC[7]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][45]" title="MAIN[15][45]">
<a href="#siliconblue-PLB_L04-LC[7]-FF_SR_ASYNC">LC[7]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][46]" title="MAIN[15][46]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H1[3]-OUT_LC[7]">INT: buffer QUAD_H1[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][47]" title="MAIN[15][47]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_H3[11]-OUT_LC[7]">INT: buffer QUAD_H3[11] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][48]" title="MAIN[15][48]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3[2]-OUT_LC[7]">INT: buffer QUAD_V3[2] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][51]" title="MAIN[15][51]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V2[7]-OUT_LC[7]">INT: buffer QUAD_V2[7] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][52]" title="MAIN[15][52]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]">INT: buffer QUAD_V3_W[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L04-bit-MAIN[15][53]" title="MAIN[15][53]">
<a href="#siliconblue-PLB_L04-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]">INT: buffer QUAD_V1_W[11] ← OUT_LC[7]</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-plb_l08"><a class="header" href="#tile-plb_l08">Tile PLB_L08</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[0]-OUT_LC[0]"><td>QUAD_H0[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][46]">MAIN[1][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[2]-OUT_LC[1]"><td>QUAD_H0[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[4]-OUT_LC[2]"><td>QUAD_H0[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][46]">MAIN[5][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[6]-OUT_LC[3]"><td>QUAD_H0[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][46]">MAIN[7][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[8]-OUT_LC[4]"><td>QUAD_H0[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][46]">MAIN[9][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H0[10]-OUT_LC[5]"><td>QUAD_H0[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][46]">MAIN[11][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[0]-LONG_H1[1]"><td>QUAD_H1[0]</td><td>LONG_H1[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][19]">MAIN[12][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[1]-LONG_H0[0]"><td>QUAD_H1[1]</td><td>LONG_H0[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][19]">MAIN[13][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[1]-OUT_LC[6]"><td>QUAD_H1[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][46]">MAIN[13][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[2]-LONG_H3[1]"><td>QUAD_H1[2]</td><td>LONG_H3[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][19]">MAIN[14][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[3]-LONG_H2[0]"><td>QUAD_H1[3]</td><td>LONG_H2[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][19]">MAIN[15][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[3]-OUT_LC[7]"><td>QUAD_H1[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][46]">MAIN[15][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[4]-LONG_H5[1]"><td>QUAD_H1[4]</td><td>LONG_H5[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[5]-LONG_H4[0]"><td>QUAD_H1[5]</td><td>LONG_H4[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[5]-OUT_LC[0]"><td>QUAD_H1[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[6]-LONG_H7[1]"><td>QUAD_H1[6]</td><td>LONG_H7[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][2]">MAIN[6][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[7]-LONG_H6[0]"><td>QUAD_H1[7]</td><td>LONG_H6[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[7]-OUT_LC[1]"><td>QUAD_H1[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][46]">MAIN[2][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[8]-LONG_H9[1]"><td>QUAD_H1[8]</td><td>LONG_H9[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[9]-LONG_H8[0]"><td>QUAD_H1[9]</td><td>LONG_H8[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][2]">MAIN[8][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[9]-OUT_LC[2]"><td>QUAD_H1[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][46]">MAIN[4][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[10]-LONG_H11[1]"><td>QUAD_H1[10]</td><td>LONG_H11[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[11]-LONG_H10[0]"><td>QUAD_H1[11]</td><td>LONG_H10[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H1[11]-OUT_LC[3]"><td>QUAD_H1[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][46]">MAIN[6][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[0]-OUT_LC[4]"><td>QUAD_H2[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][46]">MAIN[8][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[2]-OUT_LC[5]"><td>QUAD_H2[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][46]">MAIN[10][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[4]-OUT_LC[6]"><td>QUAD_H2[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][46]">MAIN[12][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[6]-OUT_LC[7]"><td>QUAD_H2[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][46]">MAIN[14][46]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[8]-OUT_LC[0]"><td>QUAD_H2[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][47]">MAIN[1][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H2[10]-OUT_LC[1]"><td>QUAD_H2[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[1]-OUT_LC[2]"><td>QUAD_H3[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][47]">MAIN[5][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[3]-OUT_LC[3]"><td>QUAD_H3[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][47]">MAIN[7][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[5]-OUT_LC[4]"><td>QUAD_H3[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][47]">MAIN[9][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[7]-OUT_LC[5]"><td>QUAD_H3[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][47]">MAIN[11][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[9]-OUT_LC[6]"><td>QUAD_H3[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][47]">MAIN[13][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_H3[11]-OUT_LC[7]"><td>QUAD_H3[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][47]">MAIN[15][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[0]-OUT_LC[2]"><td>QUAD_V1[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][51]">MAIN[5][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[2]-OUT_LC[3]"><td>QUAD_V1[2]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][51]">MAIN[7][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[4]-OUT_LC[4]"><td>QUAD_V1[4]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][51]">MAIN[8][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[6]-OUT_LC[5]"><td>QUAD_V1[6]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][51]">MAIN[10][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[8]-OUT_LC[6]"><td>QUAD_V1[8]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][51]">MAIN[12][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1[10]-OUT_LC[7]"><td>QUAD_V1[10]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][51]">MAIN[14][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]"><td>QUAD_V1_W[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][53]">MAIN[5][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]"><td>QUAD_V1_W[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][53]">MAIN[7][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]"><td>QUAD_V1_W[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][53]">MAIN[9][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]"><td>QUAD_V1_W[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][53]">MAIN[11][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]"><td>QUAD_V1_W[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][53]">MAIN[13][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]"><td>QUAD_V1_W[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][53]">MAIN[15][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[1]-OUT_LC[4]"><td>QUAD_V2[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][51]">MAIN[9][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[3]-OUT_LC[5]"><td>QUAD_V2[3]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][51]">MAIN[11][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[5]-OUT_LC[6]"><td>QUAD_V2[5]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][51]">MAIN[13][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[7]-OUT_LC[7]"><td>QUAD_V2[7]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][51]">MAIN[15][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[9]-OUT_LC[0]"><td>QUAD_V2[9]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][51]">MAIN[1][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2[11]-OUT_LC[1]"><td>QUAD_V2[11]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]"><td>QUAD_V2_W[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][53]">MAIN[8][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]"><td>QUAD_V2_W[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][53]">MAIN[10][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]"><td>QUAD_V2_W[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][53]">MAIN[12][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]"><td>QUAD_V2_W[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][53]">MAIN[14][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]"><td>QUAD_V2_W[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][53]">MAIN[1][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]"><td>QUAD_V2_W[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[0]-LONG_V12[0]"><td>QUAD_V3[0]</td><td>LONG_V12[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][19]">MAIN[1][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[0]-OUT_LC[6]"><td>QUAD_V3[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][48]">MAIN[13][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[1]-LONG_V11[1]"><td>QUAD_V3[1]</td><td>LONG_V11[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[2]-LONG_V10[0]"><td>QUAD_V3[2]</td><td>LONG_V10[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[2]-OUT_LC[7]"><td>QUAD_V3[2]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][48]">MAIN[15][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[3]-LONG_V9[1]"><td>QUAD_V3[3]</td><td>LONG_V9[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][19]">MAIN[2][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[4]-LONG_V8[0]"><td>QUAD_V3[4]</td><td>LONG_V8[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][19]">MAIN[5][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[4]-OUT_LC[0]"><td>QUAD_V3[4]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][48]">MAIN[1][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[5]-LONG_V7[1]"><td>QUAD_V3[5]</td><td>LONG_V7[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][19]">MAIN[4][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[6]-LONG_V6[0]"><td>QUAD_V3[6]</td><td>LONG_V6[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][19]">MAIN[7][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[6]-OUT_LC[1]"><td>QUAD_V3[6]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][48]">MAIN[3][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[7]-LONG_V5[1]"><td>QUAD_V3[7]</td><td>LONG_V5[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][19]">MAIN[6][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[8]-LONG_V4[0]"><td>QUAD_V3[8]</td><td>LONG_V4[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][19]">MAIN[9][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[8]-OUT_LC[2]"><td>QUAD_V3[8]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][48]">MAIN[5][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[9]-LONG_V3[1]"><td>QUAD_V3[9]</td><td>LONG_V3[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][19]">MAIN[8][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[10]-LONG_V2[0]"><td>QUAD_V3[10]</td><td>LONG_V2[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][19]">MAIN[11][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[10]-OUT_LC[3]"><td>QUAD_V3[10]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][48]">MAIN[7][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3[11]-LONG_V1[1]"><td>QUAD_V3[11]</td><td>LONG_V1[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][19]">MAIN[10][19]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]"><td>QUAD_V3_W[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[13][52]">MAIN[13][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]"><td>QUAD_V3_W[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[15][52]">MAIN[15][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]"><td>QUAD_V3_W[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]"><td>QUAD_V3_W[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][53]">MAIN[2][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]"><td>QUAD_V3_W[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][53]">MAIN[4][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]"><td>QUAD_V3_W[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][53]">MAIN[6][53]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[1]-OUT_LC[0]"><td>QUAD_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[3]-OUT_LC[1]"><td>QUAD_V4[3]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][48]">MAIN[2][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[5]-OUT_LC[2]"><td>QUAD_V4[5]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][48]">MAIN[4][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[7]-OUT_LC[3]"><td>QUAD_V4[7]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][48]">MAIN[6][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[9]-OUT_LC[4]"><td>QUAD_V4[9]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][48]">MAIN[9][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4[11]-OUT_LC[5]"><td>QUAD_V4[11]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][48]">MAIN[11][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]"><td>QUAD_V4_W[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[1][52]">MAIN[1][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]"><td>QUAD_V4_W[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]"><td>QUAD_V4_W[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[5][52]">MAIN[5][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]"><td>QUAD_V4_W[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[7][52]">MAIN[7][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]"><td>QUAD_V4_W[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[9][52]">MAIN[9][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]"><td>QUAD_V4_W[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[11][52]">MAIN[11][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H0[0]-OUT_LC[4]"><td>LONG_H0[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][47]">MAIN[8][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H1[1]-OUT_LC[5]"><td>LONG_H1[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][47]">MAIN[10][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H2[0]-OUT_LC[6]"><td>LONG_H2[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][47]">MAIN[12][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H3[1]-OUT_LC[7]"><td>LONG_H3[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][47]">MAIN[14][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H4[0]-OUT_LC[0]"><td>LONG_H4[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H5[1]-OUT_LC[1]"><td>LONG_H5[1]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][47]">MAIN[2][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H6[0]-OUT_LC[2]"><td>LONG_H6[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][47]">MAIN[4][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H7[1]-OUT_LC[3]"><td>LONG_H7[1]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][47]">MAIN[6][47]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H8[0]-OUT_LC[4]"><td>LONG_H8[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][48]">MAIN[8][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H9[1]-OUT_LC[5]"><td>LONG_H9[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][48]">MAIN[10][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H10[0]-OUT_LC[6]"><td>LONG_H10[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][48]">MAIN[12][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_H11[1]-OUT_LC[7]"><td>LONG_H11[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][48]">MAIN[14][48]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V1[0]-OUT_LC[3]"><td>LONG_V1[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][52]">MAIN[6][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V2[1]-OUT_LC[2]"><td>LONG_V2[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][52]">MAIN[4][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V3[0]-OUT_LC[1]"><td>LONG_V3[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][52]">MAIN[2][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V4[1]-OUT_LC[0]"><td>LONG_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V5[0]-OUT_LC[7]"><td>LONG_V5[0]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[14][52]">MAIN[14][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V6[1]-OUT_LC[6]"><td>LONG_V6[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[12][52]">MAIN[12][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V7[0]-OUT_LC[5]"><td>LONG_V7[0]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[10][52]">MAIN[10][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V8[1]-OUT_LC[4]"><td>LONG_V8[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[8][52]">MAIN[8][52]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V9[0]-OUT_LC[3]"><td>LONG_V9[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[6][51]">MAIN[6][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V10[1]-OUT_LC[2]"><td>LONG_V10[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[4][51]">MAIN[4][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V11[0]-OUT_LC[1]"><td>LONG_V11[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[2][51]">MAIN[2][51]</a></td></tr>

<tr id="siliconblue-PLB_L08-INT-progbuf-LONG_V12[1]-OUT_LC[0]"><td>LONG_V12[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_L08-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK"><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK</td><td><a href="#siliconblue-PLB_L08-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes GLOBAL_OUT</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>GLOBAL_OUT[0]</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>GLOBAL_OUT[1]</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][1]">MAIN[10][1]</a></td><td>GLOBAL_OUT[2]</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>GLOBAL_OUT[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes QUAD_H</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>QUAD_H0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>-</td><td>QUAD_H0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][13]">MAIN[1][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>-</td><td>-</td><td>QUAD_H0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[5][6]">MAIN[5][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][4]">MAIN[5][4]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][10]">MAIN[4][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][13]">MAIN[5][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][4]">MAIN[9][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][10]">MAIN[8][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][13]">MAIN[9][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][4]">MAIN[13][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][10]">MAIN[12][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][12]">MAIN[12][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][11]">MAIN[13][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][13]">MAIN[13][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][6]">MAIN[3][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][8]">MAIN[2][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][13]">MAIN[3][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][11]">MAIN[3][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][4]">MAIN[7][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][10]">MAIN[6][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[7][11]">MAIN[7][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][12]">MAIN[6][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][13]">MAIN[7][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][4]">MAIN[11][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][8]">MAIN[10][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][13]">MAIN[11][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][4]">MAIN[15][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][10]">MAIN[14][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][12]">MAIN[14][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][11]">MAIN[15][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][13]">MAIN[15][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes QUAD_V</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][8]">MAIN[3][8]</a></td><td>QUAD_V0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>-</td><td>QUAD_V0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>-</td><td>-</td><td>QUAD_V0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[2][13]">MAIN[2][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][12]">MAIN[3][12]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][13]">MAIN[6][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][12]">MAIN[7][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[7][10]">MAIN[7][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[11][10]">MAIN[11][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][8]">MAIN[11][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][5]">MAIN[11][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][5]">MAIN[15][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][11]">MAIN[10][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][12]">MAIN[11][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][11]">MAIN[14][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][12]">MAIN[15][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][5]">MAIN[5][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][12]">MAIN[1][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][13]">MAIN[4][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][8]">MAIN[5][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[9][9]">MAIN[9][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][10]">MAIN[9][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][6]">MAIN[12][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][13]">MAIN[8][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][11]">MAIN[8][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][13]">MAIN[12][13]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][11]">MAIN[12][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][10]">MAIN[13][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[0]</td><td>QUAD_H0[4]</td><td>QUAD_H0[2]</td><td>QUAD_H0[1]</td><td>QUAD_H0[4]</td><td>QUAD_H0[3]</td><td>QUAD_H0[6]</td><td>QUAD_H0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_H0[8]</td><td>QUAD_H0[7]</td><td>QUAD_H0[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[5]</td><td>QUAD_H0[11]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[10]</td><td>QUAD_V0[3]</td><td>QUAD_V0[0]</td><td>QUAD_V0[5]</td><td>QUAD_V0[2]</td><td>QUAD_V0[7]</td><td>QUAD_V0[4]</td><td>QUAD_V0[9]</td><td>QUAD_V0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_H4[8]</td><td>QUAD_H4[7]</td><td>QUAD_H4[10]</td><td>QUAD_H4[9]</td><td>QUAD_H4[0]</td><td>QUAD_H4[11]</td><td>QUAD_H4[2]</td><td>QUAD_H4[1]</td><td>QUAD_H4[4]</td><td>QUAD_H4[3]</td><td>QUAD_H4[6]</td><td>QUAD_H4[5]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_V0[8]</td><td>QUAD_V0[9]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[11]</td><td>QUAD_V4[8]</td><td>QUAD_V4[1]</td><td>QUAD_V4[10]</td><td>QUAD_V4[3]</td><td>QUAD_V4[0]</td><td>QUAD_V4[5]</td><td>QUAD_V4[2]</td><td>QUAD_V4[7]</td><td>QUAD_V4[4]</td><td>QUAD_V4[9]</td><td>QUAD_V4[6]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_V0[8]</td><td>QUAD_H4[4]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_H4[5]</td><td>QUAD_V0[9]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes LONG_H</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_H0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_H0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>LONG_H0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_H0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[12][3]">MAIN[12][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_H0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][3]">MAIN[13][3]</a></td><td>-</td><td>LONG_H0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_H12[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_H12[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>-</td><td>-</td><td>LONG_H12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_H12[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_H12[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][3]">MAIN[10][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_H12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes LONG_V</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_V0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_V0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>LONG_V0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_V0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_V0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>-</td><td>LONG_V0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_V12[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_V12[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][3]">MAIN[9][3]</a></td><td>-</td><td>-</td><td>LONG_V12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LONG_V12[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="siliconblue-PLB_L08-INT-mux-LONG_V12[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][3]">MAIN[1][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_V12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V12[0]</td><td>LONG_V12[1]</td><td>LONG_V0[0]</td><td>LONG_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes LOCAL</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="32">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][14]">MAIN[1][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][17]">MAIN[1][17]</a></td><td>LOCAL_0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[0][17]">MAIN[0][17]</a></td><td>-</td><td>LOCAL_0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][25]">MAIN[1][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[1][24]">MAIN[1][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][23]">MAIN[1][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][22]">MAIN[1][22]</a></td><td>-</td><td>-</td><td>LOCAL_0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][21]">MAIN[0][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][21]">MAIN[1][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][14]">MAIN[2][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][16]">MAIN[3][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][17]">MAIN[3][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][18]">MAIN[3][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][17]">MAIN[2][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][25]">MAIN[2][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][25]">MAIN[3][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[3][24]">MAIN[3][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][23]">MAIN[3][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][22]">MAIN[3][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][21]">MAIN[2][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][21]">MAIN[3][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][24]">MAIN[2][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[2][23]">MAIN[2][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][22]">MAIN[2][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][14]">MAIN[4][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][14]">MAIN[5][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[5][15]">MAIN[5][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][16]">MAIN[5][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][17]">MAIN[5][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][18]">MAIN[4][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][18]">MAIN[5][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][15]">MAIN[4][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][16]">MAIN[4][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][17]">MAIN[4][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][25]">MAIN[4][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][25]">MAIN[5][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[5][24]">MAIN[5][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][23]">MAIN[5][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][22]">MAIN[5][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][21]">MAIN[4][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][21]">MAIN[5][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][24]">MAIN[4][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[4][23]">MAIN[4][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][22]">MAIN[4][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][14]">MAIN[6][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][14]">MAIN[7][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[7][15]">MAIN[7][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][16]">MAIN[7][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][17]">MAIN[7][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][18]">MAIN[6][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][18]">MAIN[7][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][15]">MAIN[6][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][16]">MAIN[6][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][17]">MAIN[6][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][25]">MAIN[6][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][25]">MAIN[7][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[7][24]">MAIN[7][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][23]">MAIN[7][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][22]">MAIN[7][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][21]">MAIN[6][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][21]">MAIN[7][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][24]">MAIN[6][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[6][23]">MAIN[6][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][22]">MAIN[6][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][14]">MAIN[8][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][14]">MAIN[9][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[9][15]">MAIN[9][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][16]">MAIN[9][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][17]">MAIN[9][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][18]">MAIN[8][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][18]">MAIN[9][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][15]">MAIN[8][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[8][16]">MAIN[8][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][17]">MAIN[8][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][25]">MAIN[8][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][25]">MAIN[9][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[9][24]">MAIN[9][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][23]">MAIN[9][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][22]">MAIN[9][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][21]">MAIN[8][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][21]">MAIN[9][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][24]">MAIN[8][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[8][23]">MAIN[8][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][22]">MAIN[8][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][14]">MAIN[10][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][14]">MAIN[11][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][16]">MAIN[11][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][17]">MAIN[11][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][18]">MAIN[10][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][18]">MAIN[11][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][16]">MAIN[10][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][17]">MAIN[10][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][25]">MAIN[10][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][25]">MAIN[11][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[11][24]">MAIN[11][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][23]">MAIN[11][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][22]">MAIN[11][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][21]">MAIN[10][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][21]">MAIN[11][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][24]">MAIN[10][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[10][23]">MAIN[10][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][22]">MAIN[10][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[13][15]">MAIN[13][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][16]">MAIN[13][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][17]">MAIN[13][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][18]">MAIN[12][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][18]">MAIN[13][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][15]">MAIN[12][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[12][16]">MAIN[12][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][17]">MAIN[12][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][25]">MAIN[12][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][25]">MAIN[13][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[13][24]">MAIN[13][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][23]">MAIN[13][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][22]">MAIN[13][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][21]">MAIN[12][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][21]">MAIN[13][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][24]">MAIN[12][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[12][23]">MAIN[12][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][22]">MAIN[12][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][14]">MAIN[14][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][14]">MAIN[15][14]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[15][15]">MAIN[15][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][16]">MAIN[15][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][17]">MAIN[15][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][18]">MAIN[14][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][18]">MAIN[15][18]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][15]">MAIN[14][15]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][16]">MAIN[14][16]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][17]">MAIN[14][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][25]">MAIN[14][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][25]">MAIN[15][25]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[15][24]">MAIN[15][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][23]">MAIN[15][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][22]">MAIN[15][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][21]">MAIN[14][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][21]">MAIN[15][21]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][24]">MAIN[14][24]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[14][23]">MAIN[14][23]</a></td><td id="siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][22]">MAIN[14][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="32">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>GLOBAL_OUT[0]</td><td>GLOBAL_OUT[1]</td><td>GLOBAL_OUT[2]</td><td>GLOBAL_OUT[3]</td><td>QUAD_V4_W[1]</td><td>QUAD_V4_W[0]</td><td>QUAD_V4_W[3]</td><td>QUAD_V4_W[2]</td><td>QUAD_V4_W[5]</td><td>QUAD_V4_W[4]</td><td>QUAD_V4_W[7]</td><td>QUAD_V4_W[6]</td><td>QUAD_V4_W[9]</td><td>QUAD_V4_W[8]</td><td>QUAD_V4_W[11]</td><td>QUAD_V4_W[10]</td><td>QUAD_V3_W[0]</td><td>QUAD_V3_W[1]</td><td>QUAD_V3_W[2]</td><td>QUAD_V3_W[3]</td><td>QUAD_V3_W[4]</td><td>QUAD_V3_W[5]</td><td>QUAD_V3_W[6]</td><td>QUAD_V3_W[7]</td><td>QUAD_V3_W[8]</td><td>QUAD_V3_W[9]</td><td>QUAD_V3_W[10]</td><td>QUAD_V3_W[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[10]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[10]</td><td>QUAD_V1_W[0]</td><td>QUAD_V1_W[1]</td><td>QUAD_V1_W[2]</td><td>QUAD_V1_W[3]</td><td>QUAD_V1_W[4]</td><td>QUAD_V1_W[5]</td><td>QUAD_V1_W[6]</td><td>QUAD_V1_W[7]</td><td>QUAD_V1_W[8]</td><td>QUAD_V1_W[9]</td><td>QUAD_V1_W[10]</td><td>QUAD_V1_W[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes IMUX_LC</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="10">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[1][28]">MAIN[1][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][26]">MAIN[1][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][29]">MAIN[1][29]</a></td><td>IMUX_LC_I0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[3][28]">MAIN[3][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][27]">MAIN[3][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][26]">MAIN[2][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][26]">MAIN[3][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][29]">MAIN[3][29]</a></td><td>-</td><td>IMUX_LC_I0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[5][28]">MAIN[5][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][27]">MAIN[5][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][26]">MAIN[4][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][26]">MAIN[5][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][29]">MAIN[5][29]</a></td><td>IMUX_LC_I0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[7][28]">MAIN[7][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][27]">MAIN[7][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][26]">MAIN[6][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][26]">MAIN[7][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][29]">MAIN[7][29]</a></td><td>-</td><td>IMUX_LC_I0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[9][28]">MAIN[9][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][27]">MAIN[9][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][26]">MAIN[8][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][26]">MAIN[9][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][29]">MAIN[9][29]</a></td><td>IMUX_LC_I0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[11][28]">MAIN[11][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][27]">MAIN[11][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][26]">MAIN[10][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][26]">MAIN[11][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][29]">MAIN[11][29]</a></td><td>-</td><td>IMUX_LC_I0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[13][28]">MAIN[13][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][27]">MAIN[13][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][26]">MAIN[12][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][26]">MAIN[13][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][29]">MAIN[13][29]</a></td><td>IMUX_LC_I0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[15][28]">MAIN[15][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][27]">MAIN[15][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][26]">MAIN[14][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][26]">MAIN[15][26]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][29]">MAIN[15][29]</a></td><td>-</td><td>IMUX_LC_I0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][30]">MAIN[1][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[0][29]">MAIN[0][29]</a></td><td>-</td><td>IMUX_LC_I1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][28]">MAIN[2][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][30]">MAIN[2][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][30]">MAIN[3][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][29]">MAIN[2][29]</a></td><td>IMUX_LC_I1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][28]">MAIN[4][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[4][27]">MAIN[4][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][30]">MAIN[4][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][30]">MAIN[5][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][29]">MAIN[4][29]</a></td><td>-</td><td>IMUX_LC_I1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][28]">MAIN[6][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[6][27]">MAIN[6][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][30]">MAIN[6][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][30]">MAIN[7][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][29]">MAIN[6][29]</a></td><td>IMUX_LC_I1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][28]">MAIN[8][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[8][27]">MAIN[8][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][30]">MAIN[8][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][30]">MAIN[9][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][29]">MAIN[8][29]</a></td><td>-</td><td>IMUX_LC_I1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][28]">MAIN[10][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[10][27]">MAIN[10][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][30]">MAIN[10][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][30]">MAIN[11][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][29]">MAIN[10][29]</a></td><td>IMUX_LC_I1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][28]">MAIN[12][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[12][27]">MAIN[12][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][30]">MAIN[12][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][30]">MAIN[13][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][29]">MAIN[12][29]</a></td><td>-</td><td>IMUX_LC_I1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][28]">MAIN[14][28]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[14][27]">MAIN[14][27]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][30]">MAIN[14][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][30]">MAIN[15][30]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][29]">MAIN[14][29]</a></td><td>IMUX_LC_I1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[1][33]">MAIN[1][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[1][34]">MAIN[1][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][35]">MAIN[1][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[1][32]">MAIN[1][32]</a></td><td>IMUX_LC_I2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[3][33]">MAIN[3][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[3][34]">MAIN[3][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][35]">MAIN[2][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[3][32]">MAIN[3][32]</a></td><td>-</td><td>IMUX_LC_I2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[5][33]">MAIN[5][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][34]">MAIN[5][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][35]">MAIN[4][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][35]">MAIN[5][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[5][32]">MAIN[5][32]</a></td><td>IMUX_LC_I2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[7][33]">MAIN[7][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[7][34]">MAIN[7][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][35]">MAIN[6][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][35]">MAIN[7][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[7][32]">MAIN[7][32]</a></td><td>-</td><td>IMUX_LC_I2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[9][33]">MAIN[9][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[9][34]">MAIN[9][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][35]">MAIN[8][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][35]">MAIN[9][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[9][32]">MAIN[9][32]</a></td><td>IMUX_LC_I2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[11][33]">MAIN[11][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[11][34]">MAIN[11][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][35]">MAIN[10][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][35]">MAIN[11][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[11][32]">MAIN[11][32]</a></td><td>-</td><td>IMUX_LC_I2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[13][33]">MAIN[13][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[13][34]">MAIN[13][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][35]">MAIN[12][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][35]">MAIN[13][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[13][32]">MAIN[13][32]</a></td><td>IMUX_LC_I2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[15][33]">MAIN[15][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][34]">MAIN[15][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][35]">MAIN[14][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][35]">MAIN[15][35]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[15][32]">MAIN[15][32]</a></td><td>-</td><td>IMUX_LC_I2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[1][31]">MAIN[1][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[0][32]">MAIN[0][32]</a></td><td>-</td><td>-</td><td>IMUX_LC_I3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[2][33]">MAIN[2][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[2][34]">MAIN[2][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][31]">MAIN[2][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][32]">MAIN[2][32]</a></td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[4][33]">MAIN[4][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[4][34]">MAIN[4][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][31]">MAIN[4][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][31]">MAIN[5][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][32]">MAIN[4][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[6][33]">MAIN[6][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[6][34]">MAIN[6][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[6][31]">MAIN[6][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[7][31]">MAIN[7][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[6][32]">MAIN[6][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[8][33]">MAIN[8][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[8][34]">MAIN[8][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[8][31]">MAIN[8][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[9][31]">MAIN[9][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[8][32]">MAIN[8][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[10][33]">MAIN[10][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[10][34]">MAIN[10][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[10][31]">MAIN[10][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[11][31]">MAIN[11][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[10][32]">MAIN[10][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[12][33]">MAIN[12][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[12][34]">MAIN[12][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[12][31]">MAIN[12][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[13][31]">MAIN[13][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[12][32]">MAIN[12][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-4"><a href="#siliconblue-PLB_L08-bit-MAIN[14][33]">MAIN[14][33]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-3"><a href="#siliconblue-PLB_L08-bit-MAIN[14][34]">MAIN[14][34]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][31]">MAIN[14][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][31]">MAIN[15][31]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][32]">MAIN[14][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="10">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td><td>LOCAL_0[1]</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes IMUX_CLK</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_CLK-4"><a href="#siliconblue-PLB_L08-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CLK-3"><a href="#siliconblue-PLB_L08-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CLK-2"><a href="#siliconblue-PLB_L08-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CLK-1"><a href="#siliconblue-PLB_L08-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CLK-0"><a href="#siliconblue-PLB_L08-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>IMUX_CLK</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes IMUX_RST</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_RST-3"><a href="#siliconblue-PLB_L08-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_RST-2"><a href="#siliconblue-PLB_L08-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_RST-1"><a href="#siliconblue-PLB_L08-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_RST-0"><a href="#siliconblue-PLB_L08-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>IMUX_RST</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 switchbox INT muxes IMUX_CE</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_L08-INT-mux-IMUX_CE-3"><a href="#siliconblue-PLB_L08-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CE-2"><a href="#siliconblue-PLB_L08-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CE-1"><a href="#siliconblue-PLB_L08-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="siliconblue-PLB_L08-INT-mux-IMUX_CE-0"><a href="#siliconblue-PLB_L08-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>IMUX_CE</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-lc-1"><a class="header" href="#bels-lc-1">Bels LC</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 bel LC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>IMUX_LC_I0[0]</td><td>IMUX_LC_I0[1]</td><td>IMUX_LC_I0[2]</td><td>IMUX_LC_I0[3]</td><td>IMUX_LC_I0[4]</td><td>IMUX_LC_I0[5]</td><td>IMUX_LC_I0[6]</td><td>IMUX_LC_I0[7]</td></tr>

<tr><td>I1</td><td>in</td><td>IMUX_LC_I1[0]</td><td>IMUX_LC_I1[1]</td><td>IMUX_LC_I1[2]</td><td>IMUX_LC_I1[3]</td><td>IMUX_LC_I1[4]</td><td>IMUX_LC_I1[5]</td><td>IMUX_LC_I1[6]</td><td>IMUX_LC_I1[7]</td></tr>

<tr><td>I2</td><td>in</td><td>IMUX_LC_I2[0]</td><td>IMUX_LC_I2[1]</td><td>IMUX_LC_I2[2]</td><td>IMUX_LC_I2[3]</td><td>IMUX_LC_I2[4]</td><td>IMUX_LC_I2[5]</td><td>IMUX_LC_I2[6]</td><td>IMUX_LC_I2[7]</td></tr>

<tr><td>I3</td><td>in</td><td>IMUX_LC_I3[0]</td><td>IMUX_LC_I3[1]</td><td>IMUX_LC_I3[2]</td><td>IMUX_LC_I3[3]</td><td>IMUX_LC_I3[4]</td><td>IMUX_LC_I3[5]</td><td>IMUX_LC_I3[6]</td><td>IMUX_LC_I3[7]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td></tr>

<tr><td>RST</td><td>in</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td></tr>

<tr><td>CLK</td><td>in</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td></tr>

<tr><td>CI_OUT</td><td>out</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 bel LC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>CARRY_ENABLE</td><td id="siliconblue-PLB_L08-LC[0]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="siliconblue-PLB_L08-LC[1]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[2][44]">MAIN[2][44]</a></td><td id="siliconblue-PLB_L08-LC[2]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[4][44]">MAIN[4][44]</a></td><td id="siliconblue-PLB_L08-LC[3]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[6][44]">MAIN[6][44]</a></td><td id="siliconblue-PLB_L08-LC[4]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[8][44]">MAIN[8][44]</a></td><td id="siliconblue-PLB_L08-LC[5]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[10][44]">MAIN[10][44]</a></td><td id="siliconblue-PLB_L08-LC[6]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[12][44]">MAIN[12][44]</a></td><td id="siliconblue-PLB_L08-LC[7]-CARRY_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[14][44]">MAIN[14][44]</a></td></tr>

<tr><td>FF_ENABLE</td><td id="siliconblue-PLB_L08-LC[0]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="siliconblue-PLB_L08-LC[1]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[2][45]">MAIN[2][45]</a></td><td id="siliconblue-PLB_L08-LC[2]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[4][45]">MAIN[4][45]</a></td><td id="siliconblue-PLB_L08-LC[3]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[6][45]">MAIN[6][45]</a></td><td id="siliconblue-PLB_L08-LC[4]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[8][45]">MAIN[8][45]</a></td><td id="siliconblue-PLB_L08-LC[5]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[10][45]">MAIN[10][45]</a></td><td id="siliconblue-PLB_L08-LC[6]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[12][45]">MAIN[12][45]</a></td><td id="siliconblue-PLB_L08-LC[7]-FF_ENABLE"><a href="#siliconblue-PLB_L08-bit-MAIN[14][45]">MAIN[14][45]</a></td></tr>

<tr><td>FF_SR_ASYNC</td><td id="siliconblue-PLB_L08-LC[0]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[1][45]">MAIN[1][45]</a></td><td id="siliconblue-PLB_L08-LC[1]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[3][45]">MAIN[3][45]</a></td><td id="siliconblue-PLB_L08-LC[2]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[5][45]">MAIN[5][45]</a></td><td id="siliconblue-PLB_L08-LC[3]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[7][45]">MAIN[7][45]</a></td><td id="siliconblue-PLB_L08-LC[4]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[9][45]">MAIN[9][45]</a></td><td id="siliconblue-PLB_L08-LC[5]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[11][45]">MAIN[11][45]</a></td><td id="siliconblue-PLB_L08-LC[6]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[13][45]">MAIN[13][45]</a></td><td id="siliconblue-PLB_L08-LC[7]-FF_SR_ASYNC"><a href="#siliconblue-PLB_L08-bit-MAIN[15][45]">MAIN[15][45]</a></td></tr>

<tr><td>FF_SR_VALUE bit 0</td><td id="siliconblue-PLB_L08-LC[0]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][44]">MAIN[1][44]</a></td><td id="siliconblue-PLB_L08-LC[1]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][44]">MAIN[3][44]</a></td><td id="siliconblue-PLB_L08-LC[2]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][44]">MAIN[5][44]</a></td><td id="siliconblue-PLB_L08-LC[3]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][44]">MAIN[7][44]</a></td><td id="siliconblue-PLB_L08-LC[4]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][44]">MAIN[9][44]</a></td><td id="siliconblue-PLB_L08-LC[5]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][44]">MAIN[11][44]</a></td><td id="siliconblue-PLB_L08-LC[6]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][44]">MAIN[13][44]</a></td><td id="siliconblue-PLB_L08-LC[7]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][44]">MAIN[15][44]</a></td></tr>

<tr><td>LUT_INIT bit 0</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][40]">MAIN[2][40]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][40]">MAIN[4][40]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][40]">MAIN[6][40]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][40]">MAIN[8][40]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][40]">MAIN[10][40]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][40]">MAIN[12][40]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][40]">MAIN[14][40]</a></td></tr>

<tr><td>LUT_INIT bit 1</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][40]">MAIN[1][40]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][40]">MAIN[3][40]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][40]">MAIN[5][40]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][40]">MAIN[7][40]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][40]">MAIN[9][40]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][40]">MAIN[11][40]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][40]">MAIN[13][40]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][40]">MAIN[15][40]</a></td></tr>

<tr><td>LUT_INIT bit 2</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][41]">MAIN[1][41]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][41]">MAIN[3][41]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][41]">MAIN[5][41]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][41]">MAIN[7][41]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][41]">MAIN[9][41]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][41]">MAIN[11][41]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][41]">MAIN[13][41]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[2]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][41]">MAIN[15][41]</a></td></tr>

<tr><td>LUT_INIT bit 3</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][41]">MAIN[2][41]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][41]">MAIN[4][41]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][41]">MAIN[6][41]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][41]">MAIN[8][41]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][41]">MAIN[10][41]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][41]">MAIN[12][41]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[3]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][41]">MAIN[14][41]</a></td></tr>

<tr><td>LUT_INIT bit 4</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][42]">MAIN[2][42]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][42]">MAIN[4][42]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][42]">MAIN[6][42]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][42]">MAIN[8][42]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][42]">MAIN[10][42]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][42]">MAIN[12][42]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[4]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][42]">MAIN[14][42]</a></td></tr>

<tr><td>LUT_INIT bit 5</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][42]">MAIN[1][42]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][42]">MAIN[3][42]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][42]">MAIN[5][42]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][42]">MAIN[7][42]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][42]">MAIN[9][42]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][42]">MAIN[11][42]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][42]">MAIN[13][42]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[5]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][42]">MAIN[15][42]</a></td></tr>

<tr><td>LUT_INIT bit 6</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][43]">MAIN[1][43]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][43]">MAIN[5][43]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][43]">MAIN[7][43]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][43]">MAIN[9][43]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][43]">MAIN[11][43]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][43]">MAIN[13][43]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[6]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][43]">MAIN[15][43]</a></td></tr>

<tr><td>LUT_INIT bit 7</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][43]">MAIN[2][43]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][43]">MAIN[4][43]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][43]">MAIN[6][43]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][43]">MAIN[8][43]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][43]">MAIN[10][43]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][43]">MAIN[12][43]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[7]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][43]">MAIN[14][43]</a></td></tr>

<tr><td>LUT_INIT bit 8</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][39]">MAIN[2][39]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][39]">MAIN[4][39]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][39]">MAIN[6][39]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][39]">MAIN[8][39]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][39]">MAIN[10][39]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][39]">MAIN[12][39]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[8]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][39]">MAIN[14][39]</a></td></tr>

<tr><td>LUT_INIT bit 9</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][39]">MAIN[1][39]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][39]">MAIN[3][39]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][39]">MAIN[5][39]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][39]">MAIN[7][39]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][39]">MAIN[9][39]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][39]">MAIN[11][39]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][39]">MAIN[13][39]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[9]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][39]">MAIN[15][39]</a></td></tr>

<tr><td>LUT_INIT bit 10</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][38]">MAIN[1][38]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][38]">MAIN[3][38]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][38]">MAIN[5][38]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][38]">MAIN[7][38]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][38]">MAIN[9][38]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][38]">MAIN[11][38]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][38]">MAIN[13][38]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[10]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][38]">MAIN[15][38]</a></td></tr>

<tr><td>LUT_INIT bit 11</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][38]">MAIN[2][38]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][38]">MAIN[4][38]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][38]">MAIN[6][38]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][38]">MAIN[8][38]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][38]">MAIN[10][38]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][38]">MAIN[12][38]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[11]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][38]">MAIN[14][38]</a></td></tr>

<tr><td>LUT_INIT bit 12</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][37]">MAIN[2][37]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][37]">MAIN[4][37]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][37]">MAIN[6][37]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][37]">MAIN[8][37]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][37]">MAIN[10][37]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][37]">MAIN[12][37]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[12]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][37]">MAIN[14][37]</a></td></tr>

<tr><td>LUT_INIT bit 13</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][37]">MAIN[1][37]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][37]">MAIN[5][37]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][37]">MAIN[7][37]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][37]">MAIN[9][37]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][37]">MAIN[11][37]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][37]">MAIN[13][37]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[13]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][37]">MAIN[15][37]</a></td></tr>

<tr><td>LUT_INIT bit 14</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][36]">MAIN[1][36]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[3][36]">MAIN[3][36]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[5][36]">MAIN[5][36]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[7][36]">MAIN[7][36]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[9][36]">MAIN[9][36]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[11][36]">MAIN[11][36]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[13][36]">MAIN[13][36]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[14]"><a href="#siliconblue-PLB_L08-bit-MAIN[15][36]">MAIN[15][36]</a></td></tr>

<tr><td>LUT_INIT bit 15</td><td id="siliconblue-PLB_L08-LC[0]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="siliconblue-PLB_L08-LC[1]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[2][36]">MAIN[2][36]</a></td><td id="siliconblue-PLB_L08-LC[2]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[4][36]">MAIN[4][36]</a></td><td id="siliconblue-PLB_L08-LC[3]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[6][36]">MAIN[6][36]</a></td><td id="siliconblue-PLB_L08-LC[4]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[8][36]">MAIN[8][36]</a></td><td id="siliconblue-PLB_L08-LC[5]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[10][36]">MAIN[10][36]</a></td><td id="siliconblue-PLB_L08-LC[6]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[12][36]">MAIN[12][36]</a></td><td id="siliconblue-PLB_L08-LC[7]-LUT_INIT[15]"><a href="#siliconblue-PLB_L08-bit-MAIN[14][36]">MAIN[14][36]</a></td></tr>

<tr><td>MUX_CI</td><td><a href="#siliconblue-PLB_L08-LC[0]-MUX_CI">[enum: LC_MUX_CI]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 enum LC_MUX_CI</caption>
<thead>
<tr id="siliconblue-PLB_L08-LC[0]-MUX_CI"><th>LC[0].MUX_CI</th><td id="siliconblue-PLB_L08-LC[0]-MUX_CI[1]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][49]">MAIN[1][49]</a></td><td id="siliconblue-PLB_L08-LC[0]-MUX_CI[0]"><a href="#siliconblue-PLB_L08-bit-MAIN[1][50]">MAIN[1][50]</a></td></tr>

</thead>

<tbody>
<tr><td>ZERO</td><td>0</td><td>0</td></tr>

<tr><td>ONE</td><td>0</td><td>1</td></tr>

<tr><td>CHAIN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_LC_I0[0]</td><td>LC[0].I0</td></tr>

<tr><td>IMUX_LC_I0[1]</td><td>LC[1].I0</td></tr>

<tr><td>IMUX_LC_I0[2]</td><td>LC[2].I0</td></tr>

<tr><td>IMUX_LC_I0[3]</td><td>LC[3].I0</td></tr>

<tr><td>IMUX_LC_I0[4]</td><td>LC[4].I0</td></tr>

<tr><td>IMUX_LC_I0[5]</td><td>LC[5].I0</td></tr>

<tr><td>IMUX_LC_I0[6]</td><td>LC[6].I0</td></tr>

<tr><td>IMUX_LC_I0[7]</td><td>LC[7].I0</td></tr>

<tr><td>IMUX_LC_I1[0]</td><td>LC[0].I1</td></tr>

<tr><td>IMUX_LC_I1[1]</td><td>LC[1].I1</td></tr>

<tr><td>IMUX_LC_I1[2]</td><td>LC[2].I1</td></tr>

<tr><td>IMUX_LC_I1[3]</td><td>LC[3].I1</td></tr>

<tr><td>IMUX_LC_I1[4]</td><td>LC[4].I1</td></tr>

<tr><td>IMUX_LC_I1[5]</td><td>LC[5].I1</td></tr>

<tr><td>IMUX_LC_I1[6]</td><td>LC[6].I1</td></tr>

<tr><td>IMUX_LC_I1[7]</td><td>LC[7].I1</td></tr>

<tr><td>IMUX_LC_I2[0]</td><td>LC[0].I2</td></tr>

<tr><td>IMUX_LC_I2[1]</td><td>LC[1].I2</td></tr>

<tr><td>IMUX_LC_I2[2]</td><td>LC[2].I2</td></tr>

<tr><td>IMUX_LC_I2[3]</td><td>LC[3].I2</td></tr>

<tr><td>IMUX_LC_I2[4]</td><td>LC[4].I2</td></tr>

<tr><td>IMUX_LC_I2[5]</td><td>LC[5].I2</td></tr>

<tr><td>IMUX_LC_I2[6]</td><td>LC[6].I2</td></tr>

<tr><td>IMUX_LC_I2[7]</td><td>LC[7].I2</td></tr>

<tr><td>IMUX_LC_I3[0]</td><td>LC[0].I3</td></tr>

<tr><td>IMUX_LC_I3[1]</td><td>LC[1].I3</td></tr>

<tr><td>IMUX_LC_I3[2]</td><td>LC[2].I3</td></tr>

<tr><td>IMUX_LC_I3[3]</td><td>LC[3].I3</td></tr>

<tr><td>IMUX_LC_I3[4]</td><td>LC[4].I3</td></tr>

<tr><td>IMUX_LC_I3[5]</td><td>LC[5].I3</td></tr>

<tr><td>IMUX_LC_I3[6]</td><td>LC[6].I3</td></tr>

<tr><td>IMUX_LC_I3[7]</td><td>LC[7].I3</td></tr>

<tr><td>IMUX_CLK_OPTINV</td><td>LC[0].CLK, LC[1].CLK, LC[2].CLK, LC[3].CLK, LC[4].CLK, LC[5].CLK, LC[6].CLK, LC[7].CLK</td></tr>

<tr><td>IMUX_RST</td><td>LC[0].RST, LC[1].RST, LC[2].RST, LC[3].RST, LC[4].RST, LC[5].RST, LC[6].RST, LC[7].RST</td></tr>

<tr><td>IMUX_CE</td><td>LC[0].CE, LC[1].CE, LC[2].CE, LC[3].CE, LC[4].CE, LC[5].CE, LC[6].CE, LC[7].CE</td></tr>

<tr><td>OUT_LC[0]</td><td>LC[0].O</td></tr>

<tr><td>OUT_LC[1]</td><td>LC[1].O</td></tr>

<tr><td>OUT_LC[2]</td><td>LC[2].O</td></tr>

<tr><td>OUT_LC[3]</td><td>LC[3].O</td></tr>

<tr><td>OUT_LC[4]</td><td>LC[4].O</td></tr>

<tr><td>OUT_LC[5]</td><td>LC[5].O</td></tr>

<tr><td>OUT_LC[6]</td><td>LC[6].O</td></tr>

<tr><td>OUT_LC[7]</td><td>LC[7].O</td></tr>

<tr><td>LC_CI_OUT[0]</td><td>LC[0].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[1]</td><td>LC[1].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[2]</td><td>LC[2].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[3]</td><td>LC[3].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[4]</td><td>LC[4].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[5]</td><td>LC[5].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[6]</td><td>LC[6].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[7]</td><td>LC[7].CI_OUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_L08 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Frame</th><th colspan="54">Bit</th></tr>

<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
<th>B16</th>
<th>B17</th>
<th>B18</th>
<th>B19</th>
<th>B20</th>
<th>B21</th>
<th>B22</th>
<th>B23</th>
<th>B24</th>
<th>B25</th>
<th>B26</th>
<th>B27</th>
<th>B28</th>
<th>B29</th>
<th>B30</th>
<th>B31</th>
<th>B32</th>
<th>B33</th>
<th>B34</th>
<th>B35</th>
<th>B36</th>
<th>B37</th>
<th>B38</th>
<th>B39</th>
<th>B40</th>
<th>B41</th>
<th>B42</th>
<th>B43</th>
<th>B44</th>
<th>B45</th>
<th>B46</th>
<th>B47</th>
<th>B48</th>
<th>B49</th>
<th>B50</th>
<th>B51</th>
<th>B52</th>
<th>B53</th>
</tr>

</thead>

<tbody>
<tr><td>F0</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#siliconblue-PLB_L08-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK">INT: invert IMUX_CLK_OPTINV ← IMUX_CLK</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[5]-LONG_H4[0]">INT: buffer QUAD_H1[5] ← LONG_H4[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V12[1]-1">INT: mux LONG_V12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-2">INT: mux QUAD_V4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-2">INT: mux QUAD_H0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-1">INT: mux QUAD_V4[1] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-0">INT: mux QUAD_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-2">INT: mux QUAD_H0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[1]-1">INT: mux QUAD_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-1">INT: mux QUAD_V4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-2">INT: mux QUAD_H0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-2">INT: mux QUAD_V4[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-4">INT: mux LOCAL_0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-2">INT: mux LOCAL_0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-1">INT: mux LOCAL_0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-0">INT: mux LOCAL_0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-4">INT: mux LOCAL_0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[1]-LONG_V11[1]">INT: buffer QUAD_V3[1] ← LONG_V11[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-4">INT: mux LOCAL_0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-0">INT: mux LOCAL_0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-1">INT: mux LOCAL_0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-2">INT: mux LOCAL_0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-4">INT: mux LOCAL_0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-2">INT: mux IMUX_LC_I0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-3">INT: mux IMUX_LC_I1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-4">INT: mux IMUX_LC_I1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-0">INT: mux IMUX_LC_I1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-2">INT: mux IMUX_LC_I1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-2">INT: mux IMUX_LC_I3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-0">INT: mux IMUX_LC_I3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-4">INT: mux IMUX_LC_I3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-3">INT: mux IMUX_LC_I3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-2">INT: mux IMUX_LC_I2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[15]">LC[0]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[12]">LC[0]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[11]">LC[0]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[8]">LC[0]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[0]">LC[0]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[3]">LC[0]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[4]">LC[0]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[7]">LC[0]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#siliconblue-PLB_L08-LC[0]-CARRY_ENABLE">LC[0]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#siliconblue-PLB_L08-LC[0]-FF_ENABLE">LC[0]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[5]-OUT_LC[0]">INT: buffer QUAD_H1[5] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H4[0]-OUT_LC[0]">INT: buffer LONG_H4[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[1]-OUT_LC[0]">INT: buffer QUAD_V4[1] ← OUT_LC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V12[1]-OUT_LC[0]">INT: buffer LONG_V12[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V4[1]-OUT_LC[0]">INT: buffer LONG_V4[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]">INT: buffer QUAD_V3_W[5] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V12[1]-0">INT: mux LONG_V12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-1">INT: mux QUAD_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[1]-0">INT: mux QUAD_V4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[0]-0">INT: mux QUAD_H0[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-0">INT: mux QUAD_V4[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-2">INT: mux QUAD_V4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[0]-1">INT: mux QUAD_V4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-0">INT: mux QUAD_H0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[3]-0">INT: mux QUAD_V4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[2]-1">INT: mux QUAD_H0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-3">INT: mux LOCAL_0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-2">INT: mux LOCAL_0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-1">INT: mux LOCAL_0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[0]-0">INT: mux LOCAL_0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[1]-3">INT: mux LOCAL_0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[0]-LONG_V12[0]">INT: buffer QUAD_V3[0] ← LONG_V12[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][21]" title="MAIN[1][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[3]-3">INT: mux LOCAL_0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-0">INT: mux LOCAL_0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][23]" title="MAIN[1][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-1">INT: mux LOCAL_0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-2">INT: mux LOCAL_0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[2]-3">INT: mux LOCAL_0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-1">INT: mux IMUX_LC_I0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-3">INT: mux IMUX_LC_I0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-4">INT: mux IMUX_LC_I0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][29]" title="MAIN[1][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[0]-0">INT: mux IMUX_LC_I0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][30]" title="MAIN[1][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[0]-1">INT: mux IMUX_LC_I1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][31]" title="MAIN[1][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[0]-1">INT: mux IMUX_LC_I3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][32]" title="MAIN[1][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-0">INT: mux IMUX_LC_I2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][33]" title="MAIN[1][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-4">INT: mux IMUX_LC_I2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][34]" title="MAIN[1][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-3">INT: mux IMUX_LC_I2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][35]" title="MAIN[1][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[0]-1">INT: mux IMUX_LC_I2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][36]" title="MAIN[1][36]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[14]">LC[0]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][37]" title="MAIN[1][37]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[13]">LC[0]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[10]">LC[0]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[9]">LC[0]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[1]">LC[0]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][41]" title="MAIN[1][41]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[2]">LC[0]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][42]" title="MAIN[1][42]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[5]">LC[0]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][43]" title="MAIN[1][43]">
<a href="#siliconblue-PLB_L08-LC[0]-LUT_INIT[6]">LC[0]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][44]" title="MAIN[1][44]">
<a href="#siliconblue-PLB_L08-LC[0]-FF_SR_VALUE[0]">LC[0]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][45]" title="MAIN[1][45]">
<a href="#siliconblue-PLB_L08-LC[0]-FF_SR_ASYNC">LC[0]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][46]" title="MAIN[1][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[0]-OUT_LC[0]">INT: buffer QUAD_H0[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][47]" title="MAIN[1][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[8]-OUT_LC[0]">INT: buffer QUAD_H2[8] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][48]" title="MAIN[1][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[4]-OUT_LC[0]">INT: buffer QUAD_V3[4] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][49]" title="MAIN[1][49]">
<a href="#siliconblue-PLB_L08-LC[0]-MUX_CI[1]">LC[0]:  MUX_CI bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][50]" title="MAIN[1][50]">
<a href="#siliconblue-PLB_L08-LC[0]-MUX_CI[0]">LC[0]:  MUX_CI bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[9]-OUT_LC[0]">INT: buffer QUAD_V2[9] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]">INT: buffer QUAD_V4_W[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[1][53]" title="MAIN[1][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]">INT: buffer QUAD_V2_W[8] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F2</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CLK-2">INT: mux IMUX_CLK bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CLK-3">INT: mux IMUX_CLK bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CLK-0">INT: mux IMUX_CLK bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H12[0]-0">INT: mux LONG_H12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-1">INT: mux QUAD_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-2">INT: mux QUAD_H4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-2">INT: mux QUAD_V0[1] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-0">INT: mux QUAD_H4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-2">INT: mux QUAD_H4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[1]-1">INT: mux QUAD_H4[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-2">INT: mux QUAD_V0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-2">INT: mux QUAD_H4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-1">INT: mux QUAD_V0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-4">INT: mux LOCAL_0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-2">INT: mux LOCAL_0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-1">INT: mux LOCAL_0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-0">INT: mux LOCAL_0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-4">INT: mux LOCAL_0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][19]" title="MAIN[2][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[3]-LONG_V9[1]">INT: buffer QUAD_V3[3] ← LONG_V9[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][21]" title="MAIN[2][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-4">INT: mux LOCAL_0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][22]" title="MAIN[2][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-0">INT: mux LOCAL_0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][23]" title="MAIN[2][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-1">INT: mux LOCAL_0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-2">INT: mux LOCAL_0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-4">INT: mux LOCAL_0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-2">INT: mux IMUX_LC_I0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-3">INT: mux IMUX_LC_I1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-4">INT: mux IMUX_LC_I1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][29]" title="MAIN[2][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-0">INT: mux IMUX_LC_I1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][30]" title="MAIN[2][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-2">INT: mux IMUX_LC_I1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][31]" title="MAIN[2][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-2">INT: mux IMUX_LC_I3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][32]" title="MAIN[2][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-0">INT: mux IMUX_LC_I3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][33]" title="MAIN[2][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-4">INT: mux IMUX_LC_I3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][34]" title="MAIN[2][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-3">INT: mux IMUX_LC_I3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][35]" title="MAIN[2][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-2">INT: mux IMUX_LC_I2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][36]" title="MAIN[2][36]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[15]">LC[1]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][37]" title="MAIN[2][37]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[12]">LC[1]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[11]">LC[1]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[8]">LC[1]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[0]">LC[1]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][41]" title="MAIN[2][41]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[3]">LC[1]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][42]" title="MAIN[2][42]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[4]">LC[1]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][43]" title="MAIN[2][43]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[7]">LC[1]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][44]" title="MAIN[2][44]">
<a href="#siliconblue-PLB_L08-LC[1]-CARRY_ENABLE">LC[1]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][45]" title="MAIN[2][45]">
<a href="#siliconblue-PLB_L08-LC[1]-FF_ENABLE">LC[1]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][46]" title="MAIN[2][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[7]-OUT_LC[1]">INT: buffer QUAD_H1[7] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][47]" title="MAIN[2][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H5[1]-OUT_LC[1]">INT: buffer LONG_H5[1] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][48]" title="MAIN[2][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[3]-OUT_LC[1]">INT: buffer QUAD_V4[3] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V11[0]-OUT_LC[1]">INT: buffer LONG_V11[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V3[0]-OUT_LC[1]">INT: buffer LONG_V3[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[2][53]" title="MAIN[2][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]">INT: buffer QUAD_V3_W[7] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F3</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CLK-1">INT: mux IMUX_CLK bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[4]-LONG_H5[1]">INT: buffer QUAD_H1[4] ← LONG_H5[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CLK-4">INT: mux IMUX_CLK bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H12[0]-1">INT: mux LONG_H12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-1">INT: mux QUAD_H4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[1]-0">INT: mux QUAD_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[0]-0">INT: mux QUAD_H4[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-0">INT: mux QUAD_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-1">INT: mux QUAD_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[0]-2">INT: mux QUAD_V0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-0">INT: mux QUAD_H4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[3]-0">INT: mux QUAD_V0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[2]-1">INT: mux QUAD_H4[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-3">INT: mux LOCAL_0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-2">INT: mux LOCAL_0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-1">INT: mux LOCAL_0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[4]-0">INT: mux LOCAL_0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[5]-3">INT: mux LOCAL_0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[2]-LONG_V10[0]">INT: buffer QUAD_V3[2] ← LONG_V10[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[7]-3">INT: mux LOCAL_0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-0">INT: mux LOCAL_0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-1">INT: mux LOCAL_0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-2">INT: mux LOCAL_0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_0[6]-3">INT: mux LOCAL_0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-1">INT: mux IMUX_LC_I0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-3">INT: mux IMUX_LC_I0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-4">INT: mux IMUX_LC_I0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[1]-0">INT: mux IMUX_LC_I0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[1]-1">INT: mux IMUX_LC_I1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[1]-1">INT: mux IMUX_LC_I3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][32]" title="MAIN[3][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-0">INT: mux IMUX_LC_I2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-4">INT: mux IMUX_LC_I2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-3">INT: mux IMUX_LC_I2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[1]-1">INT: mux IMUX_LC_I2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[14]">LC[1]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[13]">LC[1]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[10]">LC[1]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[9]">LC[1]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[1]">LC[1]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[2]">LC[1]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[5]">LC[1]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#siliconblue-PLB_L08-LC[1]-LUT_INIT[6]">LC[1]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#siliconblue-PLB_L08-LC[1]-FF_SR_VALUE[0]">LC[1]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#siliconblue-PLB_L08-LC[1]-FF_SR_ASYNC">LC[1]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[2]-OUT_LC[1]">INT: buffer QUAD_H0[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[10]-OUT_LC[1]">INT: buffer QUAD_H2[10] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[6]-OUT_LC[1]">INT: buffer QUAD_V3[6] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[11]-OUT_LC[1]">INT: buffer QUAD_V2[11] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]">INT: buffer QUAD_V4_W[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]">INT: buffer QUAD_V2_W[10] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F4</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CE-2">INT: mux IMUX_CE bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CE-0">INT: mux IMUX_CE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[7]-LONG_H6[0]">INT: buffer QUAD_H1[7] ← LONG_H6[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H0[0]-1">INT: mux LONG_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-2">INT: mux QUAD_V4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-1">INT: mux QUAD_H0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-1">INT: mux QUAD_V4[2] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-2">INT: mux QUAD_H0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-1">INT: mux QUAD_H0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[4]-0">INT: mux QUAD_H0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-0">INT: mux QUAD_V4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-1">INT: mux QUAD_H0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-2">INT: mux QUAD_V4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-4">INT: mux LOCAL_1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-2">INT: mux LOCAL_1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][16]" title="MAIN[4][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-1">INT: mux LOCAL_1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][17]" title="MAIN[4][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-0">INT: mux LOCAL_1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][18]" title="MAIN[4][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-4">INT: mux LOCAL_1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][19]" title="MAIN[4][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[5]-LONG_V7[1]">INT: buffer QUAD_V3[5] ← LONG_V7[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][21]" title="MAIN[4][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-4">INT: mux LOCAL_1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][22]" title="MAIN[4][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-0">INT: mux LOCAL_1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][23]" title="MAIN[4][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-1">INT: mux LOCAL_1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][24]" title="MAIN[4][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-2">INT: mux LOCAL_1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][25]" title="MAIN[4][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-4">INT: mux LOCAL_1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][26]" title="MAIN[4][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-2">INT: mux IMUX_LC_I0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][27]" title="MAIN[4][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-3">INT: mux IMUX_LC_I1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][28]" title="MAIN[4][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-4">INT: mux IMUX_LC_I1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][29]" title="MAIN[4][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-0">INT: mux IMUX_LC_I1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][30]" title="MAIN[4][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-2">INT: mux IMUX_LC_I1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][31]" title="MAIN[4][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-2">INT: mux IMUX_LC_I3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][32]" title="MAIN[4][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-0">INT: mux IMUX_LC_I3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][33]" title="MAIN[4][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-4">INT: mux IMUX_LC_I3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][34]" title="MAIN[4][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-3">INT: mux IMUX_LC_I3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][35]" title="MAIN[4][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-2">INT: mux IMUX_LC_I2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][36]" title="MAIN[4][36]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[15]">LC[2]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][37]" title="MAIN[4][37]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[12]">LC[2]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][38]" title="MAIN[4][38]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[11]">LC[2]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][39]" title="MAIN[4][39]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[8]">LC[2]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][40]" title="MAIN[4][40]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[0]">LC[2]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][41]" title="MAIN[4][41]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[3]">LC[2]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][42]" title="MAIN[4][42]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[4]">LC[2]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][43]" title="MAIN[4][43]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[7]">LC[2]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][44]" title="MAIN[4][44]">
<a href="#siliconblue-PLB_L08-LC[2]-CARRY_ENABLE">LC[2]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][45]" title="MAIN[4][45]">
<a href="#siliconblue-PLB_L08-LC[2]-FF_ENABLE">LC[2]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][46]" title="MAIN[4][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[9]-OUT_LC[2]">INT: buffer QUAD_H1[9] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][47]" title="MAIN[4][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H6[0]-OUT_LC[2]">INT: buffer LONG_H6[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][48]" title="MAIN[4][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[5]-OUT_LC[2]">INT: buffer QUAD_V4[5] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][51]" title="MAIN[4][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V10[1]-OUT_LC[2]">INT: buffer LONG_V10[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][52]" title="MAIN[4][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V2[1]-OUT_LC[2]">INT: buffer LONG_V2[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[4][53]" title="MAIN[4][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]">INT: buffer QUAD_V3_W[9] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F5</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CE-1">INT: mux IMUX_CE bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_CE-3">INT: mux IMUX_CE bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H0[0]-0">INT: mux LONG_H0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-0">INT: mux QUAD_H0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[2]-0">INT: mux QUAD_V4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[3]-2">INT: mux QUAD_H0[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-0">INT: mux QUAD_V4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-2">INT: mux QUAD_V4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[5]-1">INT: mux QUAD_V4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-2">INT: mux QUAD_H0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[4]-1">INT: mux QUAD_V4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[5]-0">INT: mux QUAD_H0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-3">INT: mux LOCAL_1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-2">INT: mux LOCAL_1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][16]" title="MAIN[5][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-1">INT: mux LOCAL_1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][17]" title="MAIN[5][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[0]-0">INT: mux LOCAL_1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][18]" title="MAIN[5][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[1]-3">INT: mux LOCAL_1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][19]" title="MAIN[5][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[4]-LONG_V8[0]">INT: buffer QUAD_V3[4] ← LONG_V8[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][21]" title="MAIN[5][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[3]-3">INT: mux LOCAL_1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][22]" title="MAIN[5][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-0">INT: mux LOCAL_1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][23]" title="MAIN[5][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-1">INT: mux LOCAL_1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][24]" title="MAIN[5][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-2">INT: mux LOCAL_1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][25]" title="MAIN[5][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[2]-3">INT: mux LOCAL_1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][26]" title="MAIN[5][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-1">INT: mux IMUX_LC_I0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][27]" title="MAIN[5][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-3">INT: mux IMUX_LC_I0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][28]" title="MAIN[5][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-4">INT: mux IMUX_LC_I0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][29]" title="MAIN[5][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[2]-0">INT: mux IMUX_LC_I0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][30]" title="MAIN[5][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[2]-1">INT: mux IMUX_LC_I1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][31]" title="MAIN[5][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[2]-1">INT: mux IMUX_LC_I3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][32]" title="MAIN[5][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-0">INT: mux IMUX_LC_I2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][33]" title="MAIN[5][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-4">INT: mux IMUX_LC_I2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][34]" title="MAIN[5][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-3">INT: mux IMUX_LC_I2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][35]" title="MAIN[5][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[2]-1">INT: mux IMUX_LC_I2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][36]" title="MAIN[5][36]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[14]">LC[2]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][37]" title="MAIN[5][37]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[13]">LC[2]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][38]" title="MAIN[5][38]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[10]">LC[2]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][39]" title="MAIN[5][39]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[9]">LC[2]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][40]" title="MAIN[5][40]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[1]">LC[2]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][41]" title="MAIN[5][41]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[2]">LC[2]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][42]" title="MAIN[5][42]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[5]">LC[2]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][43]" title="MAIN[5][43]">
<a href="#siliconblue-PLB_L08-LC[2]-LUT_INIT[6]">LC[2]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][44]" title="MAIN[5][44]">
<a href="#siliconblue-PLB_L08-LC[2]-FF_SR_VALUE[0]">LC[2]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][45]" title="MAIN[5][45]">
<a href="#siliconblue-PLB_L08-LC[2]-FF_SR_ASYNC">LC[2]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][46]" title="MAIN[5][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[4]-OUT_LC[2]">INT: buffer QUAD_H0[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][47]" title="MAIN[5][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[1]-OUT_LC[2]">INT: buffer QUAD_H3[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][48]" title="MAIN[5][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[8]-OUT_LC[2]">INT: buffer QUAD_V3[8] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][51]" title="MAIN[5][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[0]-OUT_LC[2]">INT: buffer QUAD_V1[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][52]" title="MAIN[5][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]">INT: buffer QUAD_V4_W[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[5][53]" title="MAIN[5][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]">INT: buffer QUAD_V1_W[1] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F6</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-2">INT: mux GLOBAL_OUT[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-0">INT: mux GLOBAL_OUT[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[6]-LONG_H7[1]">INT: buffer QUAD_H1[6] ← LONG_H7[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V0[1]-1">INT: mux LONG_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-1">INT: mux QUAD_V0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-1">INT: mux QUAD_H4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-2">INT: mux QUAD_V0[2] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-2">INT: mux QUAD_H4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-1">INT: mux QUAD_H4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[4]-0">INT: mux QUAD_H4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-2">INT: mux QUAD_V0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-1">INT: mux QUAD_H4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][13]" title="MAIN[6][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-1">INT: mux QUAD_V0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][14]" title="MAIN[6][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-4">INT: mux LOCAL_1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][15]" title="MAIN[6][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-2">INT: mux LOCAL_1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][16]" title="MAIN[6][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-1">INT: mux LOCAL_1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][17]" title="MAIN[6][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-0">INT: mux LOCAL_1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][18]" title="MAIN[6][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-4">INT: mux LOCAL_1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][19]" title="MAIN[6][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[7]-LONG_V5[1]">INT: buffer QUAD_V3[7] ← LONG_V5[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][21]" title="MAIN[6][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-4">INT: mux LOCAL_1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][22]" title="MAIN[6][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-0">INT: mux LOCAL_1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][23]" title="MAIN[6][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-1">INT: mux LOCAL_1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][24]" title="MAIN[6][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-2">INT: mux LOCAL_1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][25]" title="MAIN[6][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-4">INT: mux LOCAL_1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][26]" title="MAIN[6][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-2">INT: mux IMUX_LC_I0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][27]" title="MAIN[6][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-3">INT: mux IMUX_LC_I1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][28]" title="MAIN[6][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-4">INT: mux IMUX_LC_I1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][29]" title="MAIN[6][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-0">INT: mux IMUX_LC_I1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][30]" title="MAIN[6][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-2">INT: mux IMUX_LC_I1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][31]" title="MAIN[6][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-2">INT: mux IMUX_LC_I3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][32]" title="MAIN[6][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-0">INT: mux IMUX_LC_I3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][33]" title="MAIN[6][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-4">INT: mux IMUX_LC_I3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][34]" title="MAIN[6][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-3">INT: mux IMUX_LC_I3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][35]" title="MAIN[6][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-2">INT: mux IMUX_LC_I2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][36]" title="MAIN[6][36]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[15]">LC[3]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][37]" title="MAIN[6][37]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[12]">LC[3]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][38]" title="MAIN[6][38]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[11]">LC[3]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][39]" title="MAIN[6][39]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[8]">LC[3]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][40]" title="MAIN[6][40]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[0]">LC[3]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][41]" title="MAIN[6][41]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[3]">LC[3]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][42]" title="MAIN[6][42]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[4]">LC[3]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][43]" title="MAIN[6][43]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[7]">LC[3]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][44]" title="MAIN[6][44]">
<a href="#siliconblue-PLB_L08-LC[3]-CARRY_ENABLE">LC[3]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][45]" title="MAIN[6][45]">
<a href="#siliconblue-PLB_L08-LC[3]-FF_ENABLE">LC[3]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][46]" title="MAIN[6][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[11]-OUT_LC[3]">INT: buffer QUAD_H1[11] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][47]" title="MAIN[6][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H7[1]-OUT_LC[3]">INT: buffer LONG_H7[1] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][48]" title="MAIN[6][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[7]-OUT_LC[3]">INT: buffer QUAD_V4[7] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][51]" title="MAIN[6][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V9[0]-OUT_LC[3]">INT: buffer LONG_V9[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][52]" title="MAIN[6][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V1[0]-OUT_LC[3]">INT: buffer LONG_V1[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[6][53]" title="MAIN[6][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]">INT: buffer QUAD_V3_W[11] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F7</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-1">INT: mux GLOBAL_OUT[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[0]-3">INT: mux GLOBAL_OUT[0] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V0[1]-0">INT: mux LONG_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-0">INT: mux QUAD_H4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[2]-0">INT: mux QUAD_V0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[3]-2">INT: mux QUAD_H4[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-0">INT: mux QUAD_V0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-1">INT: mux QUAD_V0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[5]-2">INT: mux QUAD_V0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-2">INT: mux QUAD_H4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[4]-0">INT: mux QUAD_V0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[5]-0">INT: mux QUAD_H4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-3">INT: mux LOCAL_1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-2">INT: mux LOCAL_1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][16]" title="MAIN[7][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-1">INT: mux LOCAL_1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][17]" title="MAIN[7][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[4]-0">INT: mux LOCAL_1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][18]" title="MAIN[7][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[5]-3">INT: mux LOCAL_1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][19]" title="MAIN[7][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[6]-LONG_V6[0]">INT: buffer QUAD_V3[6] ← LONG_V6[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][21]" title="MAIN[7][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[7]-3">INT: mux LOCAL_1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][22]" title="MAIN[7][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-0">INT: mux LOCAL_1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][23]" title="MAIN[7][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-1">INT: mux LOCAL_1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][24]" title="MAIN[7][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-2">INT: mux LOCAL_1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][25]" title="MAIN[7][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_1[6]-3">INT: mux LOCAL_1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][26]" title="MAIN[7][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-1">INT: mux IMUX_LC_I0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][27]" title="MAIN[7][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-3">INT: mux IMUX_LC_I0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][28]" title="MAIN[7][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-4">INT: mux IMUX_LC_I0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][29]" title="MAIN[7][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[3]-0">INT: mux IMUX_LC_I0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][30]" title="MAIN[7][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[3]-1">INT: mux IMUX_LC_I1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][31]" title="MAIN[7][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[3]-1">INT: mux IMUX_LC_I3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][32]" title="MAIN[7][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-0">INT: mux IMUX_LC_I2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][33]" title="MAIN[7][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-4">INT: mux IMUX_LC_I2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][34]" title="MAIN[7][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-3">INT: mux IMUX_LC_I2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][35]" title="MAIN[7][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[3]-1">INT: mux IMUX_LC_I2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][36]" title="MAIN[7][36]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[14]">LC[3]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][37]" title="MAIN[7][37]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[13]">LC[3]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][38]" title="MAIN[7][38]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[10]">LC[3]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][39]" title="MAIN[7][39]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[9]">LC[3]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][40]" title="MAIN[7][40]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[1]">LC[3]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][41]" title="MAIN[7][41]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[2]">LC[3]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][42]" title="MAIN[7][42]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[5]">LC[3]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][43]" title="MAIN[7][43]">
<a href="#siliconblue-PLB_L08-LC[3]-LUT_INIT[6]">LC[3]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][44]" title="MAIN[7][44]">
<a href="#siliconblue-PLB_L08-LC[3]-FF_SR_VALUE[0]">LC[3]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][45]" title="MAIN[7][45]">
<a href="#siliconblue-PLB_L08-LC[3]-FF_SR_ASYNC">LC[3]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][46]" title="MAIN[7][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[6]-OUT_LC[3]">INT: buffer QUAD_H0[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][47]" title="MAIN[7][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[3]-OUT_LC[3]">INT: buffer QUAD_H3[3] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][48]" title="MAIN[7][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[10]-OUT_LC[3]">INT: buffer QUAD_V3[10] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][51]" title="MAIN[7][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[2]-OUT_LC[3]">INT: buffer QUAD_V1[2] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][52]" title="MAIN[7][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]">INT: buffer QUAD_V4_W[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[7][53]" title="MAIN[7][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]">INT: buffer QUAD_V1_W[3] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F8</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-2">INT: mux GLOBAL_OUT[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-0">INT: mux GLOBAL_OUT[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[9]-LONG_H8[0]">INT: buffer QUAD_H1[9] ← LONG_H8[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V12[0]-1">INT: mux LONG_V12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-2">INT: mux QUAD_V4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-1">INT: mux QUAD_H0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-0">INT: mux QUAD_V4[7] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-2">INT: mux QUAD_H0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-1">INT: mux QUAD_H0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[7]-0">INT: mux QUAD_H0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-0">INT: mux QUAD_V4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-2">INT: mux QUAD_H0[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-2">INT: mux QUAD_V4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-4">INT: mux LOCAL_2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-2">INT: mux LOCAL_2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][16]" title="MAIN[8][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-1">INT: mux LOCAL_2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][17]" title="MAIN[8][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-0">INT: mux LOCAL_2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][18]" title="MAIN[8][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-4">INT: mux LOCAL_2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][19]" title="MAIN[8][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[9]-LONG_V3[1]">INT: buffer QUAD_V3[9] ← LONG_V3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][21]" title="MAIN[8][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-4">INT: mux LOCAL_2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][22]" title="MAIN[8][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-0">INT: mux LOCAL_2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][23]" title="MAIN[8][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-1">INT: mux LOCAL_2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][24]" title="MAIN[8][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-2">INT: mux LOCAL_2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][25]" title="MAIN[8][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-4">INT: mux LOCAL_2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][26]" title="MAIN[8][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-2">INT: mux IMUX_LC_I0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][27]" title="MAIN[8][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-3">INT: mux IMUX_LC_I1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][28]" title="MAIN[8][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-4">INT: mux IMUX_LC_I1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][29]" title="MAIN[8][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-0">INT: mux IMUX_LC_I1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][30]" title="MAIN[8][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-2">INT: mux IMUX_LC_I1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][31]" title="MAIN[8][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-2">INT: mux IMUX_LC_I3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][32]" title="MAIN[8][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-0">INT: mux IMUX_LC_I3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][33]" title="MAIN[8][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-4">INT: mux IMUX_LC_I3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][34]" title="MAIN[8][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-3">INT: mux IMUX_LC_I3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][35]" title="MAIN[8][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-2">INT: mux IMUX_LC_I2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][36]" title="MAIN[8][36]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[15]">LC[4]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][37]" title="MAIN[8][37]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[12]">LC[4]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][38]" title="MAIN[8][38]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[11]">LC[4]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][39]" title="MAIN[8][39]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[8]">LC[4]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][40]" title="MAIN[8][40]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[0]">LC[4]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][41]" title="MAIN[8][41]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[3]">LC[4]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][42]" title="MAIN[8][42]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[4]">LC[4]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][43]" title="MAIN[8][43]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[7]">LC[4]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][44]" title="MAIN[8][44]">
<a href="#siliconblue-PLB_L08-LC[4]-CARRY_ENABLE">LC[4]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][45]" title="MAIN[8][45]">
<a href="#siliconblue-PLB_L08-LC[4]-FF_ENABLE">LC[4]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][46]" title="MAIN[8][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[0]-OUT_LC[4]">INT: buffer QUAD_H2[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][47]" title="MAIN[8][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H0[0]-OUT_LC[4]">INT: buffer LONG_H0[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][48]" title="MAIN[8][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H8[0]-OUT_LC[4]">INT: buffer LONG_H8[0] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][51]" title="MAIN[8][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[4]-OUT_LC[4]">INT: buffer QUAD_V1[4] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][52]" title="MAIN[8][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V8[1]-OUT_LC[4]">INT: buffer LONG_V8[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[8][53]" title="MAIN[8][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]">INT: buffer QUAD_V2_W[0] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F9</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-1">INT: mux GLOBAL_OUT[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[1]-3">INT: mux GLOBAL_OUT[1] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V12[0]-0">INT: mux LONG_V12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-0">INT: mux QUAD_H0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[7]-1">INT: mux QUAD_V4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[6]-2">INT: mux QUAD_H0[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-1">INT: mux QUAD_V4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-2">INT: mux QUAD_V4[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[6]-0">INT: mux QUAD_V4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-1">INT: mux QUAD_H0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[9]-1">INT: mux QUAD_V4[9] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[8]-0">INT: mux QUAD_H0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][14]" title="MAIN[9][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-3">INT: mux LOCAL_2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-2">INT: mux LOCAL_2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][16]" title="MAIN[9][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-1">INT: mux LOCAL_2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][17]" title="MAIN[9][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[0]-0">INT: mux LOCAL_2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][18]" title="MAIN[9][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[1]-3">INT: mux LOCAL_2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][19]" title="MAIN[9][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[8]-LONG_V4[0]">INT: buffer QUAD_V3[8] ← LONG_V4[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][21]" title="MAIN[9][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[3]-3">INT: mux LOCAL_2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][22]" title="MAIN[9][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-0">INT: mux LOCAL_2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][23]" title="MAIN[9][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-1">INT: mux LOCAL_2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][24]" title="MAIN[9][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-2">INT: mux LOCAL_2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][25]" title="MAIN[9][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[2]-3">INT: mux LOCAL_2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][26]" title="MAIN[9][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-1">INT: mux IMUX_LC_I0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][27]" title="MAIN[9][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-3">INT: mux IMUX_LC_I0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][28]" title="MAIN[9][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-4">INT: mux IMUX_LC_I0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][29]" title="MAIN[9][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[4]-0">INT: mux IMUX_LC_I0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][30]" title="MAIN[9][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[4]-1">INT: mux IMUX_LC_I1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][31]" title="MAIN[9][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[4]-1">INT: mux IMUX_LC_I3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][32]" title="MAIN[9][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-0">INT: mux IMUX_LC_I2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][33]" title="MAIN[9][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-4">INT: mux IMUX_LC_I2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][34]" title="MAIN[9][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-3">INT: mux IMUX_LC_I2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][35]" title="MAIN[9][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[4]-1">INT: mux IMUX_LC_I2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][36]" title="MAIN[9][36]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[14]">LC[4]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][37]" title="MAIN[9][37]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[13]">LC[4]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][38]" title="MAIN[9][38]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[10]">LC[4]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][39]" title="MAIN[9][39]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[9]">LC[4]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][40]" title="MAIN[9][40]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[1]">LC[4]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][41]" title="MAIN[9][41]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[2]">LC[4]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][42]" title="MAIN[9][42]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[5]">LC[4]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][43]" title="MAIN[9][43]">
<a href="#siliconblue-PLB_L08-LC[4]-LUT_INIT[6]">LC[4]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][44]" title="MAIN[9][44]">
<a href="#siliconblue-PLB_L08-LC[4]-FF_SR_VALUE[0]">LC[4]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][45]" title="MAIN[9][45]">
<a href="#siliconblue-PLB_L08-LC[4]-FF_SR_ASYNC">LC[4]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][46]" title="MAIN[9][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[8]-OUT_LC[4]">INT: buffer QUAD_H0[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][47]" title="MAIN[9][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[5]-OUT_LC[4]">INT: buffer QUAD_H3[5] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][48]" title="MAIN[9][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[9]-OUT_LC[4]">INT: buffer QUAD_V4[9] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][51]" title="MAIN[9][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[1]-OUT_LC[4]">INT: buffer QUAD_V2[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][52]" title="MAIN[9][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]">INT: buffer QUAD_V4_W[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[9][53]" title="MAIN[9][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]">INT: buffer QUAD_V1_W[5] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F10</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-2">INT: mux GLOBAL_OUT[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-0">INT: mux GLOBAL_OUT[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[8]-LONG_H9[1]">INT: buffer QUAD_H1[8] ← LONG_H9[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H12[1]-0">INT: mux LONG_H12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-1">INT: mux QUAD_V0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-1">INT: mux QUAD_H4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-2">INT: mux QUAD_V0[7] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-2">INT: mux QUAD_H4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-1">INT: mux QUAD_H4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[7]-0">INT: mux QUAD_H4[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-2">INT: mux QUAD_V0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-2">INT: mux QUAD_H4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-1">INT: mux QUAD_V0[9] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-4">INT: mux LOCAL_2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-2">INT: mux LOCAL_2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][16]" title="MAIN[10][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-1">INT: mux LOCAL_2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][17]" title="MAIN[10][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-0">INT: mux LOCAL_2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][18]" title="MAIN[10][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-4">INT: mux LOCAL_2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][19]" title="MAIN[10][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[11]-LONG_V1[1]">INT: buffer QUAD_V3[11] ← LONG_V1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][21]" title="MAIN[10][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-4">INT: mux LOCAL_2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][22]" title="MAIN[10][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-0">INT: mux LOCAL_2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][23]" title="MAIN[10][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-1">INT: mux LOCAL_2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][24]" title="MAIN[10][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-2">INT: mux LOCAL_2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][25]" title="MAIN[10][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-4">INT: mux LOCAL_2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][26]" title="MAIN[10][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-2">INT: mux IMUX_LC_I0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][27]" title="MAIN[10][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-3">INT: mux IMUX_LC_I1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][28]" title="MAIN[10][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-4">INT: mux IMUX_LC_I1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][29]" title="MAIN[10][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-0">INT: mux IMUX_LC_I1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][30]" title="MAIN[10][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-2">INT: mux IMUX_LC_I1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][31]" title="MAIN[10][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-2">INT: mux IMUX_LC_I3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][32]" title="MAIN[10][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-0">INT: mux IMUX_LC_I3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][33]" title="MAIN[10][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-4">INT: mux IMUX_LC_I3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][34]" title="MAIN[10][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-3">INT: mux IMUX_LC_I3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][35]" title="MAIN[10][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-2">INT: mux IMUX_LC_I2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][36]" title="MAIN[10][36]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[15]">LC[5]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][37]" title="MAIN[10][37]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[12]">LC[5]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][38]" title="MAIN[10][38]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[11]">LC[5]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][39]" title="MAIN[10][39]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[8]">LC[5]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][40]" title="MAIN[10][40]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[0]">LC[5]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][41]" title="MAIN[10][41]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[3]">LC[5]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][42]" title="MAIN[10][42]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[4]">LC[5]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][43]" title="MAIN[10][43]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[7]">LC[5]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][44]" title="MAIN[10][44]">
<a href="#siliconblue-PLB_L08-LC[5]-CARRY_ENABLE">LC[5]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][45]" title="MAIN[10][45]">
<a href="#siliconblue-PLB_L08-LC[5]-FF_ENABLE">LC[5]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][46]" title="MAIN[10][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[2]-OUT_LC[5]">INT: buffer QUAD_H2[2] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][47]" title="MAIN[10][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H1[1]-OUT_LC[5]">INT: buffer LONG_H1[1] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][48]" title="MAIN[10][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H9[1]-OUT_LC[5]">INT: buffer LONG_H9[1] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][51]" title="MAIN[10][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[6]-OUT_LC[5]">INT: buffer QUAD_V1[6] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][52]" title="MAIN[10][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V7[0]-OUT_LC[5]">INT: buffer LONG_V7[0] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[10][53]" title="MAIN[10][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]">INT: buffer QUAD_V2_W[2] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F11</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-1">INT: mux GLOBAL_OUT[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[2]-3">INT: mux GLOBAL_OUT[2] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H12[1]-1">INT: mux LONG_H12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-0">INT: mux QUAD_H4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[7]-0">INT: mux QUAD_V0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[6]-2">INT: mux QUAD_H4[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-0">INT: mux QUAD_V0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-1">INT: mux QUAD_V0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[6]-2">INT: mux QUAD_V0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-1">INT: mux QUAD_H4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[9]-0">INT: mux QUAD_V0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[8]-0">INT: mux QUAD_H4[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-3">INT: mux LOCAL_2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-2">INT: mux LOCAL_2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][16]" title="MAIN[11][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-1">INT: mux LOCAL_2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][17]" title="MAIN[11][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[4]-0">INT: mux LOCAL_2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][18]" title="MAIN[11][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[5]-3">INT: mux LOCAL_2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][19]" title="MAIN[11][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[10]-LONG_V2[0]">INT: buffer QUAD_V3[10] ← LONG_V2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][21]" title="MAIN[11][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[7]-3">INT: mux LOCAL_2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][22]" title="MAIN[11][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-0">INT: mux LOCAL_2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][23]" title="MAIN[11][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-1">INT: mux LOCAL_2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][24]" title="MAIN[11][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-2">INT: mux LOCAL_2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][25]" title="MAIN[11][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_2[6]-3">INT: mux LOCAL_2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][26]" title="MAIN[11][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-1">INT: mux IMUX_LC_I0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][27]" title="MAIN[11][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-3">INT: mux IMUX_LC_I0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][28]" title="MAIN[11][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-4">INT: mux IMUX_LC_I0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][29]" title="MAIN[11][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[5]-0">INT: mux IMUX_LC_I0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][30]" title="MAIN[11][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[5]-1">INT: mux IMUX_LC_I1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][31]" title="MAIN[11][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[5]-1">INT: mux IMUX_LC_I3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][32]" title="MAIN[11][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-0">INT: mux IMUX_LC_I2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][33]" title="MAIN[11][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-4">INT: mux IMUX_LC_I2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][34]" title="MAIN[11][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-3">INT: mux IMUX_LC_I2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][35]" title="MAIN[11][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[5]-1">INT: mux IMUX_LC_I2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][36]" title="MAIN[11][36]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[14]">LC[5]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][37]" title="MAIN[11][37]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[13]">LC[5]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][38]" title="MAIN[11][38]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[10]">LC[5]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][39]" title="MAIN[11][39]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[9]">LC[5]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][40]" title="MAIN[11][40]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[1]">LC[5]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][41]" title="MAIN[11][41]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[2]">LC[5]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][42]" title="MAIN[11][42]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[5]">LC[5]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][43]" title="MAIN[11][43]">
<a href="#siliconblue-PLB_L08-LC[5]-LUT_INIT[6]">LC[5]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][44]" title="MAIN[11][44]">
<a href="#siliconblue-PLB_L08-LC[5]-FF_SR_VALUE[0]">LC[5]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][45]" title="MAIN[11][45]">
<a href="#siliconblue-PLB_L08-LC[5]-FF_SR_ASYNC">LC[5]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][46]" title="MAIN[11][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H0[10]-OUT_LC[5]">INT: buffer QUAD_H0[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][47]" title="MAIN[11][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[7]-OUT_LC[5]">INT: buffer QUAD_H3[7] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][48]" title="MAIN[11][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4[11]-OUT_LC[5]">INT: buffer QUAD_V4[11] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][51]" title="MAIN[11][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[3]-OUT_LC[5]">INT: buffer QUAD_V2[3] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][52]" title="MAIN[11][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]">INT: buffer QUAD_V4_W[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[11][53]" title="MAIN[11][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]">INT: buffer QUAD_V1_W[7] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F12</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-2">INT: mux GLOBAL_OUT[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-0">INT: mux GLOBAL_OUT[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[11]-LONG_H10[0]">INT: buffer QUAD_H1[11] ← LONG_H10[0]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H0[1]-1">INT: mux LONG_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-2">INT: mux QUAD_V4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-2">INT: mux QUAD_H0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-0">INT: mux QUAD_V4[8] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-1">INT: mux QUAD_H0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-2">INT: mux QUAD_H0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[10]-0">INT: mux QUAD_H0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-0">INT: mux QUAD_V4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-2">INT: mux QUAD_H0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-2">INT: mux QUAD_V4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-4">INT: mux LOCAL_3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-2">INT: mux LOCAL_3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][16]" title="MAIN[12][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-1">INT: mux LOCAL_3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][17]" title="MAIN[12][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-0">INT: mux LOCAL_3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][18]" title="MAIN[12][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-4">INT: mux LOCAL_3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][19]" title="MAIN[12][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[0]-LONG_H1[1]">INT: buffer QUAD_H1[0] ← LONG_H1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][21]" title="MAIN[12][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-4">INT: mux LOCAL_3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][22]" title="MAIN[12][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-0">INT: mux LOCAL_3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][23]" title="MAIN[12][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-1">INT: mux LOCAL_3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][24]" title="MAIN[12][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-2">INT: mux LOCAL_3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][25]" title="MAIN[12][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-4">INT: mux LOCAL_3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][26]" title="MAIN[12][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-2">INT: mux IMUX_LC_I0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][27]" title="MAIN[12][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-3">INT: mux IMUX_LC_I1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][28]" title="MAIN[12][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-4">INT: mux IMUX_LC_I1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][29]" title="MAIN[12][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-0">INT: mux IMUX_LC_I1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][30]" title="MAIN[12][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-2">INT: mux IMUX_LC_I1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][31]" title="MAIN[12][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-2">INT: mux IMUX_LC_I3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][32]" title="MAIN[12][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-0">INT: mux IMUX_LC_I3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][33]" title="MAIN[12][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-4">INT: mux IMUX_LC_I3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][34]" title="MAIN[12][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-3">INT: mux IMUX_LC_I3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][35]" title="MAIN[12][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-2">INT: mux IMUX_LC_I2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][36]" title="MAIN[12][36]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[15]">LC[6]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][37]" title="MAIN[12][37]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[12]">LC[6]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][38]" title="MAIN[12][38]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[11]">LC[6]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][39]" title="MAIN[12][39]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[8]">LC[6]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][40]" title="MAIN[12][40]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[0]">LC[6]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][41]" title="MAIN[12][41]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[3]">LC[6]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][42]" title="MAIN[12][42]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[4]">LC[6]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][43]" title="MAIN[12][43]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[7]">LC[6]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][44]" title="MAIN[12][44]">
<a href="#siliconblue-PLB_L08-LC[6]-CARRY_ENABLE">LC[6]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][45]" title="MAIN[12][45]">
<a href="#siliconblue-PLB_L08-LC[6]-FF_ENABLE">LC[6]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][46]" title="MAIN[12][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[4]-OUT_LC[6]">INT: buffer QUAD_H2[4] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][47]" title="MAIN[12][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H2[0]-OUT_LC[6]">INT: buffer LONG_H2[0] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][48]" title="MAIN[12][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H10[0]-OUT_LC[6]">INT: buffer LONG_H10[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][51]" title="MAIN[12][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[8]-OUT_LC[6]">INT: buffer QUAD_V1[8] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][52]" title="MAIN[12][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V6[1]-OUT_LC[6]">INT: buffer LONG_V6[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[12][53]" title="MAIN[12][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]">INT: buffer QUAD_V2_W[4] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F13</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-1">INT: mux GLOBAL_OUT[3] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#siliconblue-PLB_L08-INT-mux-GLOBAL_OUT[3]-3">INT: mux GLOBAL_OUT[3] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_H0[1]-0">INT: mux LONG_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-0">INT: mux QUAD_H0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[8]-1">INT: mux QUAD_V4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[9]-1">INT: mux QUAD_H0[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-1">INT: mux QUAD_V4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-2">INT: mux QUAD_V4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[11]-0">INT: mux QUAD_V4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-1">INT: mux QUAD_H0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V4[10]-1">INT: mux QUAD_V4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H0[11]-0">INT: mux QUAD_H0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-3">INT: mux LOCAL_3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][15]" title="MAIN[13][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-2">INT: mux LOCAL_3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][16]" title="MAIN[13][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-1">INT: mux LOCAL_3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][17]" title="MAIN[13][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[0]-0">INT: mux LOCAL_3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][18]" title="MAIN[13][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[1]-3">INT: mux LOCAL_3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][19]" title="MAIN[13][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[1]-LONG_H0[0]">INT: buffer QUAD_H1[1] ← LONG_H0[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][21]" title="MAIN[13][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[3]-3">INT: mux LOCAL_3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][22]" title="MAIN[13][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-0">INT: mux LOCAL_3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][23]" title="MAIN[13][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-1">INT: mux LOCAL_3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][24]" title="MAIN[13][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-2">INT: mux LOCAL_3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][25]" title="MAIN[13][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[2]-3">INT: mux LOCAL_3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][26]" title="MAIN[13][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-1">INT: mux IMUX_LC_I0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][27]" title="MAIN[13][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-3">INT: mux IMUX_LC_I0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][28]" title="MAIN[13][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-4">INT: mux IMUX_LC_I0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][29]" title="MAIN[13][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[6]-0">INT: mux IMUX_LC_I0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][30]" title="MAIN[13][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[6]-1">INT: mux IMUX_LC_I1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][31]" title="MAIN[13][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[6]-1">INT: mux IMUX_LC_I3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][32]" title="MAIN[13][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-0">INT: mux IMUX_LC_I2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][33]" title="MAIN[13][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-4">INT: mux IMUX_LC_I2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][34]" title="MAIN[13][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-3">INT: mux IMUX_LC_I2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][35]" title="MAIN[13][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[6]-1">INT: mux IMUX_LC_I2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][36]" title="MAIN[13][36]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[14]">LC[6]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][37]" title="MAIN[13][37]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[13]">LC[6]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][38]" title="MAIN[13][38]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[10]">LC[6]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][39]" title="MAIN[13][39]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[9]">LC[6]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][40]" title="MAIN[13][40]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[1]">LC[6]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][41]" title="MAIN[13][41]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[2]">LC[6]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][42]" title="MAIN[13][42]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[5]">LC[6]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][43]" title="MAIN[13][43]">
<a href="#siliconblue-PLB_L08-LC[6]-LUT_INIT[6]">LC[6]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][44]" title="MAIN[13][44]">
<a href="#siliconblue-PLB_L08-LC[6]-FF_SR_VALUE[0]">LC[6]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][45]" title="MAIN[13][45]">
<a href="#siliconblue-PLB_L08-LC[6]-FF_SR_ASYNC">LC[6]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][46]" title="MAIN[13][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[1]-OUT_LC[6]">INT: buffer QUAD_H1[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][47]" title="MAIN[13][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[9]-OUT_LC[6]">INT: buffer QUAD_H3[9] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][48]" title="MAIN[13][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[0]-OUT_LC[6]">INT: buffer QUAD_V3[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][51]" title="MAIN[13][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[5]-OUT_LC[6]">INT: buffer QUAD_V2[5] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][52]" title="MAIN[13][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]">INT: buffer QUAD_V3_W[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[13][53]" title="MAIN[13][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]">INT: buffer QUAD_V1_W[9] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F14</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_RST-2">INT: mux IMUX_RST bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_RST-0">INT: mux IMUX_RST bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[10]-LONG_H11[1]">INT: buffer QUAD_H1[10] ← LONG_H11[1]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V0[0]-1">INT: mux LONG_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-1">INT: mux QUAD_V0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-2">INT: mux QUAD_H4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-2">INT: mux QUAD_V0[8] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-1">INT: mux QUAD_H4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-2">INT: mux QUAD_H4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[10]-0">INT: mux QUAD_H4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-2">INT: mux QUAD_V0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-2">INT: mux QUAD_H4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-1">INT: mux QUAD_V0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-4">INT: mux LOCAL_3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-2">INT: mux LOCAL_3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][16]" title="MAIN[14][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-1">INT: mux LOCAL_3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][17]" title="MAIN[14][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-0">INT: mux LOCAL_3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][18]" title="MAIN[14][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-4">INT: mux LOCAL_3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][19]" title="MAIN[14][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[2]-LONG_H3[1]">INT: buffer QUAD_H1[2] ← LONG_H3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][21]" title="MAIN[14][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-4">INT: mux LOCAL_3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][22]" title="MAIN[14][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-0">INT: mux LOCAL_3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][23]" title="MAIN[14][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-1">INT: mux LOCAL_3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][24]" title="MAIN[14][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-2">INT: mux LOCAL_3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][25]" title="MAIN[14][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-4">INT: mux LOCAL_3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][26]" title="MAIN[14][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-2">INT: mux IMUX_LC_I0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][27]" title="MAIN[14][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-3">INT: mux IMUX_LC_I1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][28]" title="MAIN[14][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-4">INT: mux IMUX_LC_I1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][29]" title="MAIN[14][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-0">INT: mux IMUX_LC_I1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][30]" title="MAIN[14][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-2">INT: mux IMUX_LC_I1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][31]" title="MAIN[14][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-2">INT: mux IMUX_LC_I3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][32]" title="MAIN[14][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-0">INT: mux IMUX_LC_I3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][33]" title="MAIN[14][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-4">INT: mux IMUX_LC_I3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][34]" title="MAIN[14][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-3">INT: mux IMUX_LC_I3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][35]" title="MAIN[14][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-2">INT: mux IMUX_LC_I2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][36]" title="MAIN[14][36]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[15]">LC[7]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][37]" title="MAIN[14][37]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[12]">LC[7]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][38]" title="MAIN[14][38]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[11]">LC[7]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][39]" title="MAIN[14][39]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[8]">LC[7]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][40]" title="MAIN[14][40]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[0]">LC[7]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][41]" title="MAIN[14][41]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[3]">LC[7]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][42]" title="MAIN[14][42]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[4]">LC[7]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][43]" title="MAIN[14][43]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[7]">LC[7]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][44]" title="MAIN[14][44]">
<a href="#siliconblue-PLB_L08-LC[7]-CARRY_ENABLE">LC[7]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][45]" title="MAIN[14][45]">
<a href="#siliconblue-PLB_L08-LC[7]-FF_ENABLE">LC[7]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][46]" title="MAIN[14][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H2[6]-OUT_LC[7]">INT: buffer QUAD_H2[6] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][47]" title="MAIN[14][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H3[1]-OUT_LC[7]">INT: buffer LONG_H3[1] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][48]" title="MAIN[14][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_H11[1]-OUT_LC[7]">INT: buffer LONG_H11[1] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][51]" title="MAIN[14][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1[10]-OUT_LC[7]">INT: buffer QUAD_V1[10] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][52]" title="MAIN[14][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-LONG_V5[0]-OUT_LC[7]">INT: buffer LONG_V5[0] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[14][53]" title="MAIN[14][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]">INT: buffer QUAD_V2_W[6] ← OUT_LC[7]</a>
</td>
</tr>

<tr><td>F15</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_RST-1">INT: mux IMUX_RST bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_RST-3">INT: mux IMUX_RST bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#siliconblue-PLB_L08-INT-mux-LONG_V0[0]-0">INT: mux LONG_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-0">INT: mux QUAD_H4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[8]-0">INT: mux QUAD_V0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[9]-1">INT: mux QUAD_H4[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-0">INT: mux QUAD_V0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-1">INT: mux QUAD_V0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[11]-2">INT: mux QUAD_V0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-1">INT: mux QUAD_H4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_V0[10]-0">INT: mux QUAD_V0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#siliconblue-PLB_L08-INT-mux-QUAD_H4[11]-0">INT: mux QUAD_H4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-3">INT: mux LOCAL_3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-2">INT: mux LOCAL_3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][16]" title="MAIN[15][16]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-1">INT: mux LOCAL_3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][17]" title="MAIN[15][17]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[4]-0">INT: mux LOCAL_3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][18]" title="MAIN[15][18]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[5]-3">INT: mux LOCAL_3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][19]" title="MAIN[15][19]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[3]-LONG_H2[0]">INT: buffer QUAD_H1[3] ← LONG_H2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][21]" title="MAIN[15][21]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[7]-3">INT: mux LOCAL_3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][22]" title="MAIN[15][22]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-0">INT: mux LOCAL_3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][23]" title="MAIN[15][23]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-1">INT: mux LOCAL_3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][24]" title="MAIN[15][24]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-2">INT: mux LOCAL_3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][25]" title="MAIN[15][25]">
<a href="#siliconblue-PLB_L08-INT-mux-LOCAL_3[6]-3">INT: mux LOCAL_3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][26]" title="MAIN[15][26]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-1">INT: mux IMUX_LC_I0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][27]" title="MAIN[15][27]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-3">INT: mux IMUX_LC_I0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][28]" title="MAIN[15][28]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-4">INT: mux IMUX_LC_I0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][29]" title="MAIN[15][29]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I0[7]-0">INT: mux IMUX_LC_I0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][30]" title="MAIN[15][30]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I1[7]-1">INT: mux IMUX_LC_I1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][31]" title="MAIN[15][31]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I3[7]-1">INT: mux IMUX_LC_I3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][32]" title="MAIN[15][32]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-0">INT: mux IMUX_LC_I2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][33]" title="MAIN[15][33]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-4">INT: mux IMUX_LC_I2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][34]" title="MAIN[15][34]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-3">INT: mux IMUX_LC_I2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][35]" title="MAIN[15][35]">
<a href="#siliconblue-PLB_L08-INT-mux-IMUX_LC_I2[7]-1">INT: mux IMUX_LC_I2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][36]" title="MAIN[15][36]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[14]">LC[7]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][37]" title="MAIN[15][37]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[13]">LC[7]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][38]" title="MAIN[15][38]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[10]">LC[7]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][39]" title="MAIN[15][39]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[9]">LC[7]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][40]" title="MAIN[15][40]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[1]">LC[7]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][41]" title="MAIN[15][41]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[2]">LC[7]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][42]" title="MAIN[15][42]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[5]">LC[7]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][43]" title="MAIN[15][43]">
<a href="#siliconblue-PLB_L08-LC[7]-LUT_INIT[6]">LC[7]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][44]" title="MAIN[15][44]">
<a href="#siliconblue-PLB_L08-LC[7]-FF_SR_VALUE[0]">LC[7]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][45]" title="MAIN[15][45]">
<a href="#siliconblue-PLB_L08-LC[7]-FF_SR_ASYNC">LC[7]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][46]" title="MAIN[15][46]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H1[3]-OUT_LC[7]">INT: buffer QUAD_H1[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][47]" title="MAIN[15][47]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_H3[11]-OUT_LC[7]">INT: buffer QUAD_H3[11] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][48]" title="MAIN[15][48]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3[2]-OUT_LC[7]">INT: buffer QUAD_V3[2] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][51]" title="MAIN[15][51]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V2[7]-OUT_LC[7]">INT: buffer QUAD_V2[7] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][52]" title="MAIN[15][52]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]">INT: buffer QUAD_V3_W[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_L08-bit-MAIN[15][53]" title="MAIN[15][53]">
<a href="#siliconblue-PLB_L08-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]">INT: buffer QUAD_V1_W[11] ← OUT_LC[7]</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-plb_p01"><a class="header" href="#tile-plb_p01">Tile PLB_P01</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[0]-OUT_LC[0]"><td>QUAD_H0[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][46]">MAIN[1][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[2]-OUT_LC[1]"><td>QUAD_H0[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[4]-OUT_LC[2]"><td>QUAD_H0[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][46]">MAIN[5][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[6]-OUT_LC[3]"><td>QUAD_H0[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][46]">MAIN[7][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[8]-OUT_LC[4]"><td>QUAD_H0[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][46]">MAIN[9][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H0[10]-OUT_LC[5]"><td>QUAD_H0[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][46]">MAIN[11][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[0]-LONG_H1[1]"><td>QUAD_H1[0]</td><td>LONG_H1[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][19]">MAIN[12][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[1]-LONG_H0[0]"><td>QUAD_H1[1]</td><td>LONG_H0[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][19]">MAIN[13][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[1]-OUT_LC[6]"><td>QUAD_H1[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][46]">MAIN[13][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[2]-LONG_H3[1]"><td>QUAD_H1[2]</td><td>LONG_H3[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][19]">MAIN[14][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[3]-LONG_H2[0]"><td>QUAD_H1[3]</td><td>LONG_H2[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][19]">MAIN[15][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[3]-OUT_LC[7]"><td>QUAD_H1[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][46]">MAIN[15][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[4]-LONG_H5[1]"><td>QUAD_H1[4]</td><td>LONG_H5[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[5]-LONG_H4[0]"><td>QUAD_H1[5]</td><td>LONG_H4[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[5]-OUT_LC[0]"><td>QUAD_H1[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[6]-LONG_H7[1]"><td>QUAD_H1[6]</td><td>LONG_H7[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][2]">MAIN[6][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[7]-LONG_H6[0]"><td>QUAD_H1[7]</td><td>LONG_H6[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[7]-OUT_LC[1]"><td>QUAD_H1[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][46]">MAIN[2][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[8]-LONG_H9[1]"><td>QUAD_H1[8]</td><td>LONG_H9[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][2]">MAIN[10][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[9]-LONG_H8[0]"><td>QUAD_H1[9]</td><td>LONG_H8[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][2]">MAIN[8][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[9]-OUT_LC[2]"><td>QUAD_H1[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][46]">MAIN[4][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[10]-LONG_H11[1]"><td>QUAD_H1[10]</td><td>LONG_H11[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[11]-LONG_H10[0]"><td>QUAD_H1[11]</td><td>LONG_H10[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H1[11]-OUT_LC[3]"><td>QUAD_H1[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][46]">MAIN[6][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[0]-OUT_LC[4]"><td>QUAD_H2[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][46]">MAIN[8][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[2]-OUT_LC[5]"><td>QUAD_H2[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][46]">MAIN[10][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[4]-OUT_LC[6]"><td>QUAD_H2[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][46]">MAIN[12][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[6]-OUT_LC[7]"><td>QUAD_H2[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][46]">MAIN[14][46]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[8]-OUT_LC[0]"><td>QUAD_H2[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][47]">MAIN[1][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H2[10]-OUT_LC[1]"><td>QUAD_H2[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[1]-OUT_LC[2]"><td>QUAD_H3[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][47]">MAIN[5][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[3]-OUT_LC[3]"><td>QUAD_H3[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][47]">MAIN[7][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[5]-OUT_LC[4]"><td>QUAD_H3[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][47]">MAIN[9][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[7]-OUT_LC[5]"><td>QUAD_H3[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][47]">MAIN[11][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[9]-OUT_LC[6]"><td>QUAD_H3[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][47]">MAIN[13][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_H3[11]-OUT_LC[7]"><td>QUAD_H3[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][47]">MAIN[15][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[0]-OUT_LC[2]"><td>QUAD_V1[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][51]">MAIN[5][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[2]-OUT_LC[3]"><td>QUAD_V1[2]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][51]">MAIN[7][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[4]-OUT_LC[4]"><td>QUAD_V1[4]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][51]">MAIN[8][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[6]-OUT_LC[5]"><td>QUAD_V1[6]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][51]">MAIN[10][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[8]-OUT_LC[6]"><td>QUAD_V1[8]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][51]">MAIN[12][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1[10]-OUT_LC[7]"><td>QUAD_V1[10]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][51]">MAIN[14][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]"><td>QUAD_V1_W[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][53]">MAIN[5][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]"><td>QUAD_V1_W[3]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][53]">MAIN[7][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]"><td>QUAD_V1_W[5]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][53]">MAIN[9][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]"><td>QUAD_V1_W[7]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][53]">MAIN[11][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]"><td>QUAD_V1_W[9]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][53]">MAIN[13][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]"><td>QUAD_V1_W[11]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][53]">MAIN[15][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[1]-OUT_LC[4]"><td>QUAD_V2[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][51]">MAIN[9][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[3]-OUT_LC[5]"><td>QUAD_V2[3]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][51]">MAIN[11][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[5]-OUT_LC[6]"><td>QUAD_V2[5]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][51]">MAIN[13][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[7]-OUT_LC[7]"><td>QUAD_V2[7]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][51]">MAIN[15][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[9]-OUT_LC[0]"><td>QUAD_V2[9]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][51]">MAIN[1][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2[11]-OUT_LC[1]"><td>QUAD_V2[11]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]"><td>QUAD_V2_W[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][53]">MAIN[8][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]"><td>QUAD_V2_W[2]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][53]">MAIN[10][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]"><td>QUAD_V2_W[4]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][53]">MAIN[12][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]"><td>QUAD_V2_W[6]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][53]">MAIN[14][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]"><td>QUAD_V2_W[8]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][53]">MAIN[1][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]"><td>QUAD_V2_W[10]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[0]-LONG_V12[0]"><td>QUAD_V3[0]</td><td>LONG_V12[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][19]">MAIN[1][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[0]-OUT_LC[6]"><td>QUAD_V3[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][48]">MAIN[13][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[1]-LONG_V11[1]"><td>QUAD_V3[1]</td><td>LONG_V11[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[2]-LONG_V10[0]"><td>QUAD_V3[2]</td><td>LONG_V10[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[2]-OUT_LC[7]"><td>QUAD_V3[2]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][48]">MAIN[15][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[3]-LONG_V9[1]"><td>QUAD_V3[3]</td><td>LONG_V9[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][19]">MAIN[2][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[4]-LONG_V8[0]"><td>QUAD_V3[4]</td><td>LONG_V8[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][19]">MAIN[5][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[4]-OUT_LC[0]"><td>QUAD_V3[4]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][48]">MAIN[1][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[5]-LONG_V7[1]"><td>QUAD_V3[5]</td><td>LONG_V7[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][19]">MAIN[4][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[6]-LONG_V6[0]"><td>QUAD_V3[6]</td><td>LONG_V6[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][19]">MAIN[7][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[6]-OUT_LC[1]"><td>QUAD_V3[6]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][48]">MAIN[3][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[7]-LONG_V5[1]"><td>QUAD_V3[7]</td><td>LONG_V5[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][19]">MAIN[6][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[8]-LONG_V4[0]"><td>QUAD_V3[8]</td><td>LONG_V4[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][19]">MAIN[9][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[8]-OUT_LC[2]"><td>QUAD_V3[8]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][48]">MAIN[5][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[9]-LONG_V3[1]"><td>QUAD_V3[9]</td><td>LONG_V3[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][19]">MAIN[8][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[10]-LONG_V2[0]"><td>QUAD_V3[10]</td><td>LONG_V2[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][19]">MAIN[11][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[10]-OUT_LC[3]"><td>QUAD_V3[10]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][48]">MAIN[7][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3[11]-LONG_V1[1]"><td>QUAD_V3[11]</td><td>LONG_V1[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][19]">MAIN[10][19]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]"><td>QUAD_V3_W[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[13][52]">MAIN[13][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]"><td>QUAD_V3_W[3]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[15][52]">MAIN[15][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]"><td>QUAD_V3_W[5]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]"><td>QUAD_V3_W[7]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][53]">MAIN[2][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]"><td>QUAD_V3_W[9]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][53]">MAIN[4][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]"><td>QUAD_V3_W[11]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][53]">MAIN[6][53]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[1]-OUT_LC[0]"><td>QUAD_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[3]-OUT_LC[1]"><td>QUAD_V4[3]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][48]">MAIN[2][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[5]-OUT_LC[2]"><td>QUAD_V4[5]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][48]">MAIN[4][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[7]-OUT_LC[3]"><td>QUAD_V4[7]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][48]">MAIN[6][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[9]-OUT_LC[4]"><td>QUAD_V4[9]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][48]">MAIN[9][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4[11]-OUT_LC[5]"><td>QUAD_V4[11]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][48]">MAIN[11][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]"><td>QUAD_V4_W[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[1][52]">MAIN[1][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]"><td>QUAD_V4_W[2]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]"><td>QUAD_V4_W[4]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[5][52]">MAIN[5][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]"><td>QUAD_V4_W[6]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[7][52]">MAIN[7][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]"><td>QUAD_V4_W[8]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[9][52]">MAIN[9][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]"><td>QUAD_V4_W[10]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[11][52]">MAIN[11][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H0[0]-OUT_LC[4]"><td>LONG_H0[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][47]">MAIN[8][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H1[1]-OUT_LC[5]"><td>LONG_H1[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][47]">MAIN[10][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H2[0]-OUT_LC[6]"><td>LONG_H2[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][47]">MAIN[12][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H3[1]-OUT_LC[7]"><td>LONG_H3[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][47]">MAIN[14][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H4[0]-OUT_LC[0]"><td>LONG_H4[0]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H5[1]-OUT_LC[1]"><td>LONG_H5[1]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][47]">MAIN[2][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H6[0]-OUT_LC[2]"><td>LONG_H6[0]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][47]">MAIN[4][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H7[1]-OUT_LC[3]"><td>LONG_H7[1]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][47]">MAIN[6][47]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H8[0]-OUT_LC[4]"><td>LONG_H8[0]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][48]">MAIN[8][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H9[1]-OUT_LC[5]"><td>LONG_H9[1]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][48]">MAIN[10][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H10[0]-OUT_LC[6]"><td>LONG_H10[0]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][48]">MAIN[12][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_H11[1]-OUT_LC[7]"><td>LONG_H11[1]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][48]">MAIN[14][48]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V1[0]-OUT_LC[3]"><td>LONG_V1[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][52]">MAIN[6][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V2[1]-OUT_LC[2]"><td>LONG_V2[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][52]">MAIN[4][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V3[0]-OUT_LC[1]"><td>LONG_V3[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][52]">MAIN[2][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V4[1]-OUT_LC[0]"><td>LONG_V4[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V5[0]-OUT_LC[7]"><td>LONG_V5[0]</td><td>OUT_LC[7]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[14][52]">MAIN[14][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V6[1]-OUT_LC[6]"><td>LONG_V6[1]</td><td>OUT_LC[6]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[12][52]">MAIN[12][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V7[0]-OUT_LC[5]"><td>LONG_V7[0]</td><td>OUT_LC[5]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[10][52]">MAIN[10][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V8[1]-OUT_LC[4]"><td>LONG_V8[1]</td><td>OUT_LC[4]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[8][52]">MAIN[8][52]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V9[0]-OUT_LC[3]"><td>LONG_V9[0]</td><td>OUT_LC[3]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[6][51]">MAIN[6][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V10[1]-OUT_LC[2]"><td>LONG_V10[1]</td><td>OUT_LC[2]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[4][51]">MAIN[4][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V11[0]-OUT_LC[1]"><td>LONG_V11[0]</td><td>OUT_LC[1]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[2][51]">MAIN[2][51]</a></td></tr>

<tr id="siliconblue-PLB_P01-INT-progbuf-LONG_V12[1]-OUT_LC[0]"><td>LONG_V12[1]</td><td>OUT_LC[0]</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT programmable inverters</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="siliconblue-PLB_P01-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK"><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK</td><td><a href="#siliconblue-PLB_P01-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes GLOBAL_OUT</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>GLOBAL_OUT[0]</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>GLOBAL_OUT[1]</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][1]">MAIN[10][1]</a></td><td>GLOBAL_OUT[2]</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>GLOBAL_OUT[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes QUAD_H</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>QUAD_H0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>-</td><td>QUAD_H0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][13]">MAIN[1][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>-</td><td>-</td><td>QUAD_H0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[5][6]">MAIN[5][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][4]">MAIN[5][4]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][10]">MAIN[4][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][13]">MAIN[5][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][4]">MAIN[9][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][10]">MAIN[8][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][13]">MAIN[9][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][4]">MAIN[13][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][9]">MAIN[12][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][10]">MAIN[12][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][12]">MAIN[12][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][11]">MAIN[13][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][13]">MAIN[13][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][6]">MAIN[3][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][8]">MAIN[2][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][13]">MAIN[3][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][11]">MAIN[3][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][4]">MAIN[7][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][10]">MAIN[6][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[7][11]">MAIN[7][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][12]">MAIN[6][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][13]">MAIN[7][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][4]">MAIN[11][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][8]">MAIN[10][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][10]">MAIN[10][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][13]">MAIN[11][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][4]">MAIN[15][4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][9]">MAIN[14][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][10]">MAIN[14][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][12]">MAIN[14][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][11]">MAIN[15][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][13]">MAIN[15][13]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_H4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[0]</td><td>QUAD_H4[1]</td><td>QUAD_H4[2]</td><td>QUAD_H4[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H4[3]</td><td>QUAD_H4[4]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_H4[5]</td><td>QUAD_H4[6]</td><td>QUAD_H4[7]</td><td>QUAD_H4[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_H4[9]</td><td>QUAD_H4[10]</td><td>QUAD_H4[11]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V0[7]</td><td>QUAD_V0[6]</td><td>QUAD_V0[9]</td><td>QUAD_V0[8]</td><td>QUAD_V0[11]</td><td>QUAD_V0[10]</td><td>QUAD_V0[1]</td><td>QUAD_V0[0]</td><td>QUAD_V0[3]</td><td>QUAD_V0[2]</td><td>QUAD_V0[5]</td><td>QUAD_V0[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes QUAD_V</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="24">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][8]">MAIN[3][8]</a></td><td>QUAD_V0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>-</td><td>QUAD_V0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>-</td><td>-</td><td>QUAD_V0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[2][13]">MAIN[2][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][12]">MAIN[3][12]</a></td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][13]">MAIN[6][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][12]">MAIN[7][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[7][10]">MAIN[7][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][8]">MAIN[7][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[11][10]">MAIN[11][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][8]">MAIN[11][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][5]">MAIN[11][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][5]">MAIN[15][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][11]">MAIN[10][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][12]">MAIN[11][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][11]">MAIN[14][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][12]">MAIN[15][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[10]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[15][10]">MAIN[15][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][9]">MAIN[15][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V0[11]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][8]">MAIN[1][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][5]">MAIN[5][5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][12]">MAIN[1][12]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][13]">MAIN[4][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][8]">MAIN[5][8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[9][9]">MAIN[9][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][10]">MAIN[9][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[7]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][6]">MAIN[12][6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][13]">MAIN[8][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][11]">MAIN[8][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[9]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][13]">MAIN[12][13]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][11]">MAIN[12][11]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[10]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[13][9]">MAIN[13][9]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][10]">MAIN[13][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>QUAD_V4[11]</td></tr>

<tr><th colspan="3"></th><th colspan="24">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[0]</td><td>QUAD_H0[4]</td><td>QUAD_H0[2]</td><td>QUAD_H0[1]</td><td>QUAD_H0[4]</td><td>QUAD_H0[3]</td><td>QUAD_H0[6]</td><td>QUAD_H0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_H0[8]</td><td>QUAD_H0[7]</td><td>QUAD_H0[10]</td><td>QUAD_H0[9]</td><td>QUAD_H0[5]</td><td>QUAD_H0[11]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[8]</td><td>QUAD_V0[1]</td><td>QUAD_V0[10]</td><td>QUAD_V0[3]</td><td>QUAD_V0[0]</td><td>QUAD_V0[5]</td><td>QUAD_V0[2]</td><td>QUAD_V0[7]</td><td>QUAD_V0[4]</td><td>QUAD_V0[9]</td><td>QUAD_V0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>QUAD_H4[8]</td><td>QUAD_H4[7]</td><td>QUAD_H4[10]</td><td>QUAD_H4[9]</td><td>QUAD_H4[0]</td><td>QUAD_H4[11]</td><td>QUAD_H4[2]</td><td>QUAD_H4[1]</td><td>QUAD_H4[4]</td><td>QUAD_H4[3]</td><td>QUAD_H4[6]</td><td>QUAD_H4[5]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_V0[8]</td><td>QUAD_V0[9]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>QUAD_V4[11]</td><td>QUAD_V4[8]</td><td>QUAD_V4[1]</td><td>QUAD_V4[10]</td><td>QUAD_V4[3]</td><td>QUAD_V4[0]</td><td>QUAD_V4[5]</td><td>QUAD_V4[2]</td><td>QUAD_V4[7]</td><td>QUAD_V4[4]</td><td>QUAD_V4[9]</td><td>QUAD_V4[6]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_V0[8]</td><td>QUAD_H4[4]</td><td>QUAD_V0[10]</td><td>QUAD_V0[11]</td><td>QUAD_V0[0]</td><td>QUAD_V0[1]</td><td>QUAD_V0[2]</td><td>QUAD_V0[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>QUAD_V4[4]</td><td>QUAD_V4[5]</td><td>QUAD_V4[6]</td><td>QUAD_V4[7]</td><td>QUAD_V4[8]</td><td>QUAD_V4[9]</td><td>QUAD_V4[10]</td><td>QUAD_V4[11]</td><td>QUAD_V4[0]</td><td>QUAD_V4[1]</td><td>QUAD_V4[2]</td><td>QUAD_V4[3]</td><td>QUAD_V0[4]</td><td>QUAD_V0[5]</td><td>QUAD_V0[6]</td><td>QUAD_V0[7]</td><td>QUAD_H4[5]</td><td>QUAD_V0[9]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>QUAD_H0[7]</td><td>QUAD_H0[6]</td><td>QUAD_H0[9]</td><td>QUAD_H0[8]</td><td>QUAD_H0[11]</td><td>QUAD_H0[10]</td><td>QUAD_H0[1]</td><td>QUAD_H0[0]</td><td>QUAD_H0[3]</td><td>QUAD_H0[2]</td><td>QUAD_H0[5]</td><td>QUAD_H0[4]</td><td>QUAD_H4[7]</td><td>QUAD_H4[6]</td><td>QUAD_H4[9]</td><td>QUAD_H4[8]</td><td>QUAD_H4[11]</td><td>QUAD_H4[10]</td><td>QUAD_H4[1]</td><td>QUAD_H4[0]</td><td>QUAD_H4[3]</td><td>QUAD_H4[2]</td><td>QUAD_H4[5]</td><td>QUAD_H4[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes LONG_H</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_H0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_H0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>LONG_H0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_H0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[12][3]">MAIN[12][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_H0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][3]">MAIN[13][3]</a></td><td>-</td><td>LONG_H0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_H12[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_H12[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][3]">MAIN[2][3]</a></td><td>-</td><td>-</td><td>LONG_H12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_H12[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_H12[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][3]">MAIN[10][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_H12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V0[1]</td><td>LONG_V0[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes LONG_V</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_V0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_V0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>LONG_V0[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_V0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_V0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>-</td><td>LONG_V0[1]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_V12[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_V12[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][3]">MAIN[9][3]</a></td><td>-</td><td>-</td><td>LONG_V12[0]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LONG_V12[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="siliconblue-PLB_P01-INT-mux-LONG_V12[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][3]">MAIN[1][3]</a></td><td>-</td><td>-</td><td>-</td><td>LONG_V12[1]</td></tr>

<tr><th colspan="2"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td><td>LONG_H12[1]</td><td>LONG_H12[0]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V12[0]</td><td>LONG_V12[1]</td><td>LONG_V0[0]</td><td>LONG_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes LOCAL</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="32">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][14]">MAIN[1][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][17]">MAIN[1][17]</a></td><td>LOCAL_0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[0][17]">MAIN[0][17]</a></td><td>-</td><td>LOCAL_0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][25]">MAIN[1][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[1][24]">MAIN[1][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][23]">MAIN[1][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][22]">MAIN[1][22]</a></td><td>-</td><td>-</td><td>LOCAL_0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][21]">MAIN[0][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][21]">MAIN[1][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][14]">MAIN[2][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][16]">MAIN[3][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][17]">MAIN[3][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][18]">MAIN[3][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][17]">MAIN[2][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][25]">MAIN[2][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][25]">MAIN[3][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[3][24]">MAIN[3][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][23]">MAIN[3][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][22]">MAIN[3][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][21]">MAIN[2][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][21]">MAIN[3][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][24]">MAIN[2][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[2][23]">MAIN[2][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][22]">MAIN[2][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][14]">MAIN[4][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][14]">MAIN[5][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[5][15]">MAIN[5][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][16]">MAIN[5][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][17]">MAIN[5][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][18]">MAIN[4][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][18]">MAIN[5][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][15]">MAIN[4][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][16]">MAIN[4][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][17]">MAIN[4][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][25]">MAIN[4][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][25]">MAIN[5][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[5][24]">MAIN[5][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][23]">MAIN[5][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][22]">MAIN[5][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][21]">MAIN[4][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][21]">MAIN[5][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][24]">MAIN[4][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[4][23]">MAIN[4][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][22]">MAIN[4][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][14]">MAIN[6][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][14]">MAIN[7][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[7][15]">MAIN[7][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][16]">MAIN[7][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][17]">MAIN[7][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][18]">MAIN[6][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][18]">MAIN[7][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][15]">MAIN[6][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][16]">MAIN[6][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][17]">MAIN[6][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][25]">MAIN[6][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][25]">MAIN[7][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[7][24]">MAIN[7][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][23]">MAIN[7][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][22]">MAIN[7][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][21]">MAIN[6][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][21]">MAIN[7][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][24]">MAIN[6][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[6][23]">MAIN[6][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][22]">MAIN[6][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][14]">MAIN[8][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][14]">MAIN[9][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[9][15]">MAIN[9][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][16]">MAIN[9][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][17]">MAIN[9][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][18]">MAIN[8][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][18]">MAIN[9][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][15]">MAIN[8][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[8][16]">MAIN[8][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][17]">MAIN[8][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][25]">MAIN[8][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][25]">MAIN[9][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[9][24]">MAIN[9][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][23]">MAIN[9][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][22]">MAIN[9][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][21]">MAIN[8][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][21]">MAIN[9][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][24]">MAIN[8][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[8][23]">MAIN[8][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][22]">MAIN[8][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][14]">MAIN[10][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][14]">MAIN[11][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][16]">MAIN[11][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][17]">MAIN[11][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][18]">MAIN[10][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][18]">MAIN[11][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][16]">MAIN[10][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][17]">MAIN[10][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][25]">MAIN[10][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][25]">MAIN[11][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[11][24]">MAIN[11][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][23]">MAIN[11][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][22]">MAIN[11][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][21]">MAIN[10][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][21]">MAIN[11][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][24]">MAIN[10][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[10][23]">MAIN[10][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][22]">MAIN[10][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[13][15]">MAIN[13][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][16]">MAIN[13][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][17]">MAIN[13][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][18]">MAIN[12][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][18]">MAIN[13][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][15]">MAIN[12][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[12][16]">MAIN[12][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][17]">MAIN[12][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][25]">MAIN[12][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][25]">MAIN[13][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[13][24]">MAIN[13][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][23]">MAIN[13][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][22]">MAIN[13][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][21]">MAIN[12][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][21]">MAIN[13][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][24]">MAIN[12][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[12][23]">MAIN[12][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][22]">MAIN[12][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][14]">MAIN[14][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][14]">MAIN[15][14]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[15][15]">MAIN[15][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][16]">MAIN[15][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][17]">MAIN[15][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][18]">MAIN[14][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][18]">MAIN[15][18]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][15]">MAIN[14][15]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][16]">MAIN[14][16]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][17]">MAIN[14][17]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][25]">MAIN[14][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][25]">MAIN[15][25]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[15][24]">MAIN[15][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][23]">MAIN[15][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][22]">MAIN[15][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][21]">MAIN[14][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][21]">MAIN[15][21]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][24]">MAIN[14][24]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[14][23]">MAIN[14][23]</a></td><td id="siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][22]">MAIN[14][22]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>LOCAL_3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="32">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>GLOBAL_OUT[0]</td><td>GLOBAL_OUT[1]</td><td>GLOBAL_OUT[2]</td><td>GLOBAL_OUT[3]</td><td>QUAD_V4_W[1]</td><td>QUAD_V4_W[0]</td><td>QUAD_V4_W[3]</td><td>QUAD_V4_W[2]</td><td>QUAD_V4_W[5]</td><td>QUAD_V4_W[4]</td><td>QUAD_V4_W[7]</td><td>QUAD_V4_W[6]</td><td>QUAD_V4_W[9]</td><td>QUAD_V4_W[8]</td><td>QUAD_V4_W[11]</td><td>QUAD_V4_W[10]</td><td>QUAD_V3_W[0]</td><td>QUAD_V3_W[1]</td><td>QUAD_V3_W[2]</td><td>QUAD_V3_W[3]</td><td>QUAD_V3_W[4]</td><td>QUAD_V3_W[5]</td><td>QUAD_V3_W[6]</td><td>QUAD_V3_W[7]</td><td>QUAD_V3_W[8]</td><td>QUAD_V3_W[9]</td><td>QUAD_V3_W[10]</td><td>QUAD_V3_W[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_H4[0]</td><td>LONG_H4[1]</td><td>LONG_H5[1]</td><td>LONG_H5[0]</td><td>LONG_H6[0]</td><td>LONG_H6[1]</td><td>LONG_H7[1]</td><td>LONG_H7[0]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td><td>LONG_V8[1]</td><td>LONG_V8[0]</td><td>LONG_V7[0]</td><td>LONG_V7[1]</td><td>LONG_V6[1]</td><td>LONG_V6[0]</td><td>LONG_V5[0]</td><td>LONG_V5[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_N[0]</td><td>OUT_LC_N[1]</td><td>OUT_LC_N[2]</td><td>OUT_LC_N[3]</td><td>OUT_LC_N[4]</td><td>OUT_LC_N[5]</td><td>OUT_LC_N[6]</td><td>OUT_LC_N[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td><td>OUT_LC_WS[0]</td><td>OUT_LC_WS[1]</td><td>OUT_LC_WS[2]</td><td>OUT_LC_WS[3]</td><td>OUT_LC_WS[4]</td><td>OUT_LC_WS[5]</td><td>OUT_LC_WS[6]</td><td>OUT_LC_WS[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V3[4]</td><td>QUAD_V3[5]</td><td>QUAD_V3[6]</td><td>QUAD_V3[7]</td><td>QUAD_V3[8]</td><td>QUAD_V3[9]</td><td>QUAD_V3[10]</td><td>QUAD_V3[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td><td>QUAD_V1[4]</td><td>QUAD_V1[5]</td><td>QUAD_V1[6]</td><td>QUAD_V1[7]</td><td>QUAD_V1[8]</td><td>QUAD_V1[9]</td><td>QUAD_V1[10]</td><td>QUAD_V1[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>QUAD_V2_W[10]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[1]</td><td>QUAD_V2_W[0]</td><td>QUAD_V2_W[3]</td><td>QUAD_V2_W[2]</td><td>QUAD_V2_W[5]</td><td>QUAD_V2_W[4]</td><td>QUAD_V2_W[7]</td><td>QUAD_V2_W[6]</td><td>QUAD_V2_W[9]</td><td>QUAD_V2_W[8]</td><td>QUAD_V2_W[11]</td><td>QUAD_V2_W[10]</td><td>QUAD_V1_W[0]</td><td>QUAD_V1_W[1]</td><td>QUAD_V1_W[2]</td><td>QUAD_V1_W[3]</td><td>QUAD_V1_W[4]</td><td>QUAD_V1_W[5]</td><td>QUAD_V1_W[6]</td><td>QUAD_V1_W[7]</td><td>QUAD_V1_W[8]</td><td>QUAD_V1_W[9]</td><td>QUAD_V1_W[10]</td><td>QUAD_V1_W[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_H8[0]</td><td>LONG_H8[1]</td><td>LONG_H9[1]</td><td>LONG_H9[0]</td><td>LONG_H10[0]</td><td>LONG_H10[1]</td><td>LONG_H11[1]</td><td>LONG_H11[0]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td><td>LONG_V4[1]</td><td>LONG_V4[0]</td><td>LONG_V3[0]</td><td>LONG_V3[1]</td><td>LONG_V2[1]</td><td>LONG_V2[0]</td><td>LONG_V1[0]</td><td>LONG_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_S[0]</td><td>OUT_LC_S[1]</td><td>OUT_LC_S[2]</td><td>OUT_LC_S[3]</td><td>OUT_LC_S[4]</td><td>OUT_LC_S[5]</td><td>OUT_LC_S[6]</td><td>OUT_LC_S[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td><td>OUT_LC_ES[0]</td><td>OUT_LC_ES[1]</td><td>OUT_LC_ES[2]</td><td>OUT_LC_ES[3]</td><td>OUT_LC_ES[4]</td><td>OUT_LC_ES[5]</td><td>OUT_LC_ES[6]</td><td>OUT_LC_ES[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H0[0]</td><td>QUAD_H0[1]</td><td>QUAD_H0[2]</td><td>QUAD_H0[3]</td><td>QUAD_H0[4]</td><td>QUAD_H0[5]</td><td>QUAD_H0[6]</td><td>QUAD_H0[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td><td>QUAD_H2[0]</td><td>QUAD_H2[1]</td><td>QUAD_H2[2]</td><td>QUAD_H2[3]</td><td>QUAD_H2[4]</td><td>QUAD_H2[5]</td><td>QUAD_H2[6]</td><td>QUAD_H2[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V4[1]</td><td>QUAD_V4[0]</td><td>QUAD_V4[3]</td><td>QUAD_V4[2]</td><td>QUAD_V4[5]</td><td>QUAD_V4[4]</td><td>QUAD_V4[7]</td><td>QUAD_V4[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td><td>QUAD_V2[1]</td><td>QUAD_V2[0]</td><td>QUAD_V2[3]</td><td>QUAD_V2[2]</td><td>QUAD_V2[5]</td><td>QUAD_V2[4]</td><td>QUAD_V2[7]</td><td>QUAD_V2[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_E[0]</td><td>OUT_LC_E[1]</td><td>OUT_LC_E[2]</td><td>OUT_LC_E[3]</td><td>OUT_LC_E[4]</td><td>OUT_LC_E[5]</td><td>OUT_LC_E[6]</td><td>OUT_LC_E[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td><td>OUT_LC_W[0]</td><td>OUT_LC_W[1]</td><td>OUT_LC_W[2]</td><td>OUT_LC_W[3]</td><td>OUT_LC_W[4]</td><td>OUT_LC_W[5]</td><td>OUT_LC_W[6]</td><td>OUT_LC_W[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H0[8]</td><td>QUAD_H0[9]</td><td>QUAD_H0[10]</td><td>QUAD_H0[11]</td><td>QUAD_H1[1]</td><td>QUAD_H1[0]</td><td>QUAD_H1[3]</td><td>QUAD_H1[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td><td>QUAD_H2[8]</td><td>QUAD_H2[9]</td><td>QUAD_H2[10]</td><td>QUAD_H2[11]</td><td>QUAD_H3[1]</td><td>QUAD_H3[0]</td><td>QUAD_H3[3]</td><td>QUAD_H3[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_WN[0]</td><td>OUT_LC_WN[1]</td><td>OUT_LC_WN[2]</td><td>OUT_LC_WN[3]</td><td>OUT_LC_WN[4]</td><td>OUT_LC_WN[5]</td><td>OUT_LC_WN[6]</td><td>OUT_LC_WN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td><td>OUT_LC_EN[0]</td><td>OUT_LC_EN[1]</td><td>OUT_LC_EN[2]</td><td>OUT_LC_EN[3]</td><td>OUT_LC_EN[4]</td><td>OUT_LC_EN[5]</td><td>OUT_LC_EN[6]</td><td>OUT_LC_EN[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V4[9]</td><td>QUAD_V4[8]</td><td>QUAD_V4[11]</td><td>QUAD_V4[10]</td><td>QUAD_V3[0]</td><td>QUAD_V3[1]</td><td>QUAD_V3[2]</td><td>QUAD_V3[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td><td>QUAD_V2[9]</td><td>QUAD_V2[8]</td><td>QUAD_V2[11]</td><td>QUAD_V2[10]</td><td>QUAD_V1[0]</td><td>QUAD_V1[1]</td><td>QUAD_V1[2]</td><td>QUAD_V1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_H0[0]</td><td>LONG_H0[1]</td><td>LONG_H1[1]</td><td>LONG_H1[0]</td><td>LONG_H2[0]</td><td>LONG_H2[1]</td><td>LONG_H3[1]</td><td>LONG_H3[0]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td><td>LONG_V12[1]</td><td>LONG_V12[0]</td><td>LONG_V11[0]</td><td>LONG_V11[1]</td><td>LONG_V10[1]</td><td>LONG_V10[0]</td><td>LONG_V9[0]</td><td>LONG_V9[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H1[5]</td><td>QUAD_H1[4]</td><td>QUAD_H1[7]</td><td>QUAD_H1[6]</td><td>QUAD_H1[9]</td><td>QUAD_H1[8]</td><td>QUAD_H1[11]</td><td>QUAD_H1[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td><td>QUAD_H3[5]</td><td>QUAD_H3[4]</td><td>QUAD_H3[7]</td><td>QUAD_H3[6]</td><td>QUAD_H3[9]</td><td>QUAD_H3[8]</td><td>QUAD_H3[11]</td><td>QUAD_H3[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes IMUX_LC</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="10">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[1][28]">MAIN[1][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][26]">MAIN[1][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][29]">MAIN[1][29]</a></td><td>IMUX_LC_I0[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[3][28]">MAIN[3][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][27]">MAIN[3][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][26]">MAIN[2][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][26]">MAIN[3][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][29]">MAIN[3][29]</a></td><td>-</td><td>IMUX_LC_I0[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[5][28]">MAIN[5][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][27]">MAIN[5][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][26]">MAIN[4][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][26]">MAIN[5][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][29]">MAIN[5][29]</a></td><td>IMUX_LC_I0[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[7][28]">MAIN[7][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][27]">MAIN[7][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][26]">MAIN[6][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][26]">MAIN[7][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][29]">MAIN[7][29]</a></td><td>-</td><td>IMUX_LC_I0[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[9][28]">MAIN[9][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][27]">MAIN[9][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][26]">MAIN[8][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][26]">MAIN[9][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][29]">MAIN[9][29]</a></td><td>IMUX_LC_I0[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[11][28]">MAIN[11][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][27]">MAIN[11][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][26]">MAIN[10][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][26]">MAIN[11][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][29]">MAIN[11][29]</a></td><td>-</td><td>IMUX_LC_I0[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[13][28]">MAIN[13][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][27]">MAIN[13][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][26]">MAIN[12][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][26]">MAIN[13][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][29]">MAIN[13][29]</a></td><td>IMUX_LC_I0[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[15][28]">MAIN[15][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][27]">MAIN[15][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][26]">MAIN[14][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][26]">MAIN[15][26]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][29]">MAIN[15][29]</a></td><td>-</td><td>IMUX_LC_I0[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][30]">MAIN[1][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[0][29]">MAIN[0][29]</a></td><td>-</td><td>IMUX_LC_I1[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][28]">MAIN[2][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][30]">MAIN[2][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][30]">MAIN[3][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][29]">MAIN[2][29]</a></td><td>IMUX_LC_I1[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][28]">MAIN[4][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[4][27]">MAIN[4][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][30]">MAIN[4][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][30]">MAIN[5][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][29]">MAIN[4][29]</a></td><td>-</td><td>IMUX_LC_I1[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][28]">MAIN[6][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[6][27]">MAIN[6][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][30]">MAIN[6][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][30]">MAIN[7][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][29]">MAIN[6][29]</a></td><td>IMUX_LC_I1[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][28]">MAIN[8][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[8][27]">MAIN[8][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][30]">MAIN[8][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][30]">MAIN[9][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][29]">MAIN[8][29]</a></td><td>-</td><td>IMUX_LC_I1[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][28]">MAIN[10][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[10][27]">MAIN[10][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][30]">MAIN[10][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][30]">MAIN[11][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][29]">MAIN[10][29]</a></td><td>IMUX_LC_I1[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][28]">MAIN[12][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[12][27]">MAIN[12][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][30]">MAIN[12][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][30]">MAIN[13][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][29]">MAIN[12][29]</a></td><td>-</td><td>IMUX_LC_I1[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][28]">MAIN[14][28]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[14][27]">MAIN[14][27]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][30]">MAIN[14][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][30]">MAIN[15][30]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][29]">MAIN[14][29]</a></td><td>IMUX_LC_I1[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[1][33]">MAIN[1][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[1][34]">MAIN[1][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][35]">MAIN[1][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[1][32]">MAIN[1][32]</a></td><td>IMUX_LC_I2[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[3][33]">MAIN[3][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[3][34]">MAIN[3][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][35]">MAIN[2][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[3][32]">MAIN[3][32]</a></td><td>-</td><td>IMUX_LC_I2[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[5][33]">MAIN[5][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][34]">MAIN[5][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][35]">MAIN[4][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][35]">MAIN[5][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[5][32]">MAIN[5][32]</a></td><td>IMUX_LC_I2[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[7][33]">MAIN[7][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[7][34]">MAIN[7][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][35]">MAIN[6][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][35]">MAIN[7][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[7][32]">MAIN[7][32]</a></td><td>-</td><td>IMUX_LC_I2[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[9][33]">MAIN[9][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[9][34]">MAIN[9][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][35]">MAIN[8][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][35]">MAIN[9][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[9][32]">MAIN[9][32]</a></td><td>IMUX_LC_I2[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[11][33]">MAIN[11][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[11][34]">MAIN[11][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][35]">MAIN[10][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][35]">MAIN[11][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[11][32]">MAIN[11][32]</a></td><td>-</td><td>IMUX_LC_I2[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[13][33]">MAIN[13][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[13][34]">MAIN[13][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][35]">MAIN[12][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][35]">MAIN[13][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[13][32]">MAIN[13][32]</a></td><td>IMUX_LC_I2[6]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[15][33]">MAIN[15][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][34]">MAIN[15][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][35]">MAIN[14][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][35]">MAIN[15][35]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[15][32]">MAIN[15][32]</a></td><td>-</td><td>IMUX_LC_I2[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[1][31]">MAIN[1][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[0][32]">MAIN[0][32]</a></td><td>-</td><td>-</td><td>IMUX_LC_I3[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[2][33]">MAIN[2][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[2][34]">MAIN[2][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][31]">MAIN[2][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][32]">MAIN[2][32]</a></td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[4][33]">MAIN[4][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[4][34]">MAIN[4][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][31]">MAIN[4][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][31]">MAIN[5][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][32]">MAIN[4][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[6][33]">MAIN[6][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[6][34]">MAIN[6][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[6][31]">MAIN[6][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[7][31]">MAIN[7][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[6][32]">MAIN[6][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[8][33]">MAIN[8][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[8][34]">MAIN[8][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[8][31]">MAIN[8][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[9][31]">MAIN[9][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[8][32]">MAIN[8][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[10][33]">MAIN[10][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[10][34]">MAIN[10][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[10][31]">MAIN[10][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[11][31]">MAIN[11][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[10][32]">MAIN[10][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[5]</td><td>-</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[12][33]">MAIN[12][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[12][34]">MAIN[12][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[12][31]">MAIN[12][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[13][31]">MAIN[13][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[12][32]">MAIN[12][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[6]</td><td>-</td></tr>

<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-4"><a href="#siliconblue-PLB_P01-bit-MAIN[14][33]">MAIN[14][33]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-3"><a href="#siliconblue-PLB_P01-bit-MAIN[14][34]">MAIN[14][34]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][31]">MAIN[14][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][31]">MAIN[15][31]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][32]">MAIN[14][32]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IMUX_LC_I3[7]</td></tr>

<tr><th colspan="5"></th><th colspan="10">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td><td>LOCAL_0[1]</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td><td>LOCAL_0[3]</td><td>LOCAL_0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td><td>LOCAL_0[5]</td><td>LOCAL_0[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td><td>LOCAL_0[7]</td><td>LOCAL_0[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td><td>LOCAL_1[0]</td><td>LOCAL_1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td><td>LOCAL_1[2]</td><td>LOCAL_1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td><td>LOCAL_1[4]</td><td>LOCAL_1[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td><td>LOCAL_1[6]</td><td>LOCAL_1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td><td>LOCAL_2[1]</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td><td>LOCAL_2[3]</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td><td>LOCAL_2[5]</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td><td>LOCAL_2[7]</td><td>LOCAL_2[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td><td>LOCAL_3[0]</td><td>LOCAL_3[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td><td>LOCAL_3[2]</td><td>LOCAL_3[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td><td>LOCAL_3[4]</td><td>LOCAL_3[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td><td>LOCAL_3[6]</td><td>LOCAL_3[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes IMUX_CLK</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_CLK-4"><a href="#siliconblue-PLB_P01-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CLK-3"><a href="#siliconblue-PLB_P01-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CLK-2"><a href="#siliconblue-PLB_P01-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CLK-1"><a href="#siliconblue-PLB_P01-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CLK-0"><a href="#siliconblue-PLB_P01-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>IMUX_CLK</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes IMUX_RST</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_RST-3"><a href="#siliconblue-PLB_P01-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_RST-2"><a href="#siliconblue-PLB_P01-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_RST-1"><a href="#siliconblue-PLB_P01-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_RST-0"><a href="#siliconblue-PLB_P01-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>IMUX_RST</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 switchbox INT muxes IMUX_CE</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="siliconblue-PLB_P01-INT-mux-IMUX_CE-3"><a href="#siliconblue-PLB_P01-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CE-2"><a href="#siliconblue-PLB_P01-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CE-1"><a href="#siliconblue-PLB_P01-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="siliconblue-PLB_P01-INT-mux-IMUX_CE-0"><a href="#siliconblue-PLB_P01-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>IMUX_CE</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>GLOBAL[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>GLOBAL[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>GLOBAL[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>GLOBAL[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>LOCAL_0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>LOCAL_1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>LOCAL_2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>LOCAL_3[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-lc-2"><a class="header" href="#bels-lc-2">Bels LC</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 bel LC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>IMUX_LC_I0[0]</td><td>IMUX_LC_I0[1]</td><td>IMUX_LC_I0[2]</td><td>IMUX_LC_I0[3]</td><td>IMUX_LC_I0[4]</td><td>IMUX_LC_I0[5]</td><td>IMUX_LC_I0[6]</td><td>IMUX_LC_I0[7]</td></tr>

<tr><td>I1</td><td>in</td><td>IMUX_LC_I1[0]</td><td>IMUX_LC_I1[1]</td><td>IMUX_LC_I1[2]</td><td>IMUX_LC_I1[3]</td><td>IMUX_LC_I1[4]</td><td>IMUX_LC_I1[5]</td><td>IMUX_LC_I1[6]</td><td>IMUX_LC_I1[7]</td></tr>

<tr><td>I2</td><td>in</td><td>IMUX_LC_I2[0]</td><td>IMUX_LC_I2[1]</td><td>IMUX_LC_I2[2]</td><td>IMUX_LC_I2[3]</td><td>IMUX_LC_I2[4]</td><td>IMUX_LC_I2[5]</td><td>IMUX_LC_I2[6]</td><td>IMUX_LC_I2[7]</td></tr>

<tr><td>I3</td><td>in</td><td>IMUX_LC_I3[0]</td><td>IMUX_LC_I3[1]</td><td>IMUX_LC_I3[2]</td><td>IMUX_LC_I3[3]</td><td>IMUX_LC_I3[4]</td><td>IMUX_LC_I3[5]</td><td>IMUX_LC_I3[6]</td><td>IMUX_LC_I3[7]</td></tr>

<tr><td>LTIN</td><td>in</td><td>LC_LTIN[0]</td><td>LC_LTIN[1]</td><td>LC_LTIN[2]</td><td>LC_LTIN[3]</td><td>LC_LTIN[4]</td><td>LC_LTIN[5]</td><td>LC_LTIN[6]</td><td>LC_LTIN[7]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td><td>IMUX_CE</td></tr>

<tr><td>RST</td><td>in</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td><td>IMUX_RST</td></tr>

<tr><td>CLK</td><td>in</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td><td>IMUX_CLK_OPTINV</td></tr>

<tr><td>CI_OUT</td><td>out</td><td>LC_CI_OUT[0]</td><td>LC_CI_OUT[1]</td><td>LC_CI_OUT[2]</td><td>LC_CI_OUT[3]</td><td>LC_CI_OUT[4]</td><td>LC_CI_OUT[5]</td><td>LC_CI_OUT[6]</td><td>LC_CI_OUT[7]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_LC[0]</td><td>OUT_LC[1]</td><td>OUT_LC[2]</td><td>OUT_LC[3]</td><td>OUT_LC[4]</td><td>OUT_LC[5]</td><td>OUT_LC[6]</td><td>OUT_LC[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 bel LC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>LC[0]</th><th>LC[1]</th><th>LC[2]</th><th>LC[3]</th><th>LC[4]</th><th>LC[5]</th><th>LC[6]</th><th>LC[7]</th></tr>

</thead>

<tbody>
<tr><td>CARRY_ENABLE</td><td id="siliconblue-PLB_P01-LC[0]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="siliconblue-PLB_P01-LC[1]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[2][44]">MAIN[2][44]</a></td><td id="siliconblue-PLB_P01-LC[2]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[4][44]">MAIN[4][44]</a></td><td id="siliconblue-PLB_P01-LC[3]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[6][44]">MAIN[6][44]</a></td><td id="siliconblue-PLB_P01-LC[4]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[8][44]">MAIN[8][44]</a></td><td id="siliconblue-PLB_P01-LC[5]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[10][44]">MAIN[10][44]</a></td><td id="siliconblue-PLB_P01-LC[6]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[12][44]">MAIN[12][44]</a></td><td id="siliconblue-PLB_P01-LC[7]-CARRY_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[14][44]">MAIN[14][44]</a></td></tr>

<tr><td>LTIN_ENABLE</td><td id="siliconblue-PLB_P01-LC[0]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="siliconblue-PLB_P01-LC[1]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[2][50]">MAIN[2][50]</a></td><td id="siliconblue-PLB_P01-LC[2]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[4][50]">MAIN[4][50]</a></td><td id="siliconblue-PLB_P01-LC[3]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[6][50]">MAIN[6][50]</a></td><td id="siliconblue-PLB_P01-LC[4]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[8][50]">MAIN[8][50]</a></td><td id="siliconblue-PLB_P01-LC[5]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[10][50]">MAIN[10][50]</a></td><td id="siliconblue-PLB_P01-LC[6]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[12][50]">MAIN[12][50]</a></td><td id="siliconblue-PLB_P01-LC[7]-LTIN_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[14][50]">MAIN[14][50]</a></td></tr>

<tr><td>FF_ENABLE</td><td id="siliconblue-PLB_P01-LC[0]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="siliconblue-PLB_P01-LC[1]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[2][45]">MAIN[2][45]</a></td><td id="siliconblue-PLB_P01-LC[2]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[4][45]">MAIN[4][45]</a></td><td id="siliconblue-PLB_P01-LC[3]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[6][45]">MAIN[6][45]</a></td><td id="siliconblue-PLB_P01-LC[4]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[8][45]">MAIN[8][45]</a></td><td id="siliconblue-PLB_P01-LC[5]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[10][45]">MAIN[10][45]</a></td><td id="siliconblue-PLB_P01-LC[6]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[12][45]">MAIN[12][45]</a></td><td id="siliconblue-PLB_P01-LC[7]-FF_ENABLE"><a href="#siliconblue-PLB_P01-bit-MAIN[14][45]">MAIN[14][45]</a></td></tr>

<tr><td>FF_SR_ASYNC</td><td id="siliconblue-PLB_P01-LC[0]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[1][45]">MAIN[1][45]</a></td><td id="siliconblue-PLB_P01-LC[1]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[3][45]">MAIN[3][45]</a></td><td id="siliconblue-PLB_P01-LC[2]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[5][45]">MAIN[5][45]</a></td><td id="siliconblue-PLB_P01-LC[3]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[7][45]">MAIN[7][45]</a></td><td id="siliconblue-PLB_P01-LC[4]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[9][45]">MAIN[9][45]</a></td><td id="siliconblue-PLB_P01-LC[5]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[11][45]">MAIN[11][45]</a></td><td id="siliconblue-PLB_P01-LC[6]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[13][45]">MAIN[13][45]</a></td><td id="siliconblue-PLB_P01-LC[7]-FF_SR_ASYNC"><a href="#siliconblue-PLB_P01-bit-MAIN[15][45]">MAIN[15][45]</a></td></tr>

<tr><td>FF_SR_VALUE bit 0</td><td id="siliconblue-PLB_P01-LC[0]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][44]">MAIN[1][44]</a></td><td id="siliconblue-PLB_P01-LC[1]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][44]">MAIN[3][44]</a></td><td id="siliconblue-PLB_P01-LC[2]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][44]">MAIN[5][44]</a></td><td id="siliconblue-PLB_P01-LC[3]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][44]">MAIN[7][44]</a></td><td id="siliconblue-PLB_P01-LC[4]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][44]">MAIN[9][44]</a></td><td id="siliconblue-PLB_P01-LC[5]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][44]">MAIN[11][44]</a></td><td id="siliconblue-PLB_P01-LC[6]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][44]">MAIN[13][44]</a></td><td id="siliconblue-PLB_P01-LC[7]-FF_SR_VALUE[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][44]">MAIN[15][44]</a></td></tr>

<tr><td>LUT_INIT bit 0</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][40]">MAIN[2][40]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][40]">MAIN[4][40]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][40]">MAIN[6][40]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][40]">MAIN[8][40]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][40]">MAIN[10][40]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][40]">MAIN[12][40]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][40]">MAIN[14][40]</a></td></tr>

<tr><td>LUT_INIT bit 1</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][40]">MAIN[1][40]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][40]">MAIN[3][40]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][40]">MAIN[5][40]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][40]">MAIN[7][40]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][40]">MAIN[9][40]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][40]">MAIN[11][40]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][40]">MAIN[13][40]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][40]">MAIN[15][40]</a></td></tr>

<tr><td>LUT_INIT bit 2</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][41]">MAIN[1][41]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][41]">MAIN[3][41]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][41]">MAIN[5][41]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][41]">MAIN[7][41]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][41]">MAIN[9][41]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][41]">MAIN[11][41]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][41]">MAIN[13][41]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[2]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][41]">MAIN[15][41]</a></td></tr>

<tr><td>LUT_INIT bit 3</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][41]">MAIN[2][41]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][41]">MAIN[4][41]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][41]">MAIN[6][41]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][41]">MAIN[8][41]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][41]">MAIN[10][41]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][41]">MAIN[12][41]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[3]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][41]">MAIN[14][41]</a></td></tr>

<tr><td>LUT_INIT bit 4</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][42]">MAIN[2][42]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][42]">MAIN[4][42]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][42]">MAIN[6][42]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][42]">MAIN[8][42]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][42]">MAIN[10][42]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][42]">MAIN[12][42]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[4]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][42]">MAIN[14][42]</a></td></tr>

<tr><td>LUT_INIT bit 5</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][42]">MAIN[1][42]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][42]">MAIN[3][42]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][42]">MAIN[5][42]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][42]">MAIN[7][42]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][42]">MAIN[9][42]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][42]">MAIN[11][42]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][42]">MAIN[13][42]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[5]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][42]">MAIN[15][42]</a></td></tr>

<tr><td>LUT_INIT bit 6</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][43]">MAIN[1][43]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][43]">MAIN[5][43]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][43]">MAIN[7][43]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][43]">MAIN[9][43]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][43]">MAIN[11][43]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][43]">MAIN[13][43]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[6]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][43]">MAIN[15][43]</a></td></tr>

<tr><td>LUT_INIT bit 7</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][43]">MAIN[2][43]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][43]">MAIN[4][43]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][43]">MAIN[6][43]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][43]">MAIN[8][43]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][43]">MAIN[10][43]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][43]">MAIN[12][43]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[7]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][43]">MAIN[14][43]</a></td></tr>

<tr><td>LUT_INIT bit 8</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][39]">MAIN[2][39]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][39]">MAIN[4][39]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][39]">MAIN[6][39]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][39]">MAIN[8][39]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][39]">MAIN[10][39]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][39]">MAIN[12][39]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[8]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][39]">MAIN[14][39]</a></td></tr>

<tr><td>LUT_INIT bit 9</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][39]">MAIN[1][39]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][39]">MAIN[3][39]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][39]">MAIN[5][39]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][39]">MAIN[7][39]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][39]">MAIN[9][39]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][39]">MAIN[11][39]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][39]">MAIN[13][39]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[9]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][39]">MAIN[15][39]</a></td></tr>

<tr><td>LUT_INIT bit 10</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][38]">MAIN[1][38]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][38]">MAIN[3][38]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][38]">MAIN[5][38]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][38]">MAIN[7][38]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][38]">MAIN[9][38]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][38]">MAIN[11][38]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][38]">MAIN[13][38]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[10]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][38]">MAIN[15][38]</a></td></tr>

<tr><td>LUT_INIT bit 11</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][38]">MAIN[2][38]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][38]">MAIN[4][38]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][38]">MAIN[6][38]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][38]">MAIN[8][38]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][38]">MAIN[10][38]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][38]">MAIN[12][38]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[11]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][38]">MAIN[14][38]</a></td></tr>

<tr><td>LUT_INIT bit 12</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][37]">MAIN[2][37]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][37]">MAIN[4][37]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][37]">MAIN[6][37]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][37]">MAIN[8][37]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][37]">MAIN[10][37]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][37]">MAIN[12][37]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[12]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][37]">MAIN[14][37]</a></td></tr>

<tr><td>LUT_INIT bit 13</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][37]">MAIN[1][37]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][37]">MAIN[5][37]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][37]">MAIN[7][37]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][37]">MAIN[9][37]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][37]">MAIN[11][37]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][37]">MAIN[13][37]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[13]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][37]">MAIN[15][37]</a></td></tr>

<tr><td>LUT_INIT bit 14</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][36]">MAIN[1][36]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[3][36]">MAIN[3][36]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[5][36]">MAIN[5][36]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[7][36]">MAIN[7][36]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[9][36]">MAIN[9][36]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[11][36]">MAIN[11][36]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[13][36]">MAIN[13][36]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[14]"><a href="#siliconblue-PLB_P01-bit-MAIN[15][36]">MAIN[15][36]</a></td></tr>

<tr><td>LUT_INIT bit 15</td><td id="siliconblue-PLB_P01-LC[0]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="siliconblue-PLB_P01-LC[1]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[2][36]">MAIN[2][36]</a></td><td id="siliconblue-PLB_P01-LC[2]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[4][36]">MAIN[4][36]</a></td><td id="siliconblue-PLB_P01-LC[3]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[6][36]">MAIN[6][36]</a></td><td id="siliconblue-PLB_P01-LC[4]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[8][36]">MAIN[8][36]</a></td><td id="siliconblue-PLB_P01-LC[5]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[10][36]">MAIN[10][36]</a></td><td id="siliconblue-PLB_P01-LC[6]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[12][36]">MAIN[12][36]</a></td><td id="siliconblue-PLB_P01-LC[7]-LUT_INIT[15]"><a href="#siliconblue-PLB_P01-bit-MAIN[14][36]">MAIN[14][36]</a></td></tr>

<tr><td>MUX_CI</td><td><a href="#siliconblue-PLB_P01-LC[0]-MUX_CI">[enum: LC_MUX_CI]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 enum LC_MUX_CI</caption>
<thead>
<tr id="siliconblue-PLB_P01-LC[0]-MUX_CI"><th>LC[0].MUX_CI</th><td id="siliconblue-PLB_P01-LC[0]-MUX_CI[1]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][49]">MAIN[1][49]</a></td><td id="siliconblue-PLB_P01-LC[0]-MUX_CI[0]"><a href="#siliconblue-PLB_P01-bit-MAIN[1][50]">MAIN[1][50]</a></td></tr>

</thead>

<tbody>
<tr><td>ZERO</td><td>0</td><td>0</td></tr>

<tr><td>ONE</td><td>0</td><td>1</td></tr>

<tr><td>CHAIN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_LC_I0[0]</td><td>LC[0].I0</td></tr>

<tr><td>IMUX_LC_I0[1]</td><td>LC[1].I0</td></tr>

<tr><td>IMUX_LC_I0[2]</td><td>LC[2].I0</td></tr>

<tr><td>IMUX_LC_I0[3]</td><td>LC[3].I0</td></tr>

<tr><td>IMUX_LC_I0[4]</td><td>LC[4].I0</td></tr>

<tr><td>IMUX_LC_I0[5]</td><td>LC[5].I0</td></tr>

<tr><td>IMUX_LC_I0[6]</td><td>LC[6].I0</td></tr>

<tr><td>IMUX_LC_I0[7]</td><td>LC[7].I0</td></tr>

<tr><td>IMUX_LC_I1[0]</td><td>LC[0].I1</td></tr>

<tr><td>IMUX_LC_I1[1]</td><td>LC[1].I1</td></tr>

<tr><td>IMUX_LC_I1[2]</td><td>LC[2].I1</td></tr>

<tr><td>IMUX_LC_I1[3]</td><td>LC[3].I1</td></tr>

<tr><td>IMUX_LC_I1[4]</td><td>LC[4].I1</td></tr>

<tr><td>IMUX_LC_I1[5]</td><td>LC[5].I1</td></tr>

<tr><td>IMUX_LC_I1[6]</td><td>LC[6].I1</td></tr>

<tr><td>IMUX_LC_I1[7]</td><td>LC[7].I1</td></tr>

<tr><td>IMUX_LC_I2[0]</td><td>LC[0].I2</td></tr>

<tr><td>IMUX_LC_I2[1]</td><td>LC[1].I2</td></tr>

<tr><td>IMUX_LC_I2[2]</td><td>LC[2].I2</td></tr>

<tr><td>IMUX_LC_I2[3]</td><td>LC[3].I2</td></tr>

<tr><td>IMUX_LC_I2[4]</td><td>LC[4].I2</td></tr>

<tr><td>IMUX_LC_I2[5]</td><td>LC[5].I2</td></tr>

<tr><td>IMUX_LC_I2[6]</td><td>LC[6].I2</td></tr>

<tr><td>IMUX_LC_I2[7]</td><td>LC[7].I2</td></tr>

<tr><td>IMUX_LC_I3[0]</td><td>LC[0].I3</td></tr>

<tr><td>IMUX_LC_I3[1]</td><td>LC[1].I3</td></tr>

<tr><td>IMUX_LC_I3[2]</td><td>LC[2].I3</td></tr>

<tr><td>IMUX_LC_I3[3]</td><td>LC[3].I3</td></tr>

<tr><td>IMUX_LC_I3[4]</td><td>LC[4].I3</td></tr>

<tr><td>IMUX_LC_I3[5]</td><td>LC[5].I3</td></tr>

<tr><td>IMUX_LC_I3[6]</td><td>LC[6].I3</td></tr>

<tr><td>IMUX_LC_I3[7]</td><td>LC[7].I3</td></tr>

<tr><td>IMUX_CLK_OPTINV</td><td>LC[0].CLK, LC[1].CLK, LC[2].CLK, LC[3].CLK, LC[4].CLK, LC[5].CLK, LC[6].CLK, LC[7].CLK</td></tr>

<tr><td>IMUX_RST</td><td>LC[0].RST, LC[1].RST, LC[2].RST, LC[3].RST, LC[4].RST, LC[5].RST, LC[6].RST, LC[7].RST</td></tr>

<tr><td>IMUX_CE</td><td>LC[0].CE, LC[1].CE, LC[2].CE, LC[3].CE, LC[4].CE, LC[5].CE, LC[6].CE, LC[7].CE</td></tr>

<tr><td>OUT_LC[0]</td><td>LC[0].O</td></tr>

<tr><td>OUT_LC[1]</td><td>LC[1].O</td></tr>

<tr><td>OUT_LC[2]</td><td>LC[2].O</td></tr>

<tr><td>OUT_LC[3]</td><td>LC[3].O</td></tr>

<tr><td>OUT_LC[4]</td><td>LC[4].O</td></tr>

<tr><td>OUT_LC[5]</td><td>LC[5].O</td></tr>

<tr><td>OUT_LC[6]</td><td>LC[6].O</td></tr>

<tr><td>OUT_LC[7]</td><td>LC[7].O</td></tr>

<tr><td>LC_LTIN[0]</td><td>LC[0].LTIN</td></tr>

<tr><td>LC_LTIN[1]</td><td>LC[1].LTIN</td></tr>

<tr><td>LC_LTIN[2]</td><td>LC[2].LTIN</td></tr>

<tr><td>LC_LTIN[3]</td><td>LC[3].LTIN</td></tr>

<tr><td>LC_LTIN[4]</td><td>LC[4].LTIN</td></tr>

<tr><td>LC_LTIN[5]</td><td>LC[5].LTIN</td></tr>

<tr><td>LC_LTIN[6]</td><td>LC[6].LTIN</td></tr>

<tr><td>LC_LTIN[7]</td><td>LC[7].LTIN</td></tr>

<tr><td>LC_CI_OUT[0]</td><td>LC[0].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[1]</td><td>LC[1].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[2]</td><td>LC[2].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[3]</td><td>LC[3].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[4]</td><td>LC[4].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[5]</td><td>LC[5].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[6]</td><td>LC[6].CI_OUT</td></tr>

<tr><td>LC_CI_OUT[7]</td><td>LC[7].CI_OUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>siliconblue PLB_P01 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Frame</th><th colspan="54">Bit</th></tr>

<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
<th>B16</th>
<th>B17</th>
<th>B18</th>
<th>B19</th>
<th>B20</th>
<th>B21</th>
<th>B22</th>
<th>B23</th>
<th>B24</th>
<th>B25</th>
<th>B26</th>
<th>B27</th>
<th>B28</th>
<th>B29</th>
<th>B30</th>
<th>B31</th>
<th>B32</th>
<th>B33</th>
<th>B34</th>
<th>B35</th>
<th>B36</th>
<th>B37</th>
<th>B38</th>
<th>B39</th>
<th>B40</th>
<th>B41</th>
<th>B42</th>
<th>B43</th>
<th>B44</th>
<th>B45</th>
<th>B46</th>
<th>B47</th>
<th>B48</th>
<th>B49</th>
<th>B50</th>
<th>B51</th>
<th>B52</th>
<th>B53</th>
</tr>

</thead>

<tbody>
<tr><td>F0</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#siliconblue-PLB_P01-INT-proginv-IMUX_CLK_OPTINV-IMUX_CLK">INT: invert IMUX_CLK_OPTINV ← IMUX_CLK</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[5]-LONG_H4[0]">INT: buffer QUAD_H1[5] ← LONG_H4[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V12[1]-1">INT: mux LONG_V12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-2">INT: mux QUAD_V4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-2">INT: mux QUAD_H0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-1">INT: mux QUAD_V4[1] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-0">INT: mux QUAD_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-2">INT: mux QUAD_H0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[1]-1">INT: mux QUAD_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-1">INT: mux QUAD_V4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-2">INT: mux QUAD_H0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-2">INT: mux QUAD_V4[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-4">INT: mux LOCAL_0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-2">INT: mux LOCAL_0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-1">INT: mux LOCAL_0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-0">INT: mux LOCAL_0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-4">INT: mux LOCAL_0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[1]-LONG_V11[1]">INT: buffer QUAD_V3[1] ← LONG_V11[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-4">INT: mux LOCAL_0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-0">INT: mux LOCAL_0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-1">INT: mux LOCAL_0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-2">INT: mux LOCAL_0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-4">INT: mux LOCAL_0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-2">INT: mux IMUX_LC_I0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-3">INT: mux IMUX_LC_I1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-4">INT: mux IMUX_LC_I1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-0">INT: mux IMUX_LC_I1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-2">INT: mux IMUX_LC_I1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-2">INT: mux IMUX_LC_I3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-0">INT: mux IMUX_LC_I3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-4">INT: mux IMUX_LC_I3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-3">INT: mux IMUX_LC_I3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-2">INT: mux IMUX_LC_I2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[15]">LC[0]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[12]">LC[0]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[11]">LC[0]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[8]">LC[0]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[0]">LC[0]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[3]">LC[0]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[4]">LC[0]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[7]">LC[0]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#siliconblue-PLB_P01-LC[0]-CARRY_ENABLE">LC[0]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#siliconblue-PLB_P01-LC[0]-FF_ENABLE">LC[0]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[5]-OUT_LC[0]">INT: buffer QUAD_H1[5] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H4[0]-OUT_LC[0]">INT: buffer LONG_H4[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[1]-OUT_LC[0]">INT: buffer QUAD_V4[1] ← OUT_LC[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#siliconblue-PLB_P01-LC[0]-LTIN_ENABLE">LC[0]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V12[1]-OUT_LC[0]">INT: buffer LONG_V12[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V4[1]-OUT_LC[0]">INT: buffer LONG_V4[1] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[5]-OUT_LC[0]">INT: buffer QUAD_V3_W[5] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V12[1]-0">INT: mux LONG_V12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-1">INT: mux QUAD_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[1]-0">INT: mux QUAD_V4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[0]-0">INT: mux QUAD_H0[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-0">INT: mux QUAD_V4[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-2">INT: mux QUAD_V4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[0]-1">INT: mux QUAD_V4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-0">INT: mux QUAD_H0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[3]-0">INT: mux QUAD_V4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[2]-1">INT: mux QUAD_H0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-3">INT: mux LOCAL_0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-2">INT: mux LOCAL_0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-1">INT: mux LOCAL_0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[0]-0">INT: mux LOCAL_0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[1]-3">INT: mux LOCAL_0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[0]-LONG_V12[0]">INT: buffer QUAD_V3[0] ← LONG_V12[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][21]" title="MAIN[1][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[3]-3">INT: mux LOCAL_0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][22]" title="MAIN[1][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-0">INT: mux LOCAL_0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][23]" title="MAIN[1][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-1">INT: mux LOCAL_0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-2">INT: mux LOCAL_0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[2]-3">INT: mux LOCAL_0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-1">INT: mux IMUX_LC_I0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-3">INT: mux IMUX_LC_I0[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-4">INT: mux IMUX_LC_I0[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][29]" title="MAIN[1][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[0]-0">INT: mux IMUX_LC_I0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][30]" title="MAIN[1][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[0]-1">INT: mux IMUX_LC_I1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][31]" title="MAIN[1][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[0]-1">INT: mux IMUX_LC_I3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][32]" title="MAIN[1][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-0">INT: mux IMUX_LC_I2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][33]" title="MAIN[1][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-4">INT: mux IMUX_LC_I2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][34]" title="MAIN[1][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-3">INT: mux IMUX_LC_I2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][35]" title="MAIN[1][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[0]-1">INT: mux IMUX_LC_I2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][36]" title="MAIN[1][36]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[14]">LC[0]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][37]" title="MAIN[1][37]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[13]">LC[0]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[10]">LC[0]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[9]">LC[0]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[1]">LC[0]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][41]" title="MAIN[1][41]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[2]">LC[0]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][42]" title="MAIN[1][42]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[5]">LC[0]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][43]" title="MAIN[1][43]">
<a href="#siliconblue-PLB_P01-LC[0]-LUT_INIT[6]">LC[0]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][44]" title="MAIN[1][44]">
<a href="#siliconblue-PLB_P01-LC[0]-FF_SR_VALUE[0]">LC[0]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][45]" title="MAIN[1][45]">
<a href="#siliconblue-PLB_P01-LC[0]-FF_SR_ASYNC">LC[0]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][46]" title="MAIN[1][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[0]-OUT_LC[0]">INT: buffer QUAD_H0[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][47]" title="MAIN[1][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[8]-OUT_LC[0]">INT: buffer QUAD_H2[8] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][48]" title="MAIN[1][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[4]-OUT_LC[0]">INT: buffer QUAD_V3[4] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][49]" title="MAIN[1][49]">
<a href="#siliconblue-PLB_P01-LC[0]-MUX_CI[1]">LC[0]:  MUX_CI bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][50]" title="MAIN[1][50]">
<a href="#siliconblue-PLB_P01-LC[0]-MUX_CI[0]">LC[0]:  MUX_CI bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[9]-OUT_LC[0]">INT: buffer QUAD_V2[9] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[0]-OUT_LC[0]">INT: buffer QUAD_V4_W[0] ← OUT_LC[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[1][53]" title="MAIN[1][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[8]-OUT_LC[0]">INT: buffer QUAD_V2_W[8] ← OUT_LC[0]</a>
</td>
</tr>

<tr><td>F2</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CLK-2">INT: mux IMUX_CLK bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CLK-3">INT: mux IMUX_CLK bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CLK-0">INT: mux IMUX_CLK bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H12[0]-0">INT: mux LONG_H12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-1">INT: mux QUAD_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-2">INT: mux QUAD_H4[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-2">INT: mux QUAD_V0[1] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-0">INT: mux QUAD_H4[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-2">INT: mux QUAD_H4[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[1]-1">INT: mux QUAD_H4[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-2">INT: mux QUAD_V0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-2">INT: mux QUAD_H4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-1">INT: mux QUAD_V0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-4">INT: mux LOCAL_0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-2">INT: mux LOCAL_0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-1">INT: mux LOCAL_0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-0">INT: mux LOCAL_0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-4">INT: mux LOCAL_0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][19]" title="MAIN[2][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[3]-LONG_V9[1]">INT: buffer QUAD_V3[3] ← LONG_V9[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][21]" title="MAIN[2][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-4">INT: mux LOCAL_0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][22]" title="MAIN[2][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-0">INT: mux LOCAL_0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][23]" title="MAIN[2][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-1">INT: mux LOCAL_0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-2">INT: mux LOCAL_0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-4">INT: mux LOCAL_0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-2">INT: mux IMUX_LC_I0[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-3">INT: mux IMUX_LC_I1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-4">INT: mux IMUX_LC_I1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][29]" title="MAIN[2][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-0">INT: mux IMUX_LC_I1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][30]" title="MAIN[2][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-2">INT: mux IMUX_LC_I1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][31]" title="MAIN[2][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-2">INT: mux IMUX_LC_I3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][32]" title="MAIN[2][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-0">INT: mux IMUX_LC_I3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][33]" title="MAIN[2][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-4">INT: mux IMUX_LC_I3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][34]" title="MAIN[2][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-3">INT: mux IMUX_LC_I3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][35]" title="MAIN[2][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-2">INT: mux IMUX_LC_I2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][36]" title="MAIN[2][36]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[15]">LC[1]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][37]" title="MAIN[2][37]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[12]">LC[1]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[11]">LC[1]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[8]">LC[1]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[0]">LC[1]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][41]" title="MAIN[2][41]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[3]">LC[1]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][42]" title="MAIN[2][42]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[4]">LC[1]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][43]" title="MAIN[2][43]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[7]">LC[1]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][44]" title="MAIN[2][44]">
<a href="#siliconblue-PLB_P01-LC[1]-CARRY_ENABLE">LC[1]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][45]" title="MAIN[2][45]">
<a href="#siliconblue-PLB_P01-LC[1]-FF_ENABLE">LC[1]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][46]" title="MAIN[2][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[7]-OUT_LC[1]">INT: buffer QUAD_H1[7] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][47]" title="MAIN[2][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H5[1]-OUT_LC[1]">INT: buffer LONG_H5[1] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][48]" title="MAIN[2][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[3]-OUT_LC[1]">INT: buffer QUAD_V4[3] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][50]" title="MAIN[2][50]">
<a href="#siliconblue-PLB_P01-LC[1]-LTIN_ENABLE">LC[1]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V11[0]-OUT_LC[1]">INT: buffer LONG_V11[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V3[0]-OUT_LC[1]">INT: buffer LONG_V3[0] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[2][53]" title="MAIN[2][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[7]-OUT_LC[1]">INT: buffer QUAD_V3_W[7] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F3</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CLK-1">INT: mux IMUX_CLK bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[4]-LONG_H5[1]">INT: buffer QUAD_H1[4] ← LONG_H5[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CLK-4">INT: mux IMUX_CLK bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H12[0]-1">INT: mux LONG_H12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-1">INT: mux QUAD_H4[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[1]-0">INT: mux QUAD_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[0]-0">INT: mux QUAD_H4[0] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-0">INT: mux QUAD_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-1">INT: mux QUAD_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[0]-2">INT: mux QUAD_V0[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-0">INT: mux QUAD_H4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[3]-0">INT: mux QUAD_V0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[2]-1">INT: mux QUAD_H4[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-3">INT: mux LOCAL_0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-2">INT: mux LOCAL_0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-1">INT: mux LOCAL_0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[4]-0">INT: mux LOCAL_0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[5]-3">INT: mux LOCAL_0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[2]-LONG_V10[0]">INT: buffer QUAD_V3[2] ← LONG_V10[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[7]-3">INT: mux LOCAL_0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-0">INT: mux LOCAL_0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-1">INT: mux LOCAL_0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-2">INT: mux LOCAL_0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_0[6]-3">INT: mux LOCAL_0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-1">INT: mux IMUX_LC_I0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-3">INT: mux IMUX_LC_I0[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-4">INT: mux IMUX_LC_I0[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[1]-0">INT: mux IMUX_LC_I0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[1]-1">INT: mux IMUX_LC_I1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[1]-1">INT: mux IMUX_LC_I3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][32]" title="MAIN[3][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-0">INT: mux IMUX_LC_I2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-4">INT: mux IMUX_LC_I2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-3">INT: mux IMUX_LC_I2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[1]-1">INT: mux IMUX_LC_I2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[14]">LC[1]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[13]">LC[1]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[10]">LC[1]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[9]">LC[1]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[1]">LC[1]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[2]">LC[1]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[5]">LC[1]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#siliconblue-PLB_P01-LC[1]-LUT_INIT[6]">LC[1]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#siliconblue-PLB_P01-LC[1]-FF_SR_VALUE[0]">LC[1]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#siliconblue-PLB_P01-LC[1]-FF_SR_ASYNC">LC[1]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[2]-OUT_LC[1]">INT: buffer QUAD_H0[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[10]-OUT_LC[1]">INT: buffer QUAD_H2[10] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[6]-OUT_LC[1]">INT: buffer QUAD_V3[6] ← OUT_LC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[11]-OUT_LC[1]">INT: buffer QUAD_V2[11] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[2]-OUT_LC[1]">INT: buffer QUAD_V4_W[2] ← OUT_LC[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[10]-OUT_LC[1]">INT: buffer QUAD_V2_W[10] ← OUT_LC[1]</a>
</td>
</tr>

<tr><td>F4</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CE-2">INT: mux IMUX_CE bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CE-0">INT: mux IMUX_CE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[7]-LONG_H6[0]">INT: buffer QUAD_H1[7] ← LONG_H6[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H0[0]-1">INT: mux LONG_H0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-2">INT: mux QUAD_V4[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-1">INT: mux QUAD_H0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-1">INT: mux QUAD_V4[2] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-2">INT: mux QUAD_H0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-1">INT: mux QUAD_H0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[4]-0">INT: mux QUAD_H0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-0">INT: mux QUAD_V4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-1">INT: mux QUAD_H0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-2">INT: mux QUAD_V4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-4">INT: mux LOCAL_1[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-2">INT: mux LOCAL_1[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][16]" title="MAIN[4][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-1">INT: mux LOCAL_1[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][17]" title="MAIN[4][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-0">INT: mux LOCAL_1[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][18]" title="MAIN[4][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-4">INT: mux LOCAL_1[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][19]" title="MAIN[4][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[5]-LONG_V7[1]">INT: buffer QUAD_V3[5] ← LONG_V7[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][21]" title="MAIN[4][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-4">INT: mux LOCAL_1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][22]" title="MAIN[4][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-0">INT: mux LOCAL_1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][23]" title="MAIN[4][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-1">INT: mux LOCAL_1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][24]" title="MAIN[4][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-2">INT: mux LOCAL_1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][25]" title="MAIN[4][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-4">INT: mux LOCAL_1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][26]" title="MAIN[4][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-2">INT: mux IMUX_LC_I0[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][27]" title="MAIN[4][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-3">INT: mux IMUX_LC_I1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][28]" title="MAIN[4][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-4">INT: mux IMUX_LC_I1[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][29]" title="MAIN[4][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-0">INT: mux IMUX_LC_I1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][30]" title="MAIN[4][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-2">INT: mux IMUX_LC_I1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][31]" title="MAIN[4][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-2">INT: mux IMUX_LC_I3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][32]" title="MAIN[4][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-0">INT: mux IMUX_LC_I3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][33]" title="MAIN[4][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-4">INT: mux IMUX_LC_I3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][34]" title="MAIN[4][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-3">INT: mux IMUX_LC_I3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][35]" title="MAIN[4][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-2">INT: mux IMUX_LC_I2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][36]" title="MAIN[4][36]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[15]">LC[2]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][37]" title="MAIN[4][37]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[12]">LC[2]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][38]" title="MAIN[4][38]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[11]">LC[2]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][39]" title="MAIN[4][39]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[8]">LC[2]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][40]" title="MAIN[4][40]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[0]">LC[2]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][41]" title="MAIN[4][41]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[3]">LC[2]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][42]" title="MAIN[4][42]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[4]">LC[2]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][43]" title="MAIN[4][43]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[7]">LC[2]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][44]" title="MAIN[4][44]">
<a href="#siliconblue-PLB_P01-LC[2]-CARRY_ENABLE">LC[2]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][45]" title="MAIN[4][45]">
<a href="#siliconblue-PLB_P01-LC[2]-FF_ENABLE">LC[2]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][46]" title="MAIN[4][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[9]-OUT_LC[2]">INT: buffer QUAD_H1[9] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][47]" title="MAIN[4][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H6[0]-OUT_LC[2]">INT: buffer LONG_H6[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][48]" title="MAIN[4][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[5]-OUT_LC[2]">INT: buffer QUAD_V4[5] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][50]" title="MAIN[4][50]">
<a href="#siliconblue-PLB_P01-LC[2]-LTIN_ENABLE">LC[2]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][51]" title="MAIN[4][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V10[1]-OUT_LC[2]">INT: buffer LONG_V10[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][52]" title="MAIN[4][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V2[1]-OUT_LC[2]">INT: buffer LONG_V2[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[4][53]" title="MAIN[4][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[9]-OUT_LC[2]">INT: buffer QUAD_V3_W[9] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F5</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CE-1">INT: mux IMUX_CE bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_CE-3">INT: mux IMUX_CE bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H0[0]-0">INT: mux LONG_H0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-0">INT: mux QUAD_H0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[2]-0">INT: mux QUAD_V4[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[3]-2">INT: mux QUAD_H0[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-0">INT: mux QUAD_V4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-2">INT: mux QUAD_V4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[5]-1">INT: mux QUAD_V4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-2">INT: mux QUAD_H0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[4]-1">INT: mux QUAD_V4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[5]-0">INT: mux QUAD_H0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-3">INT: mux LOCAL_1[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-2">INT: mux LOCAL_1[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][16]" title="MAIN[5][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-1">INT: mux LOCAL_1[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][17]" title="MAIN[5][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[0]-0">INT: mux LOCAL_1[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][18]" title="MAIN[5][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[1]-3">INT: mux LOCAL_1[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][19]" title="MAIN[5][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[4]-LONG_V8[0]">INT: buffer QUAD_V3[4] ← LONG_V8[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][21]" title="MAIN[5][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[3]-3">INT: mux LOCAL_1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][22]" title="MAIN[5][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-0">INT: mux LOCAL_1[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][23]" title="MAIN[5][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-1">INT: mux LOCAL_1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][24]" title="MAIN[5][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-2">INT: mux LOCAL_1[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][25]" title="MAIN[5][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[2]-3">INT: mux LOCAL_1[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][26]" title="MAIN[5][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-1">INT: mux IMUX_LC_I0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][27]" title="MAIN[5][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-3">INT: mux IMUX_LC_I0[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][28]" title="MAIN[5][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-4">INT: mux IMUX_LC_I0[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][29]" title="MAIN[5][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[2]-0">INT: mux IMUX_LC_I0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][30]" title="MAIN[5][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[2]-1">INT: mux IMUX_LC_I1[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][31]" title="MAIN[5][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[2]-1">INT: mux IMUX_LC_I3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][32]" title="MAIN[5][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-0">INT: mux IMUX_LC_I2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][33]" title="MAIN[5][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-4">INT: mux IMUX_LC_I2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][34]" title="MAIN[5][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-3">INT: mux IMUX_LC_I2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][35]" title="MAIN[5][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[2]-1">INT: mux IMUX_LC_I2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][36]" title="MAIN[5][36]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[14]">LC[2]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][37]" title="MAIN[5][37]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[13]">LC[2]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][38]" title="MAIN[5][38]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[10]">LC[2]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][39]" title="MAIN[5][39]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[9]">LC[2]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][40]" title="MAIN[5][40]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[1]">LC[2]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][41]" title="MAIN[5][41]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[2]">LC[2]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][42]" title="MAIN[5][42]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[5]">LC[2]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][43]" title="MAIN[5][43]">
<a href="#siliconblue-PLB_P01-LC[2]-LUT_INIT[6]">LC[2]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][44]" title="MAIN[5][44]">
<a href="#siliconblue-PLB_P01-LC[2]-FF_SR_VALUE[0]">LC[2]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][45]" title="MAIN[5][45]">
<a href="#siliconblue-PLB_P01-LC[2]-FF_SR_ASYNC">LC[2]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][46]" title="MAIN[5][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[4]-OUT_LC[2]">INT: buffer QUAD_H0[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][47]" title="MAIN[5][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[1]-OUT_LC[2]">INT: buffer QUAD_H3[1] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][48]" title="MAIN[5][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[8]-OUT_LC[2]">INT: buffer QUAD_V3[8] ← OUT_LC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][51]" title="MAIN[5][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[0]-OUT_LC[2]">INT: buffer QUAD_V1[0] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][52]" title="MAIN[5][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[4]-OUT_LC[2]">INT: buffer QUAD_V4_W[4] ← OUT_LC[2]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[5][53]" title="MAIN[5][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[1]-OUT_LC[2]">INT: buffer QUAD_V1_W[1] ← OUT_LC[2]</a>
</td>
</tr>

<tr><td>F6</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-2">INT: mux GLOBAL_OUT[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-0">INT: mux GLOBAL_OUT[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[6]-LONG_H7[1]">INT: buffer QUAD_H1[6] ← LONG_H7[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V0[1]-1">INT: mux LONG_V0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-1">INT: mux QUAD_V0[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-1">INT: mux QUAD_H4[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-2">INT: mux QUAD_V0[2] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-2">INT: mux QUAD_H4[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-1">INT: mux QUAD_H4[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[4]-0">INT: mux QUAD_H4[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-2">INT: mux QUAD_V0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][12]" title="MAIN[6][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-1">INT: mux QUAD_H4[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][13]" title="MAIN[6][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-1">INT: mux QUAD_V0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][14]" title="MAIN[6][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-4">INT: mux LOCAL_1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][15]" title="MAIN[6][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-2">INT: mux LOCAL_1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][16]" title="MAIN[6][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-1">INT: mux LOCAL_1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][17]" title="MAIN[6][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-0">INT: mux LOCAL_1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][18]" title="MAIN[6][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-4">INT: mux LOCAL_1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][19]" title="MAIN[6][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[7]-LONG_V5[1]">INT: buffer QUAD_V3[7] ← LONG_V5[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][21]" title="MAIN[6][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-4">INT: mux LOCAL_1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][22]" title="MAIN[6][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-0">INT: mux LOCAL_1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][23]" title="MAIN[6][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-1">INT: mux LOCAL_1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][24]" title="MAIN[6][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-2">INT: mux LOCAL_1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][25]" title="MAIN[6][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-4">INT: mux LOCAL_1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][26]" title="MAIN[6][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-2">INT: mux IMUX_LC_I0[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][27]" title="MAIN[6][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-3">INT: mux IMUX_LC_I1[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][28]" title="MAIN[6][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-4">INT: mux IMUX_LC_I1[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][29]" title="MAIN[6][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-0">INT: mux IMUX_LC_I1[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][30]" title="MAIN[6][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-2">INT: mux IMUX_LC_I1[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][31]" title="MAIN[6][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-2">INT: mux IMUX_LC_I3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][32]" title="MAIN[6][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-0">INT: mux IMUX_LC_I3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][33]" title="MAIN[6][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-4">INT: mux IMUX_LC_I3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][34]" title="MAIN[6][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-3">INT: mux IMUX_LC_I3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][35]" title="MAIN[6][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-2">INT: mux IMUX_LC_I2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][36]" title="MAIN[6][36]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[15]">LC[3]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][37]" title="MAIN[6][37]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[12]">LC[3]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][38]" title="MAIN[6][38]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[11]">LC[3]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][39]" title="MAIN[6][39]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[8]">LC[3]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][40]" title="MAIN[6][40]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[0]">LC[3]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][41]" title="MAIN[6][41]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[3]">LC[3]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][42]" title="MAIN[6][42]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[4]">LC[3]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][43]" title="MAIN[6][43]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[7]">LC[3]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][44]" title="MAIN[6][44]">
<a href="#siliconblue-PLB_P01-LC[3]-CARRY_ENABLE">LC[3]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][45]" title="MAIN[6][45]">
<a href="#siliconblue-PLB_P01-LC[3]-FF_ENABLE">LC[3]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][46]" title="MAIN[6][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[11]-OUT_LC[3]">INT: buffer QUAD_H1[11] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][47]" title="MAIN[6][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H7[1]-OUT_LC[3]">INT: buffer LONG_H7[1] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][48]" title="MAIN[6][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[7]-OUT_LC[3]">INT: buffer QUAD_V4[7] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][50]" title="MAIN[6][50]">
<a href="#siliconblue-PLB_P01-LC[3]-LTIN_ENABLE">LC[3]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][51]" title="MAIN[6][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V9[0]-OUT_LC[3]">INT: buffer LONG_V9[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][52]" title="MAIN[6][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V1[0]-OUT_LC[3]">INT: buffer LONG_V1[0] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[6][53]" title="MAIN[6][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[11]-OUT_LC[3]">INT: buffer QUAD_V3_W[11] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F7</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-1">INT: mux GLOBAL_OUT[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[0]-3">INT: mux GLOBAL_OUT[0] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V0[1]-0">INT: mux LONG_V0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-0">INT: mux QUAD_H4[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[2]-0">INT: mux QUAD_V0[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[3]-2">INT: mux QUAD_H4[3] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-0">INT: mux QUAD_V0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-1">INT: mux QUAD_V0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[5]-2">INT: mux QUAD_V0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-2">INT: mux QUAD_H4[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[4]-0">INT: mux QUAD_V0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[5]-0">INT: mux QUAD_H4[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-3">INT: mux LOCAL_1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-2">INT: mux LOCAL_1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][16]" title="MAIN[7][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-1">INT: mux LOCAL_1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][17]" title="MAIN[7][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[4]-0">INT: mux LOCAL_1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][18]" title="MAIN[7][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[5]-3">INT: mux LOCAL_1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][19]" title="MAIN[7][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[6]-LONG_V6[0]">INT: buffer QUAD_V3[6] ← LONG_V6[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][21]" title="MAIN[7][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[7]-3">INT: mux LOCAL_1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][22]" title="MAIN[7][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-0">INT: mux LOCAL_1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][23]" title="MAIN[7][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-1">INT: mux LOCAL_1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][24]" title="MAIN[7][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-2">INT: mux LOCAL_1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][25]" title="MAIN[7][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_1[6]-3">INT: mux LOCAL_1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][26]" title="MAIN[7][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-1">INT: mux IMUX_LC_I0[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][27]" title="MAIN[7][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-3">INT: mux IMUX_LC_I0[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][28]" title="MAIN[7][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-4">INT: mux IMUX_LC_I0[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][29]" title="MAIN[7][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[3]-0">INT: mux IMUX_LC_I0[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][30]" title="MAIN[7][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[3]-1">INT: mux IMUX_LC_I1[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][31]" title="MAIN[7][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[3]-1">INT: mux IMUX_LC_I3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][32]" title="MAIN[7][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-0">INT: mux IMUX_LC_I2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][33]" title="MAIN[7][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-4">INT: mux IMUX_LC_I2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][34]" title="MAIN[7][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-3">INT: mux IMUX_LC_I2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][35]" title="MAIN[7][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[3]-1">INT: mux IMUX_LC_I2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][36]" title="MAIN[7][36]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[14]">LC[3]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][37]" title="MAIN[7][37]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[13]">LC[3]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][38]" title="MAIN[7][38]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[10]">LC[3]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][39]" title="MAIN[7][39]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[9]">LC[3]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][40]" title="MAIN[7][40]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[1]">LC[3]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][41]" title="MAIN[7][41]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[2]">LC[3]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][42]" title="MAIN[7][42]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[5]">LC[3]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][43]" title="MAIN[7][43]">
<a href="#siliconblue-PLB_P01-LC[3]-LUT_INIT[6]">LC[3]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][44]" title="MAIN[7][44]">
<a href="#siliconblue-PLB_P01-LC[3]-FF_SR_VALUE[0]">LC[3]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][45]" title="MAIN[7][45]">
<a href="#siliconblue-PLB_P01-LC[3]-FF_SR_ASYNC">LC[3]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][46]" title="MAIN[7][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[6]-OUT_LC[3]">INT: buffer QUAD_H0[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][47]" title="MAIN[7][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[3]-OUT_LC[3]">INT: buffer QUAD_H3[3] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][48]" title="MAIN[7][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[10]-OUT_LC[3]">INT: buffer QUAD_V3[10] ← OUT_LC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][51]" title="MAIN[7][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[2]-OUT_LC[3]">INT: buffer QUAD_V1[2] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][52]" title="MAIN[7][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[6]-OUT_LC[3]">INT: buffer QUAD_V4_W[6] ← OUT_LC[3]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[7][53]" title="MAIN[7][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[3]-OUT_LC[3]">INT: buffer QUAD_V1_W[3] ← OUT_LC[3]</a>
</td>
</tr>

<tr><td>F8</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-2">INT: mux GLOBAL_OUT[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-0">INT: mux GLOBAL_OUT[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[9]-LONG_H8[0]">INT: buffer QUAD_H1[9] ← LONG_H8[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V12[0]-1">INT: mux LONG_V12[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-2">INT: mux QUAD_V4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-1">INT: mux QUAD_H0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-0">INT: mux QUAD_V4[7] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-2">INT: mux QUAD_H0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-1">INT: mux QUAD_H0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[7]-0">INT: mux QUAD_H0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][11]" title="MAIN[8][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-0">INT: mux QUAD_V4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-2">INT: mux QUAD_H0[8] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-2">INT: mux QUAD_V4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-4">INT: mux LOCAL_2[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-2">INT: mux LOCAL_2[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][16]" title="MAIN[8][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-1">INT: mux LOCAL_2[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][17]" title="MAIN[8][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-0">INT: mux LOCAL_2[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][18]" title="MAIN[8][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-4">INT: mux LOCAL_2[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][19]" title="MAIN[8][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[9]-LONG_V3[1]">INT: buffer QUAD_V3[9] ← LONG_V3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][21]" title="MAIN[8][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-4">INT: mux LOCAL_2[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][22]" title="MAIN[8][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-0">INT: mux LOCAL_2[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][23]" title="MAIN[8][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-1">INT: mux LOCAL_2[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][24]" title="MAIN[8][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-2">INT: mux LOCAL_2[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][25]" title="MAIN[8][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-4">INT: mux LOCAL_2[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][26]" title="MAIN[8][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-2">INT: mux IMUX_LC_I0[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][27]" title="MAIN[8][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-3">INT: mux IMUX_LC_I1[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][28]" title="MAIN[8][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-4">INT: mux IMUX_LC_I1[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][29]" title="MAIN[8][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-0">INT: mux IMUX_LC_I1[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][30]" title="MAIN[8][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-2">INT: mux IMUX_LC_I1[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][31]" title="MAIN[8][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-2">INT: mux IMUX_LC_I3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][32]" title="MAIN[8][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-0">INT: mux IMUX_LC_I3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][33]" title="MAIN[8][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-4">INT: mux IMUX_LC_I3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][34]" title="MAIN[8][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-3">INT: mux IMUX_LC_I3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][35]" title="MAIN[8][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-2">INT: mux IMUX_LC_I2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][36]" title="MAIN[8][36]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[15]">LC[4]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][37]" title="MAIN[8][37]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[12]">LC[4]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][38]" title="MAIN[8][38]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[11]">LC[4]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][39]" title="MAIN[8][39]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[8]">LC[4]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][40]" title="MAIN[8][40]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[0]">LC[4]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][41]" title="MAIN[8][41]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[3]">LC[4]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][42]" title="MAIN[8][42]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[4]">LC[4]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][43]" title="MAIN[8][43]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[7]">LC[4]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][44]" title="MAIN[8][44]">
<a href="#siliconblue-PLB_P01-LC[4]-CARRY_ENABLE">LC[4]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][45]" title="MAIN[8][45]">
<a href="#siliconblue-PLB_P01-LC[4]-FF_ENABLE">LC[4]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][46]" title="MAIN[8][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[0]-OUT_LC[4]">INT: buffer QUAD_H2[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][47]" title="MAIN[8][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H0[0]-OUT_LC[4]">INT: buffer LONG_H0[0] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][48]" title="MAIN[8][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H8[0]-OUT_LC[4]">INT: buffer LONG_H8[0] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][50]" title="MAIN[8][50]">
<a href="#siliconblue-PLB_P01-LC[4]-LTIN_ENABLE">LC[4]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][51]" title="MAIN[8][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[4]-OUT_LC[4]">INT: buffer QUAD_V1[4] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][52]" title="MAIN[8][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V8[1]-OUT_LC[4]">INT: buffer LONG_V8[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[8][53]" title="MAIN[8][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[0]-OUT_LC[4]">INT: buffer QUAD_V2_W[0] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F9</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-1">INT: mux GLOBAL_OUT[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[1]-3">INT: mux GLOBAL_OUT[1] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V12[0]-0">INT: mux LONG_V12[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-0">INT: mux QUAD_H0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[7]-1">INT: mux QUAD_V4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[6]-2">INT: mux QUAD_H0[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-1">INT: mux QUAD_V4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-2">INT: mux QUAD_V4[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[6]-0">INT: mux QUAD_V4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-1">INT: mux QUAD_H0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[9]-1">INT: mux QUAD_V4[9] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[8]-0">INT: mux QUAD_H0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][14]" title="MAIN[9][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-3">INT: mux LOCAL_2[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-2">INT: mux LOCAL_2[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][16]" title="MAIN[9][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-1">INT: mux LOCAL_2[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][17]" title="MAIN[9][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[0]-0">INT: mux LOCAL_2[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][18]" title="MAIN[9][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[1]-3">INT: mux LOCAL_2[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][19]" title="MAIN[9][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[8]-LONG_V4[0]">INT: buffer QUAD_V3[8] ← LONG_V4[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][21]" title="MAIN[9][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[3]-3">INT: mux LOCAL_2[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][22]" title="MAIN[9][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-0">INT: mux LOCAL_2[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][23]" title="MAIN[9][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-1">INT: mux LOCAL_2[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][24]" title="MAIN[9][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-2">INT: mux LOCAL_2[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][25]" title="MAIN[9][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[2]-3">INT: mux LOCAL_2[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][26]" title="MAIN[9][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-1">INT: mux IMUX_LC_I0[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][27]" title="MAIN[9][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-3">INT: mux IMUX_LC_I0[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][28]" title="MAIN[9][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-4">INT: mux IMUX_LC_I0[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][29]" title="MAIN[9][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[4]-0">INT: mux IMUX_LC_I0[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][30]" title="MAIN[9][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[4]-1">INT: mux IMUX_LC_I1[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][31]" title="MAIN[9][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[4]-1">INT: mux IMUX_LC_I3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][32]" title="MAIN[9][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-0">INT: mux IMUX_LC_I2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][33]" title="MAIN[9][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-4">INT: mux IMUX_LC_I2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][34]" title="MAIN[9][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-3">INT: mux IMUX_LC_I2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][35]" title="MAIN[9][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[4]-1">INT: mux IMUX_LC_I2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][36]" title="MAIN[9][36]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[14]">LC[4]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][37]" title="MAIN[9][37]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[13]">LC[4]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][38]" title="MAIN[9][38]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[10]">LC[4]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][39]" title="MAIN[9][39]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[9]">LC[4]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][40]" title="MAIN[9][40]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[1]">LC[4]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][41]" title="MAIN[9][41]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[2]">LC[4]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][42]" title="MAIN[9][42]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[5]">LC[4]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][43]" title="MAIN[9][43]">
<a href="#siliconblue-PLB_P01-LC[4]-LUT_INIT[6]">LC[4]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][44]" title="MAIN[9][44]">
<a href="#siliconblue-PLB_P01-LC[4]-FF_SR_VALUE[0]">LC[4]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][45]" title="MAIN[9][45]">
<a href="#siliconblue-PLB_P01-LC[4]-FF_SR_ASYNC">LC[4]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][46]" title="MAIN[9][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[8]-OUT_LC[4]">INT: buffer QUAD_H0[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][47]" title="MAIN[9][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[5]-OUT_LC[4]">INT: buffer QUAD_H3[5] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][48]" title="MAIN[9][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[9]-OUT_LC[4]">INT: buffer QUAD_V4[9] ← OUT_LC[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][51]" title="MAIN[9][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[1]-OUT_LC[4]">INT: buffer QUAD_V2[1] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][52]" title="MAIN[9][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[8]-OUT_LC[4]">INT: buffer QUAD_V4_W[8] ← OUT_LC[4]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[9][53]" title="MAIN[9][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[5]-OUT_LC[4]">INT: buffer QUAD_V1_W[5] ← OUT_LC[4]</a>
</td>
</tr>

<tr><td>F10</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-2">INT: mux GLOBAL_OUT[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-0">INT: mux GLOBAL_OUT[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[8]-LONG_H9[1]">INT: buffer QUAD_H1[8] ← LONG_H9[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H12[1]-0">INT: mux LONG_H12[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-1">INT: mux QUAD_V0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-1">INT: mux QUAD_H4[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-2">INT: mux QUAD_V0[7] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-2">INT: mux QUAD_H4[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-1">INT: mux QUAD_H4[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[7]-0">INT: mux QUAD_H4[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-2">INT: mux QUAD_V0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-2">INT: mux QUAD_H4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-1">INT: mux QUAD_V0[9] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-4">INT: mux LOCAL_2[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-2">INT: mux LOCAL_2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][16]" title="MAIN[10][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-1">INT: mux LOCAL_2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][17]" title="MAIN[10][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-0">INT: mux LOCAL_2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][18]" title="MAIN[10][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-4">INT: mux LOCAL_2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][19]" title="MAIN[10][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[11]-LONG_V1[1]">INT: buffer QUAD_V3[11] ← LONG_V1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][21]" title="MAIN[10][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-4">INT: mux LOCAL_2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][22]" title="MAIN[10][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-0">INT: mux LOCAL_2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][23]" title="MAIN[10][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-1">INT: mux LOCAL_2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][24]" title="MAIN[10][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-2">INT: mux LOCAL_2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][25]" title="MAIN[10][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-4">INT: mux LOCAL_2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][26]" title="MAIN[10][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-2">INT: mux IMUX_LC_I0[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][27]" title="MAIN[10][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-3">INT: mux IMUX_LC_I1[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][28]" title="MAIN[10][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-4">INT: mux IMUX_LC_I1[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][29]" title="MAIN[10][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-0">INT: mux IMUX_LC_I1[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][30]" title="MAIN[10][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-2">INT: mux IMUX_LC_I1[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][31]" title="MAIN[10][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-2">INT: mux IMUX_LC_I3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][32]" title="MAIN[10][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-0">INT: mux IMUX_LC_I3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][33]" title="MAIN[10][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-4">INT: mux IMUX_LC_I3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][34]" title="MAIN[10][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-3">INT: mux IMUX_LC_I3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][35]" title="MAIN[10][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-2">INT: mux IMUX_LC_I2[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][36]" title="MAIN[10][36]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[15]">LC[5]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][37]" title="MAIN[10][37]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[12]">LC[5]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][38]" title="MAIN[10][38]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[11]">LC[5]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][39]" title="MAIN[10][39]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[8]">LC[5]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][40]" title="MAIN[10][40]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[0]">LC[5]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][41]" title="MAIN[10][41]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[3]">LC[5]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][42]" title="MAIN[10][42]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[4]">LC[5]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][43]" title="MAIN[10][43]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[7]">LC[5]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][44]" title="MAIN[10][44]">
<a href="#siliconblue-PLB_P01-LC[5]-CARRY_ENABLE">LC[5]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][45]" title="MAIN[10][45]">
<a href="#siliconblue-PLB_P01-LC[5]-FF_ENABLE">LC[5]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][46]" title="MAIN[10][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[2]-OUT_LC[5]">INT: buffer QUAD_H2[2] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][47]" title="MAIN[10][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H1[1]-OUT_LC[5]">INT: buffer LONG_H1[1] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][48]" title="MAIN[10][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H9[1]-OUT_LC[5]">INT: buffer LONG_H9[1] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][50]" title="MAIN[10][50]">
<a href="#siliconblue-PLB_P01-LC[5]-LTIN_ENABLE">LC[5]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][51]" title="MAIN[10][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[6]-OUT_LC[5]">INT: buffer QUAD_V1[6] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][52]" title="MAIN[10][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V7[0]-OUT_LC[5]">INT: buffer LONG_V7[0] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[10][53]" title="MAIN[10][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[2]-OUT_LC[5]">INT: buffer QUAD_V2_W[2] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F11</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-1">INT: mux GLOBAL_OUT[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[2]-3">INT: mux GLOBAL_OUT[2] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H12[1]-1">INT: mux LONG_H12[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-0">INT: mux QUAD_H4[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[7]-0">INT: mux QUAD_V0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[6]-2">INT: mux QUAD_H4[6] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-0">INT: mux QUAD_V0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-1">INT: mux QUAD_V0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[6]-2">INT: mux QUAD_V0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-1">INT: mux QUAD_H4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[9]-0">INT: mux QUAD_V0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[8]-0">INT: mux QUAD_H4[8] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-3">INT: mux LOCAL_2[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-2">INT: mux LOCAL_2[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][16]" title="MAIN[11][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-1">INT: mux LOCAL_2[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][17]" title="MAIN[11][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[4]-0">INT: mux LOCAL_2[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][18]" title="MAIN[11][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[5]-3">INT: mux LOCAL_2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][19]" title="MAIN[11][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[10]-LONG_V2[0]">INT: buffer QUAD_V3[10] ← LONG_V2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][21]" title="MAIN[11][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[7]-3">INT: mux LOCAL_2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][22]" title="MAIN[11][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-0">INT: mux LOCAL_2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][23]" title="MAIN[11][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-1">INT: mux LOCAL_2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][24]" title="MAIN[11][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-2">INT: mux LOCAL_2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][25]" title="MAIN[11][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_2[6]-3">INT: mux LOCAL_2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][26]" title="MAIN[11][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-1">INT: mux IMUX_LC_I0[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][27]" title="MAIN[11][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-3">INT: mux IMUX_LC_I0[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][28]" title="MAIN[11][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-4">INT: mux IMUX_LC_I0[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][29]" title="MAIN[11][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[5]-0">INT: mux IMUX_LC_I0[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][30]" title="MAIN[11][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[5]-1">INT: mux IMUX_LC_I1[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][31]" title="MAIN[11][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[5]-1">INT: mux IMUX_LC_I3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][32]" title="MAIN[11][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-0">INT: mux IMUX_LC_I2[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][33]" title="MAIN[11][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-4">INT: mux IMUX_LC_I2[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][34]" title="MAIN[11][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-3">INT: mux IMUX_LC_I2[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][35]" title="MAIN[11][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[5]-1">INT: mux IMUX_LC_I2[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][36]" title="MAIN[11][36]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[14]">LC[5]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][37]" title="MAIN[11][37]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[13]">LC[5]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][38]" title="MAIN[11][38]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[10]">LC[5]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][39]" title="MAIN[11][39]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[9]">LC[5]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][40]" title="MAIN[11][40]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[1]">LC[5]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][41]" title="MAIN[11][41]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[2]">LC[5]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][42]" title="MAIN[11][42]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[5]">LC[5]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][43]" title="MAIN[11][43]">
<a href="#siliconblue-PLB_P01-LC[5]-LUT_INIT[6]">LC[5]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][44]" title="MAIN[11][44]">
<a href="#siliconblue-PLB_P01-LC[5]-FF_SR_VALUE[0]">LC[5]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][45]" title="MAIN[11][45]">
<a href="#siliconblue-PLB_P01-LC[5]-FF_SR_ASYNC">LC[5]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][46]" title="MAIN[11][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H0[10]-OUT_LC[5]">INT: buffer QUAD_H0[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][47]" title="MAIN[11][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[7]-OUT_LC[5]">INT: buffer QUAD_H3[7] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][48]" title="MAIN[11][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4[11]-OUT_LC[5]">INT: buffer QUAD_V4[11] ← OUT_LC[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][51]" title="MAIN[11][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[3]-OUT_LC[5]">INT: buffer QUAD_V2[3] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][52]" title="MAIN[11][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V4_W[10]-OUT_LC[5]">INT: buffer QUAD_V4_W[10] ← OUT_LC[5]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[11][53]" title="MAIN[11][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[7]-OUT_LC[5]">INT: buffer QUAD_V1_W[7] ← OUT_LC[5]</a>
</td>
</tr>

<tr><td>F12</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-2">INT: mux GLOBAL_OUT[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-0">INT: mux GLOBAL_OUT[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[11]-LONG_H10[0]">INT: buffer QUAD_H1[11] ← LONG_H10[0]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H0[1]-1">INT: mux LONG_H0[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-2">INT: mux QUAD_V4[8] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-2">INT: mux QUAD_H0[9] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-0">INT: mux QUAD_V4[8] bit 0</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-1">INT: mux QUAD_H0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-2">INT: mux QUAD_H0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[10]-0">INT: mux QUAD_H0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-0">INT: mux QUAD_V4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-2">INT: mux QUAD_H0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-2">INT: mux QUAD_V4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-4">INT: mux LOCAL_3[0] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-2">INT: mux LOCAL_3[1] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][16]" title="MAIN[12][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-1">INT: mux LOCAL_3[1] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][17]" title="MAIN[12][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-0">INT: mux LOCAL_3[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][18]" title="MAIN[12][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-4">INT: mux LOCAL_3[1] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][19]" title="MAIN[12][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[0]-LONG_H1[1]">INT: buffer QUAD_H1[0] ← LONG_H1[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][21]" title="MAIN[12][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-4">INT: mux LOCAL_3[3] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][22]" title="MAIN[12][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-0">INT: mux LOCAL_3[3] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][23]" title="MAIN[12][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-1">INT: mux LOCAL_3[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][24]" title="MAIN[12][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-2">INT: mux LOCAL_3[3] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][25]" title="MAIN[12][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-4">INT: mux LOCAL_3[2] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][26]" title="MAIN[12][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-2">INT: mux IMUX_LC_I0[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][27]" title="MAIN[12][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-3">INT: mux IMUX_LC_I1[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][28]" title="MAIN[12][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-4">INT: mux IMUX_LC_I1[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][29]" title="MAIN[12][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-0">INT: mux IMUX_LC_I1[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][30]" title="MAIN[12][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-2">INT: mux IMUX_LC_I1[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][31]" title="MAIN[12][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-2">INT: mux IMUX_LC_I3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][32]" title="MAIN[12][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-0">INT: mux IMUX_LC_I3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][33]" title="MAIN[12][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-4">INT: mux IMUX_LC_I3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][34]" title="MAIN[12][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-3">INT: mux IMUX_LC_I3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][35]" title="MAIN[12][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-2">INT: mux IMUX_LC_I2[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][36]" title="MAIN[12][36]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[15]">LC[6]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][37]" title="MAIN[12][37]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[12]">LC[6]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][38]" title="MAIN[12][38]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[11]">LC[6]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][39]" title="MAIN[12][39]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[8]">LC[6]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][40]" title="MAIN[12][40]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[0]">LC[6]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][41]" title="MAIN[12][41]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[3]">LC[6]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][42]" title="MAIN[12][42]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[4]">LC[6]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][43]" title="MAIN[12][43]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[7]">LC[6]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][44]" title="MAIN[12][44]">
<a href="#siliconblue-PLB_P01-LC[6]-CARRY_ENABLE">LC[6]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][45]" title="MAIN[12][45]">
<a href="#siliconblue-PLB_P01-LC[6]-FF_ENABLE">LC[6]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][46]" title="MAIN[12][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[4]-OUT_LC[6]">INT: buffer QUAD_H2[4] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][47]" title="MAIN[12][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H2[0]-OUT_LC[6]">INT: buffer LONG_H2[0] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][48]" title="MAIN[12][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H10[0]-OUT_LC[6]">INT: buffer LONG_H10[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][50]" title="MAIN[12][50]">
<a href="#siliconblue-PLB_P01-LC[6]-LTIN_ENABLE">LC[6]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][51]" title="MAIN[12][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[8]-OUT_LC[6]">INT: buffer QUAD_V1[8] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][52]" title="MAIN[12][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V6[1]-OUT_LC[6]">INT: buffer LONG_V6[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[12][53]" title="MAIN[12][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[4]-OUT_LC[6]">INT: buffer QUAD_V2_W[4] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F13</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-1">INT: mux GLOBAL_OUT[3] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#siliconblue-PLB_P01-INT-mux-GLOBAL_OUT[3]-3">INT: mux GLOBAL_OUT[3] bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_H0[1]-0">INT: mux LONG_H0[1] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-0">INT: mux QUAD_H0[9] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[8]-1">INT: mux QUAD_V4[8] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[9]-1">INT: mux QUAD_H0[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-1">INT: mux QUAD_V4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-2">INT: mux QUAD_V4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[11]-0">INT: mux QUAD_V4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][11]" title="MAIN[13][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-1">INT: mux QUAD_H0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V4[10]-1">INT: mux QUAD_V4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H0[11]-0">INT: mux QUAD_H0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-3">INT: mux LOCAL_3[0] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][15]" title="MAIN[13][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-2">INT: mux LOCAL_3[0] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][16]" title="MAIN[13][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-1">INT: mux LOCAL_3[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][17]" title="MAIN[13][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[0]-0">INT: mux LOCAL_3[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][18]" title="MAIN[13][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[1]-3">INT: mux LOCAL_3[1] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][19]" title="MAIN[13][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[1]-LONG_H0[0]">INT: buffer QUAD_H1[1] ← LONG_H0[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][21]" title="MAIN[13][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[3]-3">INT: mux LOCAL_3[3] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][22]" title="MAIN[13][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-0">INT: mux LOCAL_3[2] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][23]" title="MAIN[13][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-1">INT: mux LOCAL_3[2] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][24]" title="MAIN[13][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-2">INT: mux LOCAL_3[2] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][25]" title="MAIN[13][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[2]-3">INT: mux LOCAL_3[2] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][26]" title="MAIN[13][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-1">INT: mux IMUX_LC_I0[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][27]" title="MAIN[13][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-3">INT: mux IMUX_LC_I0[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][28]" title="MAIN[13][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-4">INT: mux IMUX_LC_I0[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][29]" title="MAIN[13][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[6]-0">INT: mux IMUX_LC_I0[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][30]" title="MAIN[13][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[6]-1">INT: mux IMUX_LC_I1[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][31]" title="MAIN[13][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[6]-1">INT: mux IMUX_LC_I3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][32]" title="MAIN[13][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-0">INT: mux IMUX_LC_I2[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][33]" title="MAIN[13][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-4">INT: mux IMUX_LC_I2[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][34]" title="MAIN[13][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-3">INT: mux IMUX_LC_I2[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][35]" title="MAIN[13][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[6]-1">INT: mux IMUX_LC_I2[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][36]" title="MAIN[13][36]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[14]">LC[6]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][37]" title="MAIN[13][37]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[13]">LC[6]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][38]" title="MAIN[13][38]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[10]">LC[6]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][39]" title="MAIN[13][39]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[9]">LC[6]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][40]" title="MAIN[13][40]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[1]">LC[6]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][41]" title="MAIN[13][41]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[2]">LC[6]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][42]" title="MAIN[13][42]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[5]">LC[6]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][43]" title="MAIN[13][43]">
<a href="#siliconblue-PLB_P01-LC[6]-LUT_INIT[6]">LC[6]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][44]" title="MAIN[13][44]">
<a href="#siliconblue-PLB_P01-LC[6]-FF_SR_VALUE[0]">LC[6]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][45]" title="MAIN[13][45]">
<a href="#siliconblue-PLB_P01-LC[6]-FF_SR_ASYNC">LC[6]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][46]" title="MAIN[13][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[1]-OUT_LC[6]">INT: buffer QUAD_H1[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][47]" title="MAIN[13][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[9]-OUT_LC[6]">INT: buffer QUAD_H3[9] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][48]" title="MAIN[13][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[0]-OUT_LC[6]">INT: buffer QUAD_V3[0] ← OUT_LC[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][51]" title="MAIN[13][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[5]-OUT_LC[6]">INT: buffer QUAD_V2[5] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][52]" title="MAIN[13][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[1]-OUT_LC[6]">INT: buffer QUAD_V3_W[1] ← OUT_LC[6]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[13][53]" title="MAIN[13][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[9]-OUT_LC[6]">INT: buffer QUAD_V1_W[9] ← OUT_LC[6]</a>
</td>
</tr>

<tr><td>F14</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_RST-2">INT: mux IMUX_RST bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_RST-0">INT: mux IMUX_RST bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[10]-LONG_H11[1]">INT: buffer QUAD_H1[10] ← LONG_H11[1]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V0[0]-1">INT: mux LONG_V0[0] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-1">INT: mux QUAD_V0[8] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-2">INT: mux QUAD_H4[9] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-2">INT: mux QUAD_V0[8] bit 2</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-1">INT: mux QUAD_H4[10] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-2">INT: mux QUAD_H4[10] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[10]-0">INT: mux QUAD_H4[10] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][11]" title="MAIN[14][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-2">INT: mux QUAD_V0[10] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-2">INT: mux QUAD_H4[11] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-1">INT: mux QUAD_V0[10] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-4">INT: mux LOCAL_3[4] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-2">INT: mux LOCAL_3[5] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][16]" title="MAIN[14][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-1">INT: mux LOCAL_3[5] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][17]" title="MAIN[14][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-0">INT: mux LOCAL_3[5] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][18]" title="MAIN[14][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-4">INT: mux LOCAL_3[5] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][19]" title="MAIN[14][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[2]-LONG_H3[1]">INT: buffer QUAD_H1[2] ← LONG_H3[1]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][21]" title="MAIN[14][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-4">INT: mux LOCAL_3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][22]" title="MAIN[14][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-0">INT: mux LOCAL_3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][23]" title="MAIN[14][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-1">INT: mux LOCAL_3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][24]" title="MAIN[14][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-2">INT: mux LOCAL_3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][25]" title="MAIN[14][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-4">INT: mux LOCAL_3[6] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][26]" title="MAIN[14][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-2">INT: mux IMUX_LC_I0[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][27]" title="MAIN[14][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-3">INT: mux IMUX_LC_I1[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][28]" title="MAIN[14][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-4">INT: mux IMUX_LC_I1[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][29]" title="MAIN[14][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-0">INT: mux IMUX_LC_I1[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][30]" title="MAIN[14][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-2">INT: mux IMUX_LC_I1[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][31]" title="MAIN[14][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-2">INT: mux IMUX_LC_I3[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][32]" title="MAIN[14][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-0">INT: mux IMUX_LC_I3[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][33]" title="MAIN[14][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-4">INT: mux IMUX_LC_I3[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][34]" title="MAIN[14][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-3">INT: mux IMUX_LC_I3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][35]" title="MAIN[14][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-2">INT: mux IMUX_LC_I2[7] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][36]" title="MAIN[14][36]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[15]">LC[7]:  LUT_INIT bit 15</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][37]" title="MAIN[14][37]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[12]">LC[7]:  LUT_INIT bit 12</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][38]" title="MAIN[14][38]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[11]">LC[7]:  LUT_INIT bit 11</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][39]" title="MAIN[14][39]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[8]">LC[7]:  LUT_INIT bit 8</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][40]" title="MAIN[14][40]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[0]">LC[7]:  LUT_INIT bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][41]" title="MAIN[14][41]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[3]">LC[7]:  LUT_INIT bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][42]" title="MAIN[14][42]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[4]">LC[7]:  LUT_INIT bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][43]" title="MAIN[14][43]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[7]">LC[7]:  LUT_INIT bit 7</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][44]" title="MAIN[14][44]">
<a href="#siliconblue-PLB_P01-LC[7]-CARRY_ENABLE">LC[7]:  CARRY_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][45]" title="MAIN[14][45]">
<a href="#siliconblue-PLB_P01-LC[7]-FF_ENABLE">LC[7]:  FF_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][46]" title="MAIN[14][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H2[6]-OUT_LC[7]">INT: buffer QUAD_H2[6] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][47]" title="MAIN[14][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H3[1]-OUT_LC[7]">INT: buffer LONG_H3[1] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][48]" title="MAIN[14][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_H11[1]-OUT_LC[7]">INT: buffer LONG_H11[1] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][50]" title="MAIN[14][50]">
<a href="#siliconblue-PLB_P01-LC[7]-LTIN_ENABLE">LC[7]:  LTIN_ENABLE</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][51]" title="MAIN[14][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1[10]-OUT_LC[7]">INT: buffer QUAD_V1[10] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][52]" title="MAIN[14][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-LONG_V5[0]-OUT_LC[7]">INT: buffer LONG_V5[0] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[14][53]" title="MAIN[14][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2_W[6]-OUT_LC[7]">INT: buffer QUAD_V2_W[6] ← OUT_LC[7]</a>
</td>
</tr>

<tr><td>F15</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_RST-1">INT: mux IMUX_RST bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_RST-3">INT: mux IMUX_RST bit 3</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#siliconblue-PLB_P01-INT-mux-LONG_V0[0]-0">INT: mux LONG_V0[0] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-0">INT: mux QUAD_H4[9] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[8]-0">INT: mux QUAD_V0[8] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[9]-1">INT: mux QUAD_H4[9] bit 1</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-0">INT: mux QUAD_V0[11] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-1">INT: mux QUAD_V0[11] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[11]-2">INT: mux QUAD_V0[11] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][11]" title="MAIN[15][11]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-1">INT: mux QUAD_H4[11] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_V0[10]-0">INT: mux QUAD_V0[10] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#siliconblue-PLB_P01-INT-mux-QUAD_H4[11]-0">INT: mux QUAD_H4[11] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-3">INT: mux LOCAL_3[4] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-2">INT: mux LOCAL_3[4] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][16]" title="MAIN[15][16]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-1">INT: mux LOCAL_3[4] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][17]" title="MAIN[15][17]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[4]-0">INT: mux LOCAL_3[4] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][18]" title="MAIN[15][18]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[5]-3">INT: mux LOCAL_3[5] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][19]" title="MAIN[15][19]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[3]-LONG_H2[0]">INT: buffer QUAD_H1[3] ← LONG_H2[0]</a>
</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][21]" title="MAIN[15][21]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[7]-3">INT: mux LOCAL_3[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][22]" title="MAIN[15][22]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-0">INT: mux LOCAL_3[6] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][23]" title="MAIN[15][23]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-1">INT: mux LOCAL_3[6] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][24]" title="MAIN[15][24]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-2">INT: mux LOCAL_3[6] bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][25]" title="MAIN[15][25]">
<a href="#siliconblue-PLB_P01-INT-mux-LOCAL_3[6]-3">INT: mux LOCAL_3[6] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][26]" title="MAIN[15][26]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-1">INT: mux IMUX_LC_I0[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][27]" title="MAIN[15][27]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-3">INT: mux IMUX_LC_I0[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][28]" title="MAIN[15][28]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-4">INT: mux IMUX_LC_I0[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][29]" title="MAIN[15][29]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I0[7]-0">INT: mux IMUX_LC_I0[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][30]" title="MAIN[15][30]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I1[7]-1">INT: mux IMUX_LC_I1[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][31]" title="MAIN[15][31]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I3[7]-1">INT: mux IMUX_LC_I3[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][32]" title="MAIN[15][32]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-0">INT: mux IMUX_LC_I2[7] bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][33]" title="MAIN[15][33]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-4">INT: mux IMUX_LC_I2[7] bit 4</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][34]" title="MAIN[15][34]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-3">INT: mux IMUX_LC_I2[7] bit 3</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][35]" title="MAIN[15][35]">
<a href="#siliconblue-PLB_P01-INT-mux-IMUX_LC_I2[7]-1">INT: mux IMUX_LC_I2[7] bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][36]" title="MAIN[15][36]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[14]">LC[7]:  LUT_INIT bit 14</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][37]" title="MAIN[15][37]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[13]">LC[7]:  LUT_INIT bit 13</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][38]" title="MAIN[15][38]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[10]">LC[7]:  LUT_INIT bit 10</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][39]" title="MAIN[15][39]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[9]">LC[7]:  LUT_INIT bit 9</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][40]" title="MAIN[15][40]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[1]">LC[7]:  LUT_INIT bit 1</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][41]" title="MAIN[15][41]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[2]">LC[7]:  LUT_INIT bit 2</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][42]" title="MAIN[15][42]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[5]">LC[7]:  LUT_INIT bit 5</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][43]" title="MAIN[15][43]">
<a href="#siliconblue-PLB_P01-LC[7]-LUT_INIT[6]">LC[7]:  LUT_INIT bit 6</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][44]" title="MAIN[15][44]">
<a href="#siliconblue-PLB_P01-LC[7]-FF_SR_VALUE[0]">LC[7]:  FF_SR_VALUE bit 0</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][45]" title="MAIN[15][45]">
<a href="#siliconblue-PLB_P01-LC[7]-FF_SR_ASYNC">LC[7]:  FF_SR_ASYNC</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][46]" title="MAIN[15][46]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H1[3]-OUT_LC[7]">INT: buffer QUAD_H1[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][47]" title="MAIN[15][47]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_H3[11]-OUT_LC[7]">INT: buffer QUAD_H3[11] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][48]" title="MAIN[15][48]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3[2]-OUT_LC[7]">INT: buffer QUAD_V3[2] ← OUT_LC[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][51]" title="MAIN[15][51]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V2[7]-OUT_LC[7]">INT: buffer QUAD_V2[7] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][52]" title="MAIN[15][52]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V3_W[3]-OUT_LC[7]">INT: buffer QUAD_V3_W[3] ← OUT_LC[7]</a>
</td>
<td id="siliconblue-PLB_P01-bit-MAIN[15][53]" title="MAIN[15][53]">
<a href="#siliconblue-PLB_P01-INT-progbuf-QUAD_V1_W[11]-OUT_LC[7]">INT: buffer QUAD_V1_W[11] ← OUT_LC[7]</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../siliconblue/global.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../siliconblue/io/index.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../siliconblue/global.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../siliconblue/io/index.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
