Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jul 11 12:12:49 2017
| Host         : ANA00075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file s4_timing_summary_routed.rpt -rpx s4_timing_summary_routed.rpx
| Design       : s4
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1313 register/latch pins with no clock driven by root clock pin: MMC_CLK (HIGH)

 There are 701 register/latch pins with no clock driven by root clock pin: mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.165        0.000                      0                 6962        0.078        0.000                      0                 6962        3.870        0.000                       0                  2305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
FPGA_CLK_pin  {0.000 50.000}     100.000         10.000          
FPGA_MCLK     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_MCLK           1.165        0.000                      0                 5939        0.078        0.000                      0                 5939        3.870        0.000                       0                  2305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FPGA_MCLK          FPGA_MCLK                2.706        0.000                      0                 1023        0.937        0.000                      0                 1023  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.847ns (21.514%)  route 6.738ns (78.486%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.174    13.174    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.255    14.317    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[13]/C
                         clock pessimism              0.225    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X53Y31         FDCE (Setup_fdce_C_CE)      -0.168    14.339    mmc_tester_0/syscon1/syscon1/dat_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.847ns (21.514%)  route 6.738ns (78.486%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.174    13.174    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.255    14.317    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[21]/C
                         clock pessimism              0.225    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X53Y31         FDCE (Setup_fdce_C_CE)      -0.168    14.339    mmc_tester_0/syscon1/syscon1/dat_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.847ns (21.514%)  route 6.738ns (78.486%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.174    13.174    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.255    14.317    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[9]/C
                         clock pessimism              0.225    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X53Y31         FDCE (Setup_fdce_C_CE)      -0.168    14.339    mmc_tester_0/syscon1/syscon1/dat_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.847ns (21.620%)  route 6.696ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.132    13.132    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X55Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.256    14.318    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X55Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[24]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X55Y31         FDCE (Setup_fdce_C_CE)      -0.168    14.340    mmc_tester_0/syscon1/syscon1/dat_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.847ns (21.620%)  route 6.696ns (78.380%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.132    13.132    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X55Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.256    14.318    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X55Y31         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[28]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X55Y31         FDCE (Setup_fdce_C_CE)      -0.168    14.340    mmc_tester_0/syscon1/syscon1/dat_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 1.847ns (21.667%)  route 6.677ns (78.333%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.114    13.113    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.259    14.321    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X55Y35         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[8]/C
                         clock pessimism              0.225    14.546    
                         clock uncertainty           -0.035    14.511    
    SLICE_X55Y35         FDCE (Setup_fdce_C_CE)      -0.168    14.343    mmc_tester_0/syscon1/syscon1/dat_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.847ns (21.784%)  route 6.632ns (78.216%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.068    13.068    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.257    14.319    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X53Y33         FDCE (Setup_fdce_C_CE)      -0.168    14.341    mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.847ns (21.784%)  route 6.632ns (78.216%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.068    13.068    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.257    14.319    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[14]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X53Y33         FDCE (Setup_fdce_C_CE)      -0.168    14.341    mmc_tester_0/syscon1/syscon1/dat_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.847ns (21.784%)  route 6.632ns (78.216%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.068    13.068    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.257    14.319    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y33         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X53Y33         FDCE (Setup_fdce_C_CE)      -0.168    14.341    mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 1.847ns (21.791%)  route 6.629ns (78.209%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.368     4.589    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.748     5.716    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.821 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.821    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.324 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=165, routed)         1.831     8.155    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.278     8.433 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=10, routed)          0.696     9.129    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.267     9.396 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29/O
                         net (fo=1, routed)           1.073    10.469    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_29_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I3_O)        0.105    10.574 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13/O
                         net (fo=2, routed)           0.758    11.332    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_13_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.105    11.437 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.458    11.895    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.105    12.000 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          1.065    13.065    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X53Y32         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.256    14.318    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X53Y32         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[29]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X53Y32         FDCE (Setup_fdce_C_CE)      -0.168    14.340    mmc_tester_0/syscon1/syscon1/dat_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.674%)  route 0.250ns (57.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.563     1.507    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X35Y49         FDCE                                         r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[24]/Q
                         net (fo=1, routed)           0.250     1.898    mmc_tester_0/syscon1/syscon1/display_adr_sr_reg_n_0_[24]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.943 r  mmc_tester_0/syscon1/syscon1/display_adr_sr[28]_i_1/O
                         net (fo=1, routed)           0.000     1.943    mmc_tester_0/syscon1/syscon1/display_adr_sr[28]
    SLICE_X35Y50         FDCE                                         r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X35Y50         FDCE                                         r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[28]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.091     1.865    mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mmc_tester_0/mmc_slave/mmc_1/ext_csd_reg_adr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.103%)  route 0.177ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.554     1.498    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X50Y23         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/ext_csd_reg_adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     1.662 r  mmc_tester_0/mmc_slave/mmc_1/ext_csd_reg_adr_reg[7]/Q
                         net (fo=2, routed)           0.177     1.839    mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/Q[7]
    RAMB18_X1Y8          RAMB18E1                                     r  mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.859     2.049    mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/clkin
    RAMB18_X1Y8          RAMB18E1                                     r  mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg/CLKARDCLK
                         clock pessimism             -0.480     1.569    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.752    mmc_tester_0/mmc_slave/mmc_1/ext_csd_ram/ram1_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.364%)  route 0.295ns (67.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.295     1.939    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y11         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.848    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.364%)  route 0.295ns (67.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.295     1.939    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y11         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.848    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.364%)  route 0.295ns (67.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.295     1.939    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y11         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.848    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.364%)  route 0.295ns (67.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.295     1.939    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y11         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.848    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hwdbg_uart/tx_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X35Y11         FDRE                                         r  hwdbg_uart/tx_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/tx_char_reg[5]/Q
                         net (fo=1, routed)           0.108     1.753    hwdbg_uart/tx_fifo_reg_0_63_3_5/DIC
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.829     2.019    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X34Y11         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.517    
    SLICE_X34Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.661    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.374%)  route 0.139ns (49.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.139     1.784    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD5
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.828     2.018    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.519    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.689    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.374%)  route 0.139ns (49.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.139     1.784    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD5
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.828     2.018    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.519    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.689    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.374%)  route 0.139ns (49.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.560     1.504    hwdbg_uart/clkin
    SLICE_X32Y12         FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.139     1.784    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD5
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.828     2.018    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y12         RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.519    
    SLICE_X30Y12         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.689    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_MCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_MCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y2   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y2   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y3   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y3   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y0   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y6   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y7   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y0   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y5   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_0/CLKBWRCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y49  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y49  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y51  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y50  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y11  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y11  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[92]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.538ns (7.838%)  route 6.326ns (92.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.709     8.729    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.105     8.834 f  mmc_tester_0/syscon1/syscon1/argument_reg[18]_i_1/O
                         net (fo=113, routed)         2.617    11.451    mmc_tester_0/mmc_slave/mmc_1/AR[1]
    SLICE_X55Y34         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[92]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.258    14.320    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X55Y34         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[92]/C
                         clock pessimism              0.165    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X55Y34         FDPE (Recov_fdpe_C_PRE)     -0.292    14.158    mmc_tester_0/mmc_slave/mmc_1/csd_reg[92]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[0]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.538ns (7.911%)  route 6.263ns (92.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.888    11.388    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y5          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y5          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[0]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[0]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.538ns (7.911%)  route 6.263ns (92.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.888    11.388    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y5          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y5          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[2]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.538ns (7.911%)  route 6.263ns (92.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.888    11.388    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y5          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y5          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[2]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[2]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[3]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.538ns (7.911%)  route 6.263ns (92.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.888    11.388    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y5          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y5          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[3]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[3]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[4]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.538ns (7.949%)  route 6.230ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.856    11.355    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y6          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y6          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[4]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[4]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[5]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.538ns (7.949%)  route 6.230ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.856    11.355    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y6          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y6          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[5]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[5]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[6]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.538ns (7.949%)  route 6.230ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.856    11.355    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y6          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y6          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[6]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[6]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[7]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.538ns (7.949%)  route 6.230ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.375     8.395    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  mmc_tester_0/syscon1/syscon1/rx_sr[41]_i_1/O
                         net (fo=113, routed)         2.856    11.355    mmc_tester_0/mmc_slave/fifo_from_mmc/rst_o_reg
    SLICE_X51Y6          FDCE                                         f  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.263    14.325    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X51Y6          FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[7]/C
                         clock pessimism              0.165    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.331    14.124    mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[7]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[24]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.538ns (7.976%)  route 6.208ns (92.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.366     4.587    clkin
    SLICE_X12Y14         FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     5.020 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          3.709     8.729    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.105     8.834 f  mmc_tester_0/syscon1/syscon1/argument_reg[18]_i_1/O
                         net (fo=113, routed)         2.499    11.333    mmc_tester_0/mmc_slave/mmc_1/AR[1]
    SLICE_X57Y34         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2304, routed)        1.258    14.320    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X57Y34         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[24]/C
                         clock pessimism              0.165    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X57Y34         FDCE (Recov_fdce_C_CLR)     -0.331    14.119    mmc_tester_0/mmc_slave/mmc_1/csd_reg[24]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[0]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.774%)  route 0.923ns (83.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.564     1.508    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X33Y48         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.679     2.328    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.373 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.244     2.617    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X45Y40         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.833     2.023    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y40         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[10]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.086%)  route 0.696ns (78.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.561     1.505    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y37         FDCE                                         r  mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  mmc_tester_0/sd_host_0/sw_rst_reg_reg/Q
                         net (fo=6, routed)           0.239     1.885    mmc_tester_0/sd_host_0/cmd_host_0/sw_rst_reg_reg
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.930 f  mmc_tester_0/sd_host_0/cmd_host_0/FSM_sequential_serial_state[2]_i_2/O
                         net (fo=116, routed)         0.457     2.387    mmc_tester_0/sd_host_0/sd_clk_dds/AR[0]
    SLICE_X51Y34         FDCE                                         f  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.831     2.021    mmc_tester_0/sd_host_0/sd_clk_dds/clkin
    SLICE_X51Y34         FDCE                                         r  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[10]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[11]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.086%)  route 0.696ns (78.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.561     1.505    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y37         FDCE                                         r  mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  mmc_tester_0/sd_host_0/sw_rst_reg_reg/Q
                         net (fo=6, routed)           0.239     1.885    mmc_tester_0/sd_host_0/cmd_host_0/sw_rst_reg_reg
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.930 f  mmc_tester_0/sd_host_0/cmd_host_0/FSM_sequential_serial_state[2]_i_2/O
                         net (fo=116, routed)         0.457     2.387    mmc_tester_0/sd_host_0/sd_clk_dds/AR[0]
    SLICE_X51Y34         FDCE                                         f  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.831     2.021    mmc_tester_0/sd_host_0/sd_clk_dds/clkin
    SLICE_X51Y34         FDCE                                         r  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[11]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[8]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.086%)  route 0.696ns (78.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.561     1.505    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y37         FDCE                                         r  mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  mmc_tester_0/sd_host_0/sw_rst_reg_reg/Q
                         net (fo=6, routed)           0.239     1.885    mmc_tester_0/sd_host_0/cmd_host_0/sw_rst_reg_reg
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.930 f  mmc_tester_0/sd_host_0/cmd_host_0/FSM_sequential_serial_state[2]_i_2/O
                         net (fo=116, routed)         0.457     2.387    mmc_tester_0/sd_host_0/sd_clk_dds/AR[0]
    SLICE_X51Y34         FDCE                                         f  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.831     2.021    mmc_tester_0/sd_host_0/sd_clk_dds/clkin
    SLICE_X51Y34         FDCE                                         r  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[8]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[9]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.086%)  route 0.696ns (78.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.561     1.505    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y37         FDCE                                         r  mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  mmc_tester_0/sd_host_0/sw_rst_reg_reg/Q
                         net (fo=6, routed)           0.239     1.885    mmc_tester_0/sd_host_0/cmd_host_0/sw_rst_reg_reg
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.930 f  mmc_tester_0/sd_host_0/cmd_host_0/FSM_sequential_serial_state[2]_i_2/O
                         net (fo=116, routed)         0.457     2.387    mmc_tester_0/sd_host_0/sd_clk_dds/AR[0]
    SLICE_X51Y34         FDCE                                         f  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.831     2.021    mmc_tester_0/sd_host_0/sd_clk_dds/clkin
    SLICE_X51Y34         FDCE                                         r  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[9]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_index_reg_reg[2]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.918%)  route 0.982ns (84.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.564     1.508    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X33Y48         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.679     2.328    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.373 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.303     2.676    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X45Y42         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_index_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.833     2.023    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y42         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_index_reg_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X45Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    mmc_tester_0/sd_host_0/cmd_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_index_reg_reg[4]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.918%)  route 0.982ns (84.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.564     1.508    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X33Y48         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.679     2.328    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.373 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.303     2.676    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X45Y42         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_index_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.833     2.023    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y42         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_index_reg_reg[4]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X45Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    mmc_tester_0/sd_host_0/cmd_index_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_index_reg_reg[5]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.918%)  route 0.982ns (84.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.564     1.508    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X33Y48         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.679     2.328    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.373 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.303     2.676    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X45Y42         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_index_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.833     2.023    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y42         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_index_reg_reg[5]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X45Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    mmc_tester_0/sd_host_0/cmd_index_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[1]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.186ns (15.802%)  route 0.991ns (84.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.564     1.508    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X33Y48         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.679     2.328    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.373 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.312     2.685    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X45Y39         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.832     2.022    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y39         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X45Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.679    mmc_tester_0/sd_host_0/cmd_int_enable_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[12]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.482%)  route 0.769ns (80.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.561     1.505    mmc_tester_0/sd_host_0/clkin
    SLICE_X45Y37         FDCE                                         r  mmc_tester_0/sd_host_0/sw_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  mmc_tester_0/sd_host_0/sw_rst_reg_reg/Q
                         net (fo=6, routed)           0.239     1.885    mmc_tester_0/sd_host_0/cmd_host_0/sw_rst_reg_reg
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.930 f  mmc_tester_0/sd_host_0/cmd_host_0/FSM_sequential_serial_state[2]_i_2/O
                         net (fo=116, routed)         0.529     2.459    mmc_tester_0/sd_host_0/sd_clk_dds/AR[0]
    SLICE_X51Y35         FDCE                                         f  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2304, routed)        0.832     2.022    mmc_tester_0/sd_host_0/sd_clk_dds/clkin
    SLICE_X51Y35         FDCE                                         r  mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[12]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X51Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.010    





