
*** Running vivado
    with args -log Sequence_Detector_MOORE_Verilog.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Sequence_Detector_MOORE_Verilog.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Sequence_Detector_MOORE_Verilog.tcl -notrace
Command: link_design -top Sequence_Detector_MOORE_Verilog -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.629 ; gain = 1200.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1439.629 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1753.141 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 34cd070f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1753.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1753.141 ; gain = 313.512
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Sequence_Detector_MOORE_Verilog_drc_opted.rpt -pb Sequence_Detector_MOORE_Verilog_drc_opted.pb -rpx Sequence_Detector_MOORE_Verilog_drc_opted.rpx
Command: report_drc -file Sequence_Detector_MOORE_Verilog_drc_opted.rpt -pb Sequence_Detector_MOORE_Verilog_drc_opted.pb -rpx Sequence_Detector_MOORE_Verilog_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2220.555 ; gain = 467.414
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.078 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 020ced21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2223.078 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.078 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5df1dda2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.254 ; gain = 37.176

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ef6b3590

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2261.820 ; gain = 38.742

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ef6b3590

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2261.820 ; gain = 38.742
Phase 1 Placer Initialization | Checksum: ef6b3590

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2261.820 ; gain = 38.742

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ee408028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee408028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ee408028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ee408028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee408028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1347bbdf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1347bbdf4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.918 ; gain = 92.840

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 787ed6b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.078 ; gain = 95.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 787ed6b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: b7697ac6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: b7697ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: b7697ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.137 ; gain = 105.059
Phase 3 Detail Placement | Checksum: b7697ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b7697ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b7697ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.137 ; gain = 105.059

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14357c950

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.191 ; gain = 111.113

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ef315e73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.191 ; gain = 111.113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ef315e73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.191 ; gain = 111.113
Ending Placer Task | Checksum: acec0604

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.191 ; gain = 111.113
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.191 ; gain = 113.637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2334.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Sequence_Detector_MOORE_Verilog_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2340.609 ; gain = 6.418
INFO: [runtcl-4] Executing : report_utilization -file Sequence_Detector_MOORE_Verilog_utilization_placed.rpt -pb Sequence_Detector_MOORE_Verilog_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2340.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Sequence_Detector_MOORE_Verilog_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2340.609 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1ef0ca59 ConstDB: 0 ShapeSum: 20ced21 RouteDB: 8bee4e8a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 104309dc7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2832.836 ; gain = 488.352
Post Restoration Checksum: NetGraph: bd5c7b6 NumContArr: 7fb04772 Constraints: fb8683bf Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1870c92e7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2837.914 ; gain = 493.430

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1870c92e7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2837.914 ; gain = 493.430

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1cb205951

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.676 ; gain = 549.191
Phase 2 Router Initialization | Checksum: 1cb205951

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19ec3ed59

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19138bfc9

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191
Phase 4 Rip-up And Reroute | Checksum: 19138bfc9

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 19138bfc9

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 19138bfc9

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191
Phase 6 Post Hold Fix | Checksum: 19138bfc9

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00105878 %
  Global Horizontal Routing Utilization  = 0.000129803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.6338%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.6872%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19138bfc9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19138bfc9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19138bfc9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.676 ; gain = 549.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 2893.676 ; gain = 553.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2893.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Sequence_Detector_MOORE_Verilog_drc_routed.rpt -pb Sequence_Detector_MOORE_Verilog_drc_routed.pb -rpx Sequence_Detector_MOORE_Verilog_drc_routed.rpx
Command: report_drc -file Sequence_Detector_MOORE_Verilog_drc_routed.rpt -pb Sequence_Detector_MOORE_Verilog_drc_routed.pb -rpx Sequence_Detector_MOORE_Verilog_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Sequence_Detector_MOORE_Verilog_methodology_drc_routed.rpt -pb Sequence_Detector_MOORE_Verilog_methodology_drc_routed.pb -rpx Sequence_Detector_MOORE_Verilog_methodology_drc_routed.rpx
Command: report_methodology -file Sequence_Detector_MOORE_Verilog_methodology_drc_routed.rpt -pb Sequence_Detector_MOORE_Verilog_methodology_drc_routed.pb -rpx Sequence_Detector_MOORE_Verilog_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jelen2/Desktop/Sequence_Detector/Sequence_Detector.runs/impl_1/Sequence_Detector_MOORE_Verilog_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Sequence_Detector_MOORE_Verilog_power_routed.rpt -pb Sequence_Detector_MOORE_Verilog_power_summary_routed.pb -rpx Sequence_Detector_MOORE_Verilog_power_routed.rpx
Command: report_power -file Sequence_Detector_MOORE_Verilog_power_routed.rpt -pb Sequence_Detector_MOORE_Verilog_power_summary_routed.pb -rpx Sequence_Detector_MOORE_Verilog_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2893.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Sequence_Detector_MOORE_Verilog_route_status.rpt -pb Sequence_Detector_MOORE_Verilog_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Sequence_Detector_MOORE_Verilog_timing_summary_routed.rpt -pb Sequence_Detector_MOORE_Verilog_timing_summary_routed.pb -rpx Sequence_Detector_MOORE_Verilog_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Sequence_Detector_MOORE_Verilog_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Sequence_Detector_MOORE_Verilog_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2893.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 17:17:50 2023...
