// Seed: 4024233185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    output supply0 id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5(
      id_5
  );
  assign id_3 = id_3;
  nor (id_4, id_5, id_1, id_2, id_3);
  module_0(
      id_1, id_3, id_5, id_5
  );
  wire id_6;
endmodule
