{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698695207811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698695207812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 16:46:47 2023 " "Processing started: Mon Oct 30 16:46:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698695207812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695207812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695207812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698695208253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698695208253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216099 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/romcaracteres.vhd 4 1 " "Found 4 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/romcaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMcaracteres-size8x8 " "Found design unit 1: ROMcaracteres-size8x8" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROMcaracteres-size16x16 " "Found design unit 2: ROMcaracteres-size16x16" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ROMcaracteres-size32x32 " "Found design unit 3: ROMcaracteres-size32x32" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMcaracteres " "Found entity 1: ROMcaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/muxgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/muxgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico-Behavioral " "Found design unit 1: muxGenerico-Behavioral" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216103 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico " "Found entity 1: muxGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/memoriaramvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/memoriaramvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAMVGA-rtl " "Found design unit 1: memoriaRAMVGA-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216105 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAMVGA " "Found entity 1: memoriaRAMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/interfacevga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/interfacevga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceVGA-behavior " "Found design unit 1: interfaceVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216107 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceVGA " "Found entity 1: interfaceVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/geradorcaracteres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/geradorcaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorCaracteres-behavior " "Found design unit 1: geradorCaracteres-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216109 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorCaracteres " "Found entity 1: geradorCaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram-rtl " "Found design unit 1: dual_port_ram-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216110 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/drivervga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/drivervga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverVGA-arc " "Found design unit 1: driverVGA-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216112 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverVGA " "Found entity 1: driverVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/controladorvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/controladorvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGA-behavior " "Found design unit 1: controladorVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216114 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/calcmemaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/calcmemaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcMemAddr-arc " "Found design unit 1: calcMemAddr-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216116 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcMemAddr " "Found entity 1: calcMemAddr" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_dual_port_ram_dual_clock-rtl " "Found design unit 1: simple_dual_port_ram_dual_clock-rtl" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/simple_dual_port_ram_dual_clock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216117 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/simple_dual_port_ram_dual_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaromvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaromvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROMVGA-assincrona " "Found design unit 1: memoriaROMVGA-assincrona" {  } { { "memoriaROMVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/memoriaROMVGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216119 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROMVGA " "Found entity 1: memoriaROMVGA" {  } { { "memoriaROMVGA.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/memoriaROMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arquitetura " "Found design unit 1: Relogio-arquitetura" {  } { { "Relogio.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/romMIF.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216123 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/romMIF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216126 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216128 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216129 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216131 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216132 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216134 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216137 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216139 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216139 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/logicaDesvio.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216141 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216142 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertohabilita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodertohabilita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderToHabilita-comportamento " "Found design unit 1: decoderToHabilita-comportamento" {  } { { "decoderToHabilita.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoderToHabilita.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216144 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderToHabilita " "Found entity 1: decoderToHabilita" {  } { { "decoderToHabilita.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoderToHabilita.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216146 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-comportamento " "Found design unit 1: LEDS-comportamento" {  } { { "LEDS.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/LEDS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216148 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/LEDS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCHES-comportamento " "Found design unit 1: SWITCHES-comportamento" {  } { { "SWITCHES.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/SWITCHES.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216149 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCHES " "Found entity 1: SWITCHES" {  } { { "SWITCHES.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/SWITCHES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/buffer_3_state_1porta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216151 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216152 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYS-comportamento " "Found design unit 1: KEYS-comportamento" {  } { { "KEYS.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/KEYS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216154 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYS " "Found entity 1: KEYS" {  } { { "KEYS.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/KEYS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Keys-comportamento " "Found design unit 1: Detector_Keys-comportamento" {  } { { "Detector_Keys.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Detector_Keys.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Keys " "Found entity 1: Detector_Keys" {  } { { "Detector_Keys.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/Detector_Keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEXES-comportamento " "Found design unit 1: HEXES-comportamento" {  } { { "HEXES.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/HEXES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216157 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEXES " "Found entity 1: HEXES" {  } { { "HEXES.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/HEXES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216159 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216160 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216162 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_simples-comportamento " "Found design unit 1: muxGenerico2x1_simples-comportamento" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1_simples.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216164 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_simples " "Found entity 1: muxGenerico2x1_simples" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1_simples.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695216164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698695216206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Relogio.vhd" "detectorSub0" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:Processor " "Elaborating entity \"Processador\" for hierarchy \"Processador:Processor\"" {  } { { "Relogio.vhd" "Processor" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:Processor\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:Processor\|registradorGenerico:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:Processor\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:Processor\|somaConstante:incrementaPC\"" {  } { { "Processador.vhd" "incrementaPC" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:Processor\|decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:Processor\|decoderInstru:DECODER\"" {  } { { "Processador.vhd" "DECODER" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem Processador:Processor\|bancoRegistradoresArqRegMem:REGS " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"Processador:Processor\|bancoRegistradoresArqRegMem:REGS\"" {  } { { "Processador.vhd" "REGS" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:Processor\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:Processor\|muxGenerico2x1:MUX1\"" {  } { { "Processador.vhd" "MUX1" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:Processor\|muxGenerico4x1:MUXProxPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:Processor\|muxGenerico4x1:MUXProxPC\"" {  } { { "Processador.vhd" "MUXProxPC" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:Processor\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:Processor\|ULASomaSub:ULA1\"" {  } { { "Processador.vhd" "ULA1" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop Processador:Processor\|FlipFlop:FlagZero " "Elaborating entity \"FlipFlop\" for hierarchy \"Processador:Processor\|FlipFlop:FlagZero\"" {  } { { "Processador.vhd" "FlagZero" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:Processor\|logicaDesvio:logicaDesvio1 " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:Processor\|logicaDesvio:logicaDesvio1\"" {  } { { "Processador.vhd" "logicaDesvio1" { Text "C:/Descomp/Relogio_restored_teste/Processador.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:ROM1 " "Elaborating entity \"romMif\" for hierarchy \"romMif:ROM1\"" {  } { { "Relogio.vhd" "ROM1" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216311 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMIF.vhd(22) " "VHDL Signal Declaration warning at romMIF.vhd(22): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/romMIF.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698695216312 "|Relogio|romMif:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Relogio.vhd" "RAM1" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderToHabilita decoderToHabilita:DECODIFICADOR " "Elaborating entity \"decoderToHabilita\" for hierarchy \"decoderToHabilita:DECODIFICADOR\"" {  } { { "Relogio.vhd" "DECODIFICADOR" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoderToHabilita:DECODIFICADOR\|decoder3x8:DECODER1 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoderToHabilita:DECODIFICADOR\|decoder3x8:DECODER1\"" {  } { { "decoderToHabilita.vhd" "DECODER1" { Text "C:/Descomp/Relogio_restored_teste/decoderToHabilita.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216332 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[0\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216333 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[1\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216333 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[2\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216333 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[3\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216333 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[4\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216333 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[5\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216334 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[6\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216334 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[7\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695216334 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:LED_UNITY " "Elaborating entity \"LEDS\" for hierarchy \"LEDS:LED_UNITY\"" {  } { { "Relogio.vhd" "LED_UNITY" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LEDS:LED_UNITY\|registradorGenerico:REG_LEDS " "Elaborating entity \"registradorGenerico\" for hierarchy \"LEDS:LED_UNITY\|registradorGenerico:REG_LEDS\"" {  } { { "LEDS.vhd" "REG_LEDS" { Text "C:/Descomp/Relogio_restored_teste/LEDS.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCHES SWITCHES:Switch_Unity " "Elaborating entity \"SWITCHES\" for hierarchy \"SWITCHES:Switch_Unity\"" {  } { { "Relogio.vhd" "Switch_Unity" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas SWITCHES:Switch_Unity\|buffer_3_state_8portas:tri_state_8_1 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"SWITCHES:Switch_Unity\|buffer_3_state_8portas:tri_state_8_1\"" {  } { { "SWITCHES.vhd" "tri_state_8_1" { Text "C:/Descomp/Relogio_restored_teste/SWITCHES.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta SWITCHES:Switch_Unity\|buffer_3_state_1porta:tri_state_1_1 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"SWITCHES:Switch_Unity\|buffer_3_state_1porta:tri_state_1_1\"" {  } { { "SWITCHES.vhd" "tri_state_1_1" { Text "C:/Descomp/Relogio_restored_teste/SWITCHES.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYS KEYS:Keys_Unity " "Elaborating entity \"KEYS\" for hierarchy \"KEYS:Keys_Unity\"" {  } { { "Relogio.vhd" "Keys_Unity" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Relogio.vhd" "interfaceBaseTempo" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo2" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico_e_Interface.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_simples divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4 " "Elaborating entity \"muxGenerico2x1_simples\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\"" {  } { { "divisorGenerico_e_Interface.vhd" "MUX4" { Text "C:/Descomp/Relogio_restored_teste/divisorGenerico_e_Interface.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector_Keys Detector_Keys:Detect_KEY0 " "Elaborating entity \"Detector_Keys\" for hierarchy \"Detector_Keys:Detect_KEY0\"" {  } { { "Relogio.vhd" "Detect_KEY0" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXES HEXES:Hexes_Unity " "Elaborating entity \"HEXES\" for hierarchy \"HEXES:Hexes_Unity\"" {  } { { "Relogio.vhd" "Hexes_Unity" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico HEXES:Hexes_Unity\|registradorGenerico:REGISTRADOR_HEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"HEXES:Hexes_Unity\|registradorGenerico:REGISTRADOR_HEX0\"" {  } { { "HEXES.vhd" "REGISTRADOR_HEX0" { Text "C:/Descomp/Relogio_restored_teste/HEXES.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg HEXES:Hexes_Unity\|conversorHex7Seg:Conversor0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"HEXES:Hexes_Unity\|conversorHex7Seg:Conversor0\"" {  } { { "HEXES.vhd" "Conversor0" { Text "C:/Descomp/Relogio_restored_teste/HEXES.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverVGA driverVGA:driverVGA " "Elaborating entity \"driverVGA\" for hierarchy \"driverVGA:driverVGA\"" {  } { { "Relogio.vhd" "driverVGA" { Text "C:/Descomp/Relogio_restored_teste/Relogio.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceVGA driverVGA:driverVGA\|interfaceVGA:interface " "Elaborating entity \"interfaceVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "interface" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl " "Elaborating entity \"controladorVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "ctrl" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorCaracteres driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen " "Elaborating entity \"geradorCaracteres\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "charGen" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "caracRAM" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216468 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp simple_dual_port_ram_dual_clock.vhd(37) " "VHDL Variable Declaration warning at simple_dual_port_ram_dual_clock.vhd(37): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/simple_dual_port_ram_dual_clock.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698695216469 "|Relogio|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROMVGA driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM " "Elaborating entity \"memoriaROMVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "colorRAM" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROMcaracteres driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM A:size32x32 " "Elaborating entity \"ROMcaracteres\" using architecture \"A:size32x32\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "\\tipoROM:caracROM" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216485 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "charRom ROMCaracteres.vhd(46) " "VHDL Signal Declaration warning at ROMCaracteres.vhd(46): used implicit default value for signal \"charRom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698695216489 "|Relogio|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel " "Elaborating entity \"muxGenerico\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "muxPixel" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcMemAddr driverVGA:driverVGA\|calcMemAddr:CalcMemAddr " "Elaborating entity \"calcMemAddr\" for hierarchy \"driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "CalcMemAddr" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A " "Elaborating entity \"somadorGenerico\" for hierarchy \"driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "CalcPosVIDEO_A" { Text "C:/Descomp/Relogio_restored_teste/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695216513 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\|saida_MUX" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1_simples.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698695216735 "|Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|muxGenerico2x1_simples:MUX4|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1698695216735 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred dual-clock RAM node \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698695216861 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM " "RAM logic \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROMVGA.vhd" "memROM" { Text "C:/Descomp/Relogio_restored_teste/memoriaROMVGA.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698695216861 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Descomp/Relogio_restored_teste/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698695216861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Processador:Processor\|bancoRegistradoresArqRegMem:REGS\|registrador " "RAM logic \"Processador:Processor\|bancoRegistradoresArqRegMem:REGS\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Descomp/Relogio_restored_teste/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698695216861 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698695216861 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "211 512 0 1 1 " "211 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "301 511 " "Addresses ranging from 301 to 511 are not initialized" {  } { { "C:/Descomp/Relogio_restored_teste/rom.mif" "" { Text "C:/Descomp/Relogio_restored_teste/rom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1698695216907 ""}  } { { "C:/Descomp/Relogio_restored_teste/rom.mif" "" { Text "C:/Descomp/Relogio_restored_teste/rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1698695216907 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[7\]\" " "Converted tri-state node \"entrada_DATA\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[6\]\" " "Converted tri-state node \"entrada_DATA\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[5\]\" " "Converted tri-state node \"entrada_DATA\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[4\]\" " "Converted tri-state node \"entrada_DATA\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[3\]\" " "Converted tri-state node \"entrada_DATA\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[2\]\" " "Converted tri-state node \"entrada_DATA\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[1\]\" " "Converted tri-state node \"entrada_DATA\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[0\]\" " "Converted tri-state node \"entrada_DATA\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio_restored_teste/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698695216913 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1698695216913 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter INIT_FILE set to db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698695217876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698695217876 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698695217876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695218023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698695218023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698695218023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udq1 " "Found entity 1: altsyncram_udq1" {  } { { "db/altsyncram_udq1.tdf" "" { Text "C:/Descomp/Relogio_restored_teste/db/altsyncram_udq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698695218080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695218080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698695219410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698695221389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698695221629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698695221629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1755 " "Implemented 1755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698695221784 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698695221784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1665 " "Implemented 1665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698695221784 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698695221784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698695221784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698695221807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 16:47:01 2023 " "Processing ended: Mon Oct 30 16:47:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698695221807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698695221807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698695221807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698695221807 ""}
