<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_294_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68" VARIABLE="add_ln68" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln68_fu_300_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68" VARIABLE="icmp_ln68" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_566_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_534_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_1" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_502_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_2" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_464_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_3" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_4_fu_426_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_4" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_5_fu_394_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_5" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_6_fu_356_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_6" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_7_fu_322_p2" SOURCE="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70" VARIABLE="add_ln70_7" MODULE="setup_joint_aie_Pipeline_VITIS_LOOP_68_1" LOOP="VITIS_LOOP_68_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="setup_joint_aie" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="setup_joint_aie" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
