
*** Running vivado
    with args -log cpu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cpu.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: link_design -top cpu -part xc7a35tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'u_ram/your_instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1140.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ram/your_instance_name UUID: 70a10796-648b-5df7-84c7-fe8b20824716 
INFO: [Chipscope 16-324] Core: your_instance_name UUID: c43761e0-c036-5039-8c69-07a263a83e64 
Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ram/your_instance_name/inst'
Finished Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ram/your_instance_name/inst'
Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'u_ram/your_instance_name/inst'
Finished Parsing XDC File [e:/fpga/xilinx/CPU/cpu/cpu.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'u_ram/your_instance_name/inst'
Parsing XDC File [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clock_halt_en'. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1140.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 284 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances

12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.594 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1140.594 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1106cb685

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.562 ; gain = 525.969

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 421b11c2c87d6520.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [e:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/.Xil/Vivado-30292-LAPTOP-1D04QTQ2/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1937.547 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15112c19f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.547 ; gain = 45.535

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a464fb44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 155bd43ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12ff389b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Sweep, 1439 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_clock/cpu_clock_n_OBUF_BUFG_inst to drive 61 load(s) on clock net u_clock/cpu_clock_n_OBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: efca20f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: efca20f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: cdd0e05f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              28  |                                             84  |
|  Constant propagation         |               0  |              32  |                                             51  |
|  Sweep                        |               9  |              88  |                                           1439  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1937.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16c1693bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.547 ; gain = 45.535

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1c6811a5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2026.445 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c6811a5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.445 ; gain = 88.898

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c6811a5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2026.445 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2026.445 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c5911a13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2026.445 ; gain = 885.852
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_drc_opted.rpt -pb cpu_drc_opted.pb -rpx cpu_drc_opted.rpx
Command: report_drc -file cpu_drc_opted.rpt -pb cpu_drc_opted.pb -rpx cpu_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8f7e3ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2026.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bf20c7ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28f329fac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28f329fac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 28f329fac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24bbe2b39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a7539b21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 238 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 91 nets or cells. Created 0 new cell, deleted 91 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.445 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             91  |                    91  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             91  |                    91  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 24ef79db7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1b34f6f31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b34f6f31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c32db4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20f42c368

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e088b4f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2345e3a4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fda7b0d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15915ded9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1acec5973

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1acec5973

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 195d4e7ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.256 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ccc31d15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 190ab095a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 195d4e7ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.256. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e6e97470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e6e97470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e6e97470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e6e97470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2026.445 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14ae8ef08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
Ending Placer Task | Checksum: 128114dce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cpu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_placed.rpt -pb cpu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2026.445 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2026.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 95ab00f9 ConstDB: 0 ShapeSum: 92664cd5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2d71f02d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.957 ; gain = 61.512
Post Restoration Checksum: NetGraph: 1cdecdbc NumContArr: 10932271 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2d71f02d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.973 ; gain = 61.527

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2d71f02d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.000 ; gain = 67.555

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2d71f02d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.000 ; gain = 67.555
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dc49df2e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.305 ; gain = 78.859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.274 | TNS=0.000  | WHS=-0.171 | THS=-29.715|

Phase 2 Router Initialization | Checksum: 13479c7e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.039 ; gain = 84.594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104919 %
  Global Horizontal Routing Utilization  = 0.0549193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9124
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9015
  Number of Partially Routed Nets     = 109
  Number of Node Overlaps             = 210


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13479c7e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.504 ; gain = 86.059
Phase 3 Initial Routing | Checksum: 216a81f2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.874 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 159782dc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.874 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26566db9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059
Phase 4 Rip-up And Reroute | Checksum: 26566db9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26566db9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26566db9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059
Phase 5 Delay and Skew Optimization | Checksum: 26566db9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b92174e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.956 | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28f0fe196

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059
Phase 6 Post Hold Fix | Checksum: 28f0fe196

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.74233 %
  Global Horizontal Routing Utilization  = 3.11452 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a492bd67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.504 ; gain = 86.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a492bd67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2113.180 ; gain = 86.734

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1378f61ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2113.180 ; gain = 86.734

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.956 | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1378f61ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2113.180 ; gain = 86.734
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2113.180 ; gain = 86.734

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2113.180 ; gain = 86.734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 2129.754 ; gain = 16.574
INFO: [Common 17-1381] The checkpoint 'E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_drc_routed.rpt -pb cpu_drc_routed.pb -rpx cpu_drc_routed.rpx
Command: report_drc -file cpu_drc_routed.rpt -pb cpu_drc_routed.pb -rpx cpu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpu_methodology_drc_routed.rpt -pb cpu_methodology_drc_routed.pb -rpx cpu_methodology_drc_routed.rpx
Command: report_methodology -file cpu_methodology_drc_routed.rpt -pb cpu_methodology_drc_routed.pb -rpx cpu_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/fpga/xilinx/CPU/cpu/cpu.runs/impl_1/cpu_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
Command: report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clksys_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/fpga/xilinx/CPU/cpu/cpu.srcs/constrs_1/new/pin.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cpu_route_status.rpt -pb cpu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpu_bus_skew_routed.rpt -pb cpu_bus_skew_routed.pb -rpx cpu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force cpu.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net u_command_reg/sys_rst_n_0 is a gated clock net sourced by a combinational pin u_command_reg/ram_auto_address_reg[3]_LDC_i_1/O, cell u_command_reg/ram_auto_address_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_command_reg/sys_rst_n_2 is a gated clock net sourced by a combinational pin u_command_reg/ram_auto_address_reg[2]_LDC_i_1/O, cell u_command_reg/ram_auto_address_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_command_reg/sys_rst_n_4 is a gated clock net sourced by a combinational pin u_command_reg/ram_auto_address_reg[1]_LDC_i_1/O, cell u_command_reg/ram_auto_address_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_command_reg/sys_rst_n_6 is a gated clock net sourced by a combinational pin u_command_reg/ram_auto_address_reg[0]_LDC_i_1/O, cell u_command_reg/ram_auto_address_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ram/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 29 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9039552 bits.
Writing bitstream ./cpu.bit...
Writing bitstream ./cpu.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2628.277 ; gain = 465.500
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 13:40:48 2024...
