

================================================================
== Vivado HLS Report for 'Efficient_Cor'
================================================================
* Date:           Tue Aug 29 16:06:00 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Efficient_Parallel_Correlator_HLS
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1464|  1464|  1465|  1465|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_Stage_8_8D_fu_250   |Stage_8_8D   |  193|  193|  193|  193|   none  |
        |grp_Stage_8_4D_fu_264   |Stage_8_4D   |   58|   58|   58|   58|   none  |
        |grp_Stage_8_32D_fu_280  |Stage_8_32D  |  577|  577|  577|  577|   none  |
        |grp_Stage_8_16D_fu_290  |Stage_8_16D  |  321|  321|  321|  321|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_buf_cor_1D_a  |    7|    7|         1|          -|          -|     8|    no    |
        |- Stage_8_1D_N_LOOP    |   49|   49|         7|          -|          -|     7|    no    |
        |- Stage_8_2D_N_LOOP    |   42|   42|         7|          -|          -|     6|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        3|     14|    2294|    1972|
|Memory           |        2|      -|     384|      24|
|Multiplexer      |        -|      -|       -|     244|
|Register         |        -|      -|     350|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        5|     14|    3028|    2258|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Efficient_Cor_fsubkb_x_U18  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    |Efficient_Cor_fsubkb_x_U19  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    |grp_Stage_8_16D_fu_290      |Stage_8_16D           |        1|      2|  365|  314|
    |grp_Stage_8_32D_fu_280      |Stage_8_32D           |        1|      2|  367|  323|
    |grp_Stage_8_4D_fu_264       |Stage_8_4D            |        0|      2|  486|  350|
    |grp_Stage_8_8D_fu_250       |Stage_8_8D            |        1|      4|  622|  557|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        3|     14| 2294| 1972|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buf_cor_8D_a_U   |Efficient_Cor_bufeOg  |        0|  64|   4|     8|   32|     1|          256|
    |buf_cor_8D_b_U   |Efficient_Cor_buffYi  |        0|  64|   4|     8|   32|     1|          256|
    |buf_cor_2D_a_U   |Efficient_Cor_bufg8j  |        2|   0|   0|     8|   32|     1|          256|
    |buf_cor_4D_a_U   |Efficient_Cor_bufhbi  |        0|  64|   4|     8|   32|     1|          256|
    |buf_cor_16D_a_U  |Efficient_Cor_bufhbi  |        0|  64|   4|     8|   32|     1|          256|
    |buf_cor_32D_a_U  |Efficient_Cor_bufhbi  |        0|  64|   4|     8|   32|     1|          256|
    |buf_cor_1D_a_U   |Efficient_Cor_bufkbM  |        0|  64|   4|     8|   32|     1|          256|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        2| 384|  24|    56|  224|     7|         1792|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_414_p2           |     +    |      0|  0|   3|           3|           1|
    |i_fu_370_p2             |     +    |      0|  0|   3|           3|           1|
    |indvarinc_fu_336_p2     |     +    |      0|  0|   3|           3|           1|
    |sum_i_fu_420_p2         |     +    |      0|  0|   3|           3|           2|
    |exitcond1_i7_fu_408_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond1_i_fu_364_p2   |   icmp   |      0|  0|   2|           3|           2|
    |tmp_fu_342_p2           |   icmp   |      0|  0|   2|           3|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  18|          21|          12|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |Gol_a_address0                  |   3|          3|    3|          9|
    |Gol_b_address0                  |   3|          3|    3|          9|
    |ap_NS_fsm                       |  66|         38|    1|         38|
    |buf_cor_16D_a_address0          |   3|          3|    3|          9|
    |buf_cor_16D_a_ce0               |   1|          3|    1|          3|
    |buf_cor_16D_a_we0               |   1|          2|    1|          2|
    |buf_cor_1D_a_address0           |   3|          5|    3|         15|
    |buf_cor_1D_a_ce0                |   1|          3|    1|          3|
    |buf_cor_1D_a_d0                 |  32|          3|   32|         96|
    |buf_cor_2D_a_address0           |   3|          4|    3|         12|
    |buf_cor_2D_a_address1           |   3|          3|    3|          9|
    |buf_cor_2D_a_ce0                |   1|          3|    1|          3|
    |buf_cor_2D_a_ce1                |   1|          3|    1|          3|
    |buf_cor_32D_a_address0          |   3|          3|    3|          9|
    |buf_cor_32D_a_ce0               |   1|          3|    1|          3|
    |buf_cor_32D_a_we0               |   1|          2|    1|          2|
    |buf_cor_4D_a_address0           |   3|          3|    3|          9|
    |buf_cor_4D_a_ce0                |   1|          3|    1|          3|
    |buf_cor_4D_a_we0                |   1|          2|    1|          2|
    |buf_cor_8D_a_address0           |   3|          5|    3|         15|
    |buf_cor_8D_a_address1           |   3|          4|    3|         12|
    |buf_cor_8D_a_ce0                |   1|          3|    1|          3|
    |buf_cor_8D_a_we0                |   1|          2|    1|          2|
    |grp_Stage_8_8D_fu_250_buf_a_q0  |  32|          3|   32|         96|
    |grp_fu_300_p0                   |  32|          5|   32|        160|
    |grp_fu_300_p1                   |  32|          4|   32|        128|
    |i_i6_reg_239                    |   3|          2|    3|          6|
    |i_i_reg_228                     |   3|          2|    3|          6|
    |invdar_reg_217                  |   3|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 244|        124|  179|        673|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Gol_b_load_1_reg_477                    |  32|   0|   32|          0|
    |ap_CS_fsm                               |  37|   0|   37|          0|
    |ap_reg_grp_Stage_8_16D_fu_290_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Stage_8_32D_fu_280_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Stage_8_4D_fu_264_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_Stage_8_8D_fu_250_ap_start   |   1|   0|    1|          0|
    |dff_1D                                  |  32|   0|   32|          0|
    |dff_2D_0                                |  32|   0|   32|          0|
    |dff_2D_1                                |  32|   0|   32|          0|
    |i_4_reg_500                             |   3|   0|    3|          0|
    |i_cast_reg_467                          |   3|   0|   32|         29|
    |i_i6_reg_239                            |   3|   0|    3|          0|
    |i_i_reg_228                             |   3|   0|    3|          0|
    |i_reg_457                               |   3|   0|    3|          0|
    |invdar_reg_217                          |   3|   0|    3|          0|
    |reg_308                                 |  32|   0|   32|          0|
    |reg_313                                 |  32|   0|   32|          0|
    |reg_319                                 |  32|   0|   32|          0|
    |reg_325                                 |  32|   0|   32|          0|
    |sum_i_cast_reg_510                      |   3|   0|   32|         29|
    |tmp_i5_reg_492                          |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 350|   0|  408|         58|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Efficient_Cor | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Efficient_Cor | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Efficient_Cor | return value |
|ap_done         | out |    1| ap_ctrl_hs | Efficient_Cor | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Efficient_Cor | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Efficient_Cor | return value |
|Gol_a_address0  | out |    3|  ap_memory |     Gol_a     |     array    |
|Gol_a_ce0       | out |    1|  ap_memory |     Gol_a     |     array    |
|Gol_a_q0        |  in |   32|  ap_memory |     Gol_a     |     array    |
|Gol_b_address0  | out |    3|  ap_memory |     Gol_b     |     array    |
|Gol_b_ce0       | out |    1|  ap_memory |     Gol_b     |     array    |
|Gol_b_q0        |  in |   32|  ap_memory |     Gol_b     |     array    |
|Gor_a_address0  | out |    3|  ap_memory |     Gor_a     |     array    |
|Gor_a_ce0       | out |    1|  ap_memory |     Gor_a     |     array    |
|Gor_a_we0       | out |    1|  ap_memory |     Gor_a     |     array    |
|Gor_a_d0        | out |   32|  ap_memory |     Gor_a     |     array    |
|Gor_b_address0  | out |    3|  ap_memory |     Gor_b     |     array    |
|Gor_b_ce0       | out |    1|  ap_memory |     Gor_b     |     array    |
|Gor_b_we0       | out |    1|  ap_memory |     Gor_b     |     array    |
|Gor_b_d0        | out |   32|  ap_memory |     Gor_b     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

