<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>devLib2: VME CSR Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">devLib2
   &#160;<span id="projectnumber">2.11</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">VME CSR Register Definitions</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga78b70aaab39bff693c94625af08fa880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga78b70aaab39bff693c94625af08fa880">CR_ROM_CHECKSUM</a>&#160;&#160;&#160;0x0003</td></tr>
<tr class="memdesc:ga78b70aaab39bff693c94625af08fa880"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit checksum of Configuration ROM space  <a href="#ga78b70aaab39bff693c94625af08fa880">More...</a><br /></td></tr>
<tr class="separator:ga78b70aaab39bff693c94625af08fa880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c76aeb08383507ba538eab1e580568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga45c76aeb08383507ba538eab1e580568">CR_ROM_LENGTH</a>&#160;&#160;&#160;0x0007</td></tr>
<tr class="memdesc:ga45c76aeb08383507ba538eab1e580568"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in Configuration ROM to checksum.  <a href="#ga45c76aeb08383507ba538eab1e580568">More...</a><br /></td></tr>
<tr class="separator:ga45c76aeb08383507ba538eab1e580568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8137bb5edc9608a733b82f7040aaa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga2e8137bb5edc9608a733b82f7040aaa6">CR_DATA_ACCESS_WIDTH</a>&#160;&#160;&#160;0x0013</td></tr>
<tr class="memdesc:ga2e8137bb5edc9608a733b82f7040aaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration ROM area (CR) data access method.  <a href="#ga2e8137bb5edc9608a733b82f7040aaa6">More...</a><br /></td></tr>
<tr class="separator:ga2e8137bb5edc9608a733b82f7040aaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca422c548f2f3e1de6ee75a605c2b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaca422c548f2f3e1de6ee75a605c2b16b">CSR_DATA_ACCESS_WIDTH</a>&#160;&#160;&#160;0x0017</td></tr>
<tr class="memdesc:gaca422c548f2f3e1de6ee75a605c2b16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/Status Reg area (CSR) data access method.  <a href="#gaca422c548f2f3e1de6ee75a605c2b16b">More...</a><br /></td></tr>
<tr class="separator:gaca422c548f2f3e1de6ee75a605c2b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f39b7443fb34de4da5d2f448d85de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaa4f39b7443fb34de4da5d2f448d85de5">CR_SPACE_ID</a>&#160;&#160;&#160;0x001B</td></tr>
<tr class="memdesc:gaa4f39b7443fb34de4da5d2f448d85de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR/CSR space ID (VME64, VME64X, etc).  <a href="#gaa4f39b7443fb34de4da5d2f448d85de5">More...</a><br /></td></tr>
<tr class="separator:gaa4f39b7443fb34de4da5d2f448d85de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd11f8cff8e13bd1ade89b932062fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga7dd11f8cff8e13bd1ade89b932062fee">CR_ASCII_C</a>&#160;&#160;&#160;0x001F</td></tr>
<tr class="memdesc:ga7dd11f8cff8e13bd1ade89b932062fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ASCII "C" (identifies this as CR space)  <a href="#ga7dd11f8cff8e13bd1ade89b932062fee">More...</a><br /></td></tr>
<tr class="separator:ga7dd11f8cff8e13bd1ade89b932062fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3f0156acb53d07b9bac4e2fc32feb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gadf3f0156acb53d07b9bac4e2fc32feb3">CR_ASCII_R</a>&#160;&#160;&#160;0x0023</td></tr>
<tr class="memdesc:gadf3f0156acb53d07b9bac4e2fc32feb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ASCII "R" (identifies this as CR space)  <a href="#gadf3f0156acb53d07b9bac4e2fc32feb3">More...</a><br /></td></tr>
<tr class="separator:gadf3f0156acb53d07b9bac4e2fc32feb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d858d6e2a49ebd5f575adfd110ff2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga5d858d6e2a49ebd5f575adfd110ff2a0">CR_IEEE_OUI</a>&#160;&#160;&#160;0x0027</td></tr>
<tr class="memdesc:ga5d858d6e2a49ebd5f575adfd110ff2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IEEE Organizationally Unique Identifier (OUI)  <a href="#ga5d858d6e2a49ebd5f575adfd110ff2a0">More...</a><br /></td></tr>
<tr class="separator:ga5d858d6e2a49ebd5f575adfd110ff2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48da8acb5c04f0cd54ed93af4174ce01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga48da8acb5c04f0cd54ed93af4174ce01">CR_IEEE_OUI_BYTES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga48da8acb5c04f0cd54ed93af4174ce01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in manufacturer's OUI.  <a href="#ga48da8acb5c04f0cd54ed93af4174ce01">More...</a><br /></td></tr>
<tr class="separator:ga48da8acb5c04f0cd54ed93af4174ce01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467c631e793dfa1a44ccd862c5cbe92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga467c631e793dfa1a44ccd862c5cbe92b">CR_BOARD_ID</a>&#160;&#160;&#160;0x0033</td></tr>
<tr class="memdesc:ga467c631e793dfa1a44ccd862c5cbe92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manufacturer's board ID.  <a href="#ga467c631e793dfa1a44ccd862c5cbe92b">More...</a><br /></td></tr>
<tr class="separator:ga467c631e793dfa1a44ccd862c5cbe92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff683b18f7864d5a8824a38032062a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gab8ff683b18f7864d5a8824a38032062a">CR_BOARD_ID_BYTES</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab8ff683b18f7864d5a8824a38032062a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in manufacturer's OUI.  <a href="#gab8ff683b18f7864d5a8824a38032062a">More...</a><br /></td></tr>
<tr class="separator:gab8ff683b18f7864d5a8824a38032062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a8d1fdef4d24cdcb0b64d104385e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaa2a8d1fdef4d24cdcb0b64d104385e3d">CR_REVISION_ID</a>&#160;&#160;&#160;0x0043</td></tr>
<tr class="memdesc:gaa2a8d1fdef4d24cdcb0b64d104385e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manufacturer's board revision ID.  <a href="#gaa2a8d1fdef4d24cdcb0b64d104385e3d">More...</a><br /></td></tr>
<tr class="separator:gaa2a8d1fdef4d24cdcb0b64d104385e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0469d342e3d0884fb946bfda7565748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gab0469d342e3d0884fb946bfda7565748">CR_REVISION_ID_BYTES</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab0469d342e3d0884fb946bfda7565748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in board revision ID.  <a href="#gab0469d342e3d0884fb946bfda7565748">More...</a><br /></td></tr>
<tr class="separator:gab0469d342e3d0884fb946bfda7565748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2620a387a51cd7f31914dfd5e1a47700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga2620a387a51cd7f31914dfd5e1a47700">CR_ASCII_STRING</a>&#160;&#160;&#160;0x0053</td></tr>
<tr class="memdesc:ga2620a387a51cd7f31914dfd5e1a47700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to ASCII string (manufacturer-specific)  <a href="#ga2620a387a51cd7f31914dfd5e1a47700">More...</a><br /></td></tr>
<tr class="separator:ga2620a387a51cd7f31914dfd5e1a47700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7221ae9a16874611def41bb948d63fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gae7221ae9a16874611def41bb948d63fe">CR_PROGRAM_ID</a>&#160;&#160;&#160;0x007F</td></tr>
<tr class="memdesc:gae7221ae9a16874611def41bb948d63fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program ID code for CR space.  <a href="#gae7221ae9a16874611def41bb948d63fe">More...</a><br /></td></tr>
<tr class="separator:gae7221ae9a16874611def41bb948d63fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01531ec3463cbef0378e213267ff4cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga01531ec3463cbef0378e213267ff4cfc">CR_BEG_UCR</a>&#160;&#160;&#160;0x0083</td></tr>
<tr class="memdesc:ga01531ec3463cbef0378e213267ff4cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to start of manufacturer-defined CR space.  <a href="#ga01531ec3463cbef0378e213267ff4cfc">More...</a><br /></td></tr>
<tr class="separator:ga01531ec3463cbef0378e213267ff4cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a657795243778b1bb688cd4fe5b0b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4a657795243778b1bb688cd4fe5b0b47">CR_END_UCR</a>&#160;&#160;&#160;0x008F</td></tr>
<tr class="memdesc:ga4a657795243778b1bb688cd4fe5b0b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to end of manufacturer-defined CR space.  <a href="#ga4a657795243778b1bb688cd4fe5b0b47">More...</a><br /></td></tr>
<tr class="separator:ga4a657795243778b1bb688cd4fe5b0b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0ecdd2716abb93b41775582155dc54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga8a0ecdd2716abb93b41775582155dc54">CR_BEG_UCSR_BYTES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga8a0ecdd2716abb93b41775582155dc54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in User CSR starting offset.  <a href="#ga8a0ecdd2716abb93b41775582155dc54">More...</a><br /></td></tr>
<tr class="separator:ga8a0ecdd2716abb93b41775582155dc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab397e614ebf47fd8b30de7ccc2473a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gab397e614ebf47fd8b30de7ccc2473a8d">CR_BEG_CRAM</a>&#160;&#160;&#160;0x009B</td></tr>
<tr class="memdesc:gab397e614ebf47fd8b30de7ccc2473a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to start of Configuration RAM (CRAM) space.  <a href="#gab397e614ebf47fd8b30de7ccc2473a8d">More...</a><br /></td></tr>
<tr class="separator:gab397e614ebf47fd8b30de7ccc2473a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37cabd6994ebe78f934e87633abfb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaf37cabd6994ebe78f934e87633abfb9f">CR_END_CRAM</a>&#160;&#160;&#160;0x00A7</td></tr>
<tr class="memdesc:gaf37cabd6994ebe78f934e87633abfb9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to end of Configuration RAM (CRAM) space.  <a href="#gaf37cabd6994ebe78f934e87633abfb9f">More...</a><br /></td></tr>
<tr class="separator:gaf37cabd6994ebe78f934e87633abfb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda22f9cb96a560ca9e2b908b58d1e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gadda22f9cb96a560ca9e2b908b58d1e1c">CR_BEG_UCSR</a>&#160;&#160;&#160;0x00B3</td></tr>
<tr class="memdesc:gadda22f9cb96a560ca9e2b908b58d1e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to start of manufacturer-defined CSR space.  <a href="#gadda22f9cb96a560ca9e2b908b58d1e1c">More...</a><br /></td></tr>
<tr class="separator:gadda22f9cb96a560ca9e2b908b58d1e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a3d0c31c004579ba13f81d4a61353f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gac0a3d0c31c004579ba13f81d4a61353f">CR_END_UCSR</a>&#160;&#160;&#160;0x00BF</td></tr>
<tr class="memdesc:gac0a3d0c31c004579ba13f81d4a61353f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to end of manufacturer-defined CSR space.  <a href="#gac0a3d0c31c004579ba13f81d4a61353f">More...</a><br /></td></tr>
<tr class="separator:gac0a3d0c31c004579ba13f81d4a61353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf880028034784019fabe490633541c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaf880028034784019fabe490633541c6e">CR_BEG_SN</a>&#160;&#160;&#160;0x00CB</td></tr>
<tr class="memdesc:gaf880028034784019fabe490633541c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to beginning of board serial number.  <a href="#gaf880028034784019fabe490633541c6e">More...</a><br /></td></tr>
<tr class="separator:gaf880028034784019fabe490633541c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2137bac213dfe597bd91f99f6d0f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gadb2137bac213dfe597bd91f99f6d0f8c">CR_END_SN</a>&#160;&#160;&#160;0x00DF</td></tr>
<tr class="memdesc:gadb2137bac213dfe597bd91f99f6d0f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to end of board serial number.  <a href="#gadb2137bac213dfe597bd91f99f6d0f8c">More...</a><br /></td></tr>
<tr class="separator:gadb2137bac213dfe597bd91f99f6d0f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7b32378bd0a360702a73b4c7ebcdf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4b7b32378bd0a360702a73b4c7ebcdf6">CR_SLAVE_CHAR</a>&#160;&#160;&#160;0x00E3</td></tr>
<tr class="memdesc:ga4b7b32378bd0a360702a73b4c7ebcdf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Board's slave-mode characteristics.  <a href="#ga4b7b32378bd0a360702a73b4c7ebcdf6">More...</a><br /></td></tr>
<tr class="separator:ga4b7b32378bd0a360702a73b4c7ebcdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27aad309ed86c31efcd47e5661fa5893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga27aad309ed86c31efcd47e5661fa5893">CR_UD_SLAVE_CHAR</a>&#160;&#160;&#160;0x00E7</td></tr>
<tr class="memdesc:ga27aad309ed86c31efcd47e5661fa5893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manufacturer-defined slave-mode characteristics.  <a href="#ga27aad309ed86c31efcd47e5661fa5893">More...</a><br /></td></tr>
<tr class="separator:ga27aad309ed86c31efcd47e5661fa5893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc67267567a7607fabea0a6dff4526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga53bc67267567a7607fabea0a6dff4526">CR_MASTER_CHAR</a>&#160;&#160;&#160;0x00EB</td></tr>
<tr class="memdesc:ga53bc67267567a7607fabea0a6dff4526"><td class="mdescLeft">&#160;</td><td class="mdescRight">Board's master-mode characteristics.  <a href="#ga53bc67267567a7607fabea0a6dff4526">More...</a><br /></td></tr>
<tr class="separator:ga53bc67267567a7607fabea0a6dff4526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbfecb9027afd2a0886893fa3855757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaacbfecb9027afd2a0886893fa3855757">CR_UD_MASTER_CHAR</a>&#160;&#160;&#160;0x00EF</td></tr>
<tr class="memdesc:gaacbfecb9027afd2a0886893fa3855757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manufacturer-defined master-mode characteristics.  <a href="#gaacbfecb9027afd2a0886893fa3855757">More...</a><br /></td></tr>
<tr class="separator:gaacbfecb9027afd2a0886893fa3855757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88afc57c036689e11f9b82a09d576c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga88afc57c036689e11f9b82a09d576c1e">CR_IRQ_HANDLER_CAP</a>&#160;&#160;&#160;0x00F3</td></tr>
<tr class="memdesc:ga88afc57c036689e11f9b82a09d576c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt levels board can respond to (handle)  <a href="#ga88afc57c036689e11f9b82a09d576c1e">More...</a><br /></td></tr>
<tr class="separator:ga88afc57c036689e11f9b82a09d576c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2f436c0cfd92f23e5ac392ef88ea81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga8f2f436c0cfd92f23e5ac392ef88ea81">CR_IRQ_CAP</a>&#160;&#160;&#160;0x00F7</td></tr>
<tr class="memdesc:ga8f2f436c0cfd92f23e5ac392ef88ea81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt levels board can assert.  <a href="#ga8f2f436c0cfd92f23e5ac392ef88ea81">More...</a><br /></td></tr>
<tr class="separator:ga8f2f436c0cfd92f23e5ac392ef88ea81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde851fe2369a722e7780ca5dac6172c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gacde851fe2369a722e7780ca5dac6172c">CR_CRAM_WIDTH</a>&#160;&#160;&#160;0x00FF</td></tr>
<tr class="memdesc:gacde851fe2369a722e7780ca5dac6172c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration RAM (CRAM) data access method)  <a href="#gacde851fe2369a722e7780ca5dac6172c">More...</a><br /></td></tr>
<tr class="separator:gacde851fe2369a722e7780ca5dac6172c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbbedd9b9bb588b07982e905a24013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga1bbbedd9b9bb588b07982e905a24013b">CR_FN_DAWPR</a>(N)&#160;&#160;&#160;( 0x0103 + (N)*0x04 ) /* N = 0 -&gt; 7 */</td></tr>
<tr class="memdesc:ga1bbbedd9b9bb588b07982e905a24013b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Data Access Width Parameter (DAWPR) regs.  <a href="#ga1bbbedd9b9bb588b07982e905a24013b">More...</a><br /></td></tr>
<tr class="separator:ga1bbbedd9b9bb588b07982e905a24013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0721163b2c9ef8699449820197d4414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga0721163b2c9ef8699449820197d4414d">CR_DAWPR_BYTES</a>&#160;&#160;&#160;1   /* Number of bytes in a DAWPR register         */</td></tr>
<tr class="separator:ga0721163b2c9ef8699449820197d4414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf64a45fcc9f4e0bcec7712735864d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaabf64a45fcc9f4e0bcec7712735864d2">CR_FN_AMCAP</a>(N)&#160;&#160;&#160;( 0x0123 + (N)*0x20 ) /* N = 0 -&gt; 7 */</td></tr>
<tr class="memdesc:gaabf64a45fcc9f4e0bcec7712735864d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Address Mode Capability (AMCAP) registers.  <a href="#gaabf64a45fcc9f4e0bcec7712735864d2">More...</a><br /></td></tr>
<tr class="separator:gaabf64a45fcc9f4e0bcec7712735864d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c677f019100fe44907d4fb61719076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gad3c677f019100fe44907d4fb61719076">CR_AMCAP_BYTES</a>&#160;&#160;&#160;8   /* Number of bytes in an AMCAP register        */</td></tr>
<tr class="separator:gad3c677f019100fe44907d4fb61719076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf136fabe7c2b388d6d82dd35d867263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gacf136fabe7c2b388d6d82dd35d867263">CR_FN_XAMCAP</a>(N)&#160;&#160;&#160;( 0x0223 + (N)*0x80 ) /* N = 0 -&gt; 7 */</td></tr>
<tr class="memdesc:gacf136fabe7c2b388d6d82dd35d867263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Extended Address Mode Cap (XAMCAP) registers.  <a href="#gacf136fabe7c2b388d6d82dd35d867263">More...</a><br /></td></tr>
<tr class="separator:gacf136fabe7c2b388d6d82dd35d867263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c59d501159eb41992f39e6a111c6acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4c59d501159eb41992f39e6a111c6acc">CR_XAMCAP_BYTES</a>&#160;&#160;&#160;32   /* Number of bytes in an XAMCAP register       */</td></tr>
<tr class="separator:ga4c59d501159eb41992f39e6a111c6acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d015a5b43682eab4d07a0cb011efae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4d015a5b43682eab4d07a0cb011efae1">CR_FN_ADEM</a>(N)&#160;&#160;&#160;( 0x0623 + (N)*0x10 ) /* N = 0 -&gt; 7 */</td></tr>
<tr class="memdesc:ga4d015a5b43682eab4d07a0cb011efae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Address Decoder Mask (ADEM) registers.  <a href="#ga4d015a5b43682eab4d07a0cb011efae1">More...</a><br /></td></tr>
<tr class="separator:ga4d015a5b43682eab4d07a0cb011efae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae721e98c9c80aadc88691065e7738590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gae721e98c9c80aadc88691065e7738590">CR_ADEM_BYTES</a>&#160;&#160;&#160;4   /* Number of bytes in an ADEM register         */</td></tr>
<tr class="separator:gae721e98c9c80aadc88691065e7738590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f7f40dd5f565833f027eaba69fa26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga74f7f40dd5f565833f027eaba69fa26e">CR_MASTER_DAWPR</a>&#160;&#160;&#160;0x06AF</td></tr>
<tr class="memdesc:ga74f7f40dd5f565833f027eaba69fa26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Data Access Width Parameter.  <a href="#ga74f7f40dd5f565833f027eaba69fa26e">More...</a><br /></td></tr>
<tr class="separator:ga74f7f40dd5f565833f027eaba69fa26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f29baad16d4e40713d5b8ee7517067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gac3f29baad16d4e40713d5b8ee7517067">CR_MASTER_AMCAP</a>&#160;&#160;&#160;0x06B3</td></tr>
<tr class="memdesc:gac3f29baad16d4e40713d5b8ee7517067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Address Mode Capabilities (8 entries)  <a href="#gac3f29baad16d4e40713d5b8ee7517067">More...</a><br /></td></tr>
<tr class="separator:gac3f29baad16d4e40713d5b8ee7517067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c448b76b4f4f4e5513201443446af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaf9c448b76b4f4f4e5513201443446af9">CR_MASTER_XAMCAP</a>&#160;&#160;&#160;0x06D3</td></tr>
<tr class="memdesc:gaf9c448b76b4f4f4e5513201443446af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Extended Address Mode Capabilities (8 entries)  <a href="#gaf9c448b76b4f4f4e5513201443446af9">More...</a><br /></td></tr>
<tr class="separator:gaf9c448b76b4f4f4e5513201443446af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93928e5db519c32f4bf6c7989690346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga93928e5db519c32f4bf6c7989690346c">CR_SIZE</a>&#160;&#160;&#160;0x0750</td></tr>
<tr class="memdesc:ga93928e5db519c32f4bf6c7989690346c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of CR space (in total bytes)  <a href="#ga93928e5db519c32f4bf6c7989690346c">More...</a><br /></td></tr>
<tr class="separator:ga93928e5db519c32f4bf6c7989690346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4694d2d03fb0630cb25b1ecb4a5bb66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4694d2d03fb0630cb25b1ecb4a5bb66b">CR_BYTES</a>&#160;&#160;&#160;(<a class="el" href="group__vmecsrregs.html#ga93928e5db519c32f4bf6c7989690346c">CR_SIZE</a>&gt;&gt;2)</td></tr>
<tr class="memdesc:ga4694d2d03fb0630cb25b1ecb4a5bb66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in CR space.  <a href="#ga4694d2d03fb0630cb25b1ecb4a5bb66b">More...</a><br /></td></tr>
<tr class="separator:ga4694d2d03fb0630cb25b1ecb4a5bb66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb86ad34f63e4b1ccfea7a88747e63e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gabb86ad34f63e4b1ccfea7a88747e63e9">CSR_BAR</a>&#160;&#160;&#160;0x7ffff</td></tr>
<tr class="memdesc:gabb86ad34f63e4b1ccfea7a88747e63e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address Register (MSB of our CR/CSR address)  <a href="#gabb86ad34f63e4b1ccfea7a88747e63e9">More...</a><br /></td></tr>
<tr class="separator:gabb86ad34f63e4b1ccfea7a88747e63e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbed09bcc80744d04fbfd8b8d4199111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gafbed09bcc80744d04fbfd8b8d4199111">CSR_BIT_SET</a>&#160;&#160;&#160;0x7fffb</td></tr>
<tr class="memdesc:gafbed09bcc80744d04fbfd8b8d4199111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Set Register (writing a 1 sets the control bit)  <a href="#gafbed09bcc80744d04fbfd8b8d4199111">More...</a><br /></td></tr>
<tr class="separator:gafbed09bcc80744d04fbfd8b8d4199111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658d5123f2e8825845d6934d33940b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga658d5123f2e8825845d6934d33940b5e">CSR_BIT_CLEAR</a>&#160;&#160;&#160;0x7fff7</td></tr>
<tr class="memdesc:ga658d5123f2e8825845d6934d33940b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Clear Register (writing a 1 clears the control bit)  <a href="#ga658d5123f2e8825845d6934d33940b5e">More...</a><br /></td></tr>
<tr class="separator:ga658d5123f2e8825845d6934d33940b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fcf2fd433c83c4b51e07896a4c2ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga8fcf2fd433c83c4b51e07896a4c2ea02">CSR_CRAM_OWNER</a>&#160;&#160;&#160;0x7fff3</td></tr>
<tr class="memdesc:ga8fcf2fd433c83c4b51e07896a4c2ea02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration RAM Owner Register (0 = not owned)  <a href="#ga8fcf2fd433c83c4b51e07896a4c2ea02">More...</a><br /></td></tr>
<tr class="separator:ga8fcf2fd433c83c4b51e07896a4c2ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc89d9ef7f93eb187432464cb8aac1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga5dc89d9ef7f93eb187432464cb8aac1b">CSR_UD_BIT_SET</a>&#160;&#160;&#160;0x7ffef</td></tr>
<tr class="memdesc:ga5dc89d9ef7f93eb187432464cb8aac1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-Defined Bit Set Register (for user-defined fns)  <a href="#ga5dc89d9ef7f93eb187432464cb8aac1b">More...</a><br /></td></tr>
<tr class="separator:ga5dc89d9ef7f93eb187432464cb8aac1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553ea791cc7f626ade96e3894447edfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga553ea791cc7f626ade96e3894447edfd">CSR_UD_BIT_CLEAR</a>&#160;&#160;&#160;0x7ffeb</td></tr>
<tr class="memdesc:ga553ea791cc7f626ade96e3894447edfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-Defined Bit Clear Register (for user-defined fns)  <a href="#ga553ea791cc7f626ade96e3894447edfd">More...</a><br /></td></tr>
<tr class="separator:ga553ea791cc7f626ade96e3894447edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ccb2e1d14c4f1fcea5b3d27257edce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gac4ccb2e1d14c4f1fcea5b3d27257edce">CSR_FN_ADER</a>(N)&#160;&#160;&#160;(0x7ff63 + (N)*0x10) /* N = 0 -&gt; 7 */</td></tr>
<tr class="memdesc:gac4ccb2e1d14c4f1fcea5b3d27257edce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function N Address Decoder Compare Register (1st byte)  <a href="#gac4ccb2e1d14c4f1fcea5b3d27257edce">More...</a><br /></td></tr>
<tr class="separator:gac4ccb2e1d14c4f1fcea5b3d27257edce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c3818474cb39f9f28b3b5228fc1754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga36c3818474cb39f9f28b3b5228fc1754">CSR_ADER_BYTES</a>&#160;&#160;&#160;4   /* Number of bytes in an ADER register            */</td></tr>
<tr class="separator:ga36c3818474cb39f9f28b3b5228fc1754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c56a20d18568bfb7f17c8bb15aa993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gaf5c56a20d18568bfb7f17c8bb15aa993">CSR_BITSET_RESET_MODE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gaf5c56a20d18568bfb7f17c8bb15aa993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module is in reset mode.  <a href="#gaf5c56a20d18568bfb7f17c8bb15aa993">More...</a><br /></td></tr>
<tr class="separator:gaf5c56a20d18568bfb7f17c8bb15aa993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d394e1bf3c5462d2360ebc42cd8f8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga4d394e1bf3c5462d2360ebc42cd8f8d7">CSR_BITSET_SYSFAIL_ENA</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga4d394e1bf3c5462d2360ebc42cd8f8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSFAIL driver is enabled.  <a href="#ga4d394e1bf3c5462d2360ebc42cd8f8d7">More...</a><br /></td></tr>
<tr class="separator:ga4d394e1bf3c5462d2360ebc42cd8f8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cfa40de367b654cf3c6f5bd170e676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga59cfa40de367b654cf3c6f5bd170e676">CSR_BITSET_MODULE_FAIL</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga59cfa40de367b654cf3c6f5bd170e676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module has failed.  <a href="#ga59cfa40de367b654cf3c6f5bd170e676">More...</a><br /></td></tr>
<tr class="separator:ga59cfa40de367b654cf3c6f5bd170e676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9776d22d91f68a1436ee5f79fcb8d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gac9776d22d91f68a1436ee5f79fcb8d16">CSR_BITSET_MODULE_ENA</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gac9776d22d91f68a1436ee5f79fcb8d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module is enabled.  <a href="#gac9776d22d91f68a1436ee5f79fcb8d16">More...</a><br /></td></tr>
<tr class="separator:gac9776d22d91f68a1436ee5f79fcb8d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabaa2dadda5c7e476a3fca430f890ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#gacabaa2dadda5c7e476a3fca430f890ef">CSR_BITSET_BERR</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gacabaa2dadda5c7e476a3fca430f890ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module has asserted a Bus Error.  <a href="#gacabaa2dadda5c7e476a3fca430f890ef">More...</a><br /></td></tr>
<tr class="separator:gacabaa2dadda5c7e476a3fca430f890ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8dd364729c18b1d40f164c8ccc77b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vmecsrregs.html#ga7a8dd364729c18b1d40f164c8ccc77b8">CSR_BITSET_CRAM_OWNED</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga7a8dd364729c18b1d40f164c8ccc77b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRAM is owned.  <a href="#ga7a8dd364729c18b1d40f164c8ccc77b8">More...</a><br /></td></tr>
<tr class="separator:ga7a8dd364729c18b1d40f164c8ccc77b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Common defininitions for registers found in the Configuration Rom (CR) on VME64 and VME64x cards.</p>
<p>These registers are addressed with the CSR address space.</p>
<p>The CR is a little strange in that all values are single bytes (D8), but still have 4 byte spacing. For example the Organizationaly Unique Identifier (OUI) is 3 bytes long. The first byte is offset 0x27, the second is 0x2B, and the third is 0x2F.</p>
<p>The following definitions were originally taken from the mrfEventSystem IOC written by: Jukka Pietarinen (Micro-Research Finland, Oy) Till Straumann (SLAC) Eric Bjorklund (LANSCE)</p>
<p>Corrected against 'The VMEBus Handbook' (Ch 5.6) ISBN 1-885731-08-6 </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae721e98c9c80aadc88691065e7738590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae721e98c9c80aadc88691065e7738590">&#9670;&nbsp;</a></span>CR_ADEM_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ADEM_BYTES&#160;&#160;&#160;4   /* Number of bytes in an ADEM register         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00278">278</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gad3c677f019100fe44907d4fb61719076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c677f019100fe44907d4fb61719076">&#9670;&nbsp;</a></span>CR_AMCAP_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_AMCAP_BYTES&#160;&#160;&#160;8   /* Number of bytes in an AMCAP register        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00268">268</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga7dd11f8cff8e13bd1ade89b932062fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd11f8cff8e13bd1ade89b932062fee">&#9670;&nbsp;</a></span>CR_ASCII_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ASCII_C&#160;&#160;&#160;0x001F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ASCII "C" (identifies this as CR space) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00222">222</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gadf3f0156acb53d07b9bac4e2fc32feb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3f0156acb53d07b9bac4e2fc32feb3">&#9670;&nbsp;</a></span>CR_ASCII_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ASCII_R&#160;&#160;&#160;0x0023</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ASCII "R" (identifies this as CR space) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00223">223</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga2620a387a51cd7f31914dfd5e1a47700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2620a387a51cd7f31914dfd5e1a47700">&#9670;&nbsp;</a></span>CR_ASCII_STRING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ASCII_STRING&#160;&#160;&#160;0x0053</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to ASCII string (manufacturer-specific) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00231">231</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gab397e614ebf47fd8b30de7ccc2473a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab397e614ebf47fd8b30de7ccc2473a8d">&#9670;&nbsp;</a></span>CR_BEG_CRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BEG_CRAM&#160;&#160;&#160;0x009B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to start of Configuration RAM (CRAM) space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00240">240</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaf880028034784019fabe490633541c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf880028034784019fabe490633541c6e">&#9670;&nbsp;</a></span>CR_BEG_SN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BEG_SN&#160;&#160;&#160;0x00CB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to beginning of board serial number. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00246">246</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga01531ec3463cbef0378e213267ff4cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01531ec3463cbef0378e213267ff4cfc">&#9670;&nbsp;</a></span>CR_BEG_UCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BEG_UCR&#160;&#160;&#160;0x0083</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to start of manufacturer-defined CR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00236">236</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gadda22f9cb96a560ca9e2b908b58d1e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda22f9cb96a560ca9e2b908b58d1e1c">&#9670;&nbsp;</a></span>CR_BEG_UCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BEG_UCSR&#160;&#160;&#160;0x00B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to start of manufacturer-defined CSR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00243">243</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga8a0ecdd2716abb93b41775582155dc54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a0ecdd2716abb93b41775582155dc54">&#9670;&nbsp;</a></span>CR_BEG_UCSR_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BEG_UCSR_BYTES&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in User CSR starting offset. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00238">238</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga467c631e793dfa1a44ccd862c5cbe92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga467c631e793dfa1a44ccd862c5cbe92b">&#9670;&nbsp;</a></span>CR_BOARD_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BOARD_ID&#160;&#160;&#160;0x0033</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manufacturer's board ID. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00227">227</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gab8ff683b18f7864d5a8824a38032062a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ff683b18f7864d5a8824a38032062a">&#9670;&nbsp;</a></span>CR_BOARD_ID_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BOARD_ID_BYTES&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in manufacturer's OUI. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00228">228</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4694d2d03fb0630cb25b1ecb4a5bb66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4694d2d03fb0630cb25b1ecb4a5bb66b">&#9670;&nbsp;</a></span>CR_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BYTES&#160;&#160;&#160;(<a class="el" href="group__vmecsrregs.html#ga93928e5db519c32f4bf6c7989690346c">CR_SIZE</a>&gt;&gt;2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in CR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00288">288</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gacde851fe2369a722e7780ca5dac6172c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde851fe2369a722e7780ca5dac6172c">&#9670;&nbsp;</a></span>CR_CRAM_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_CRAM_WIDTH&#160;&#160;&#160;0x00FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration RAM (CRAM) data access method) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00258">258</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga2e8137bb5edc9608a733b82f7040aaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e8137bb5edc9608a733b82f7040aaa6">&#9670;&nbsp;</a></span>CR_DATA_ACCESS_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DATA_ACCESS_WIDTH&#160;&#160;&#160;0x0013</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration ROM area (CR) data access method. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00218">218</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga0721163b2c9ef8699449820197d4414d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0721163b2c9ef8699449820197d4414d">&#9670;&nbsp;</a></span>CR_DAWPR_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DAWPR_BYTES&#160;&#160;&#160;1   /* Number of bytes in a DAWPR register         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00263">263</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaf37cabd6994ebe78f934e87633abfb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37cabd6994ebe78f934e87633abfb9f">&#9670;&nbsp;</a></span>CR_END_CRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_END_CRAM&#160;&#160;&#160;0x00A7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to end of Configuration RAM (CRAM) space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00241">241</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gadb2137bac213dfe597bd91f99f6d0f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb2137bac213dfe597bd91f99f6d0f8c">&#9670;&nbsp;</a></span>CR_END_SN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_END_SN&#160;&#160;&#160;0x00DF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to end of board serial number. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00247">247</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4a657795243778b1bb688cd4fe5b0b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a657795243778b1bb688cd4fe5b0b47">&#9670;&nbsp;</a></span>CR_END_UCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_END_UCR&#160;&#160;&#160;0x008F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to end of manufacturer-defined CR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00237">237</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gac0a3d0c31c004579ba13f81d4a61353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a3d0c31c004579ba13f81d4a61353f">&#9670;&nbsp;</a></span>CR_END_UCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_END_UCSR&#160;&#160;&#160;0x00BF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset to end of manufacturer-defined CSR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00244">244</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4d015a5b43682eab4d07a0cb011efae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d015a5b43682eab4d07a0cb011efae1">&#9670;&nbsp;</a></span>CR_FN_ADEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FN_ADEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;( 0x0623 + (N)*0x10 ) /* N = 0 -&gt; 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Address Decoder Mask (ADEM) registers. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00275">275</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaabf64a45fcc9f4e0bcec7712735864d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf64a45fcc9f4e0bcec7712735864d2">&#9670;&nbsp;</a></span>CR_FN_AMCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FN_AMCAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;( 0x0123 + (N)*0x20 ) /* N = 0 -&gt; 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Address Mode Capability (AMCAP) registers. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00265">265</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga1bbbedd9b9bb588b07982e905a24013b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bbbedd9b9bb588b07982e905a24013b">&#9670;&nbsp;</a></span>CR_FN_DAWPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FN_DAWPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;( 0x0103 + (N)*0x04 ) /* N = 0 -&gt; 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Data Access Width Parameter (DAWPR) regs. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00260">260</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gacf136fabe7c2b388d6d82dd35d867263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf136fabe7c2b388d6d82dd35d867263">&#9670;&nbsp;</a></span>CR_FN_XAMCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FN_XAMCAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;( 0x0223 + (N)*0x80 ) /* N = 0 -&gt; 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Extended Address Mode Cap (XAMCAP) registers. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00270">270</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga5d858d6e2a49ebd5f575adfd110ff2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d858d6e2a49ebd5f575adfd110ff2a0">&#9670;&nbsp;</a></span>CR_IEEE_OUI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_IEEE_OUI&#160;&#160;&#160;0x0027</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IEEE Organizationally Unique Identifier (OUI) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00225">225</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga48da8acb5c04f0cd54ed93af4174ce01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48da8acb5c04f0cd54ed93af4174ce01">&#9670;&nbsp;</a></span>CR_IEEE_OUI_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_IEEE_OUI_BYTES&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in manufacturer's OUI. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00226">226</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga8f2f436c0cfd92f23e5ac392ef88ea81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2f436c0cfd92f23e5ac392ef88ea81">&#9670;&nbsp;</a></span>CR_IRQ_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_IRQ_CAP&#160;&#160;&#160;0x00F7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt levels board can assert. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00256">256</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga88afc57c036689e11f9b82a09d576c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88afc57c036689e11f9b82a09d576c1e">&#9670;&nbsp;</a></span>CR_IRQ_HANDLER_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_IRQ_HANDLER_CAP&#160;&#160;&#160;0x00F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt levels board can respond to (handle) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00255">255</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gac3f29baad16d4e40713d5b8ee7517067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3f29baad16d4e40713d5b8ee7517067">&#9670;&nbsp;</a></span>CR_MASTER_AMCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MASTER_AMCAP&#160;&#160;&#160;0x06B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Address Mode Capabilities (8 entries) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00281">281</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga53bc67267567a7607fabea0a6dff4526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53bc67267567a7607fabea0a6dff4526">&#9670;&nbsp;</a></span>CR_MASTER_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MASTER_CHAR&#160;&#160;&#160;0x00EB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Board's master-mode characteristics. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00252">252</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga74f7f40dd5f565833f027eaba69fa26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74f7f40dd5f565833f027eaba69fa26e">&#9670;&nbsp;</a></span>CR_MASTER_DAWPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MASTER_DAWPR&#160;&#160;&#160;0x06AF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Data Access Width Parameter. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00280">280</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaf9c448b76b4f4f4e5513201443446af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c448b76b4f4f4e5513201443446af9">&#9670;&nbsp;</a></span>CR_MASTER_XAMCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MASTER_XAMCAP&#160;&#160;&#160;0x06D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Extended Address Mode Capabilities (8 entries) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00282">282</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gae7221ae9a16874611def41bb948d63fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7221ae9a16874611def41bb948d63fe">&#9670;&nbsp;</a></span>CR_PROGRAM_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PROGRAM_ID&#160;&#160;&#160;0x007F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program ID code for CR space. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00232">232</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaa2a8d1fdef4d24cdcb0b64d104385e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a8d1fdef4d24cdcb0b64d104385e3d">&#9670;&nbsp;</a></span>CR_REVISION_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_REVISION_ID&#160;&#160;&#160;0x0043</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manufacturer's board revision ID. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00229">229</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gab0469d342e3d0884fb946bfda7565748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0469d342e3d0884fb946bfda7565748">&#9670;&nbsp;</a></span>CR_REVISION_ID_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_REVISION_ID_BYTES&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in board revision ID. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00230">230</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga78b70aaab39bff693c94625af08fa880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b70aaab39bff693c94625af08fa880">&#9670;&nbsp;</a></span>CR_ROM_CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ROM_CHECKSUM&#160;&#160;&#160;0x0003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8-bit checksum of Configuration ROM space </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00216">216</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga45c76aeb08383507ba538eab1e580568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c76aeb08383507ba538eab1e580568">&#9670;&nbsp;</a></span>CR_ROM_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ROM_LENGTH&#160;&#160;&#160;0x0007</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes in Configuration ROM to checksum. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00217">217</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga93928e5db519c32f4bf6c7989690346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93928e5db519c32f4bf6c7989690346c">&#9670;&nbsp;</a></span>CR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_SIZE&#160;&#160;&#160;0x0750</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of CR space (in total bytes) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00287">287</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4b7b32378bd0a360702a73b4c7ebcdf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b7b32378bd0a360702a73b4c7ebcdf6">&#9670;&nbsp;</a></span>CR_SLAVE_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_SLAVE_CHAR&#160;&#160;&#160;0x00E3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Board's slave-mode characteristics. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00249">249</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaa4f39b7443fb34de4da5d2f448d85de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f39b7443fb34de4da5d2f448d85de5">&#9670;&nbsp;</a></span>CR_SPACE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_SPACE_ID&#160;&#160;&#160;0x001B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CR/CSR space ID (VME64, VME64X, etc). </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00220">220</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaacbfecb9027afd2a0886893fa3855757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacbfecb9027afd2a0886893fa3855757">&#9670;&nbsp;</a></span>CR_UD_MASTER_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_UD_MASTER_CHAR&#160;&#160;&#160;0x00EF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manufacturer-defined master-mode characteristics. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00253">253</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga27aad309ed86c31efcd47e5661fa5893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27aad309ed86c31efcd47e5661fa5893">&#9670;&nbsp;</a></span>CR_UD_SLAVE_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_UD_SLAVE_CHAR&#160;&#160;&#160;0x00E7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manufacturer-defined slave-mode characteristics. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00250">250</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4c59d501159eb41992f39e6a111c6acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c59d501159eb41992f39e6a111c6acc">&#9670;&nbsp;</a></span>CR_XAMCAP_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_XAMCAP_BYTES&#160;&#160;&#160;32   /* Number of bytes in an XAMCAP register       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00273">273</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga36c3818474cb39f9f28b3b5228fc1754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c3818474cb39f9f28b3b5228fc1754">&#9670;&nbsp;</a></span>CSR_ADER_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_ADER_BYTES&#160;&#160;&#160;4   /* Number of bytes in an ADER register            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00308">308</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gabb86ad34f63e4b1ccfea7a88747e63e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb86ad34f63e4b1ccfea7a88747e63e9">&#9670;&nbsp;</a></span>CSR_BAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BAR&#160;&#160;&#160;0x7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address Register (MSB of our CR/CSR address) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00296">296</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga658d5123f2e8825845d6934d33940b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga658d5123f2e8825845d6934d33940b5e">&#9670;&nbsp;</a></span>CSR_BIT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BIT_CLEAR&#160;&#160;&#160;0x7fff7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Clear Register (writing a 1 clears the control bit) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00298">298</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gafbed09bcc80744d04fbfd8b8d4199111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbed09bcc80744d04fbfd8b8d4199111">&#9670;&nbsp;</a></span>CSR_BIT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BIT_SET&#160;&#160;&#160;0x7fffb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Set Register (writing a 1 sets the control bit) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00297">297</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gacabaa2dadda5c7e476a3fca430f890ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabaa2dadda5c7e476a3fca430f890ef">&#9670;&nbsp;</a></span>CSR_BITSET_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_BERR&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module has asserted a Bus Error. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00317">317</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga7a8dd364729c18b1d40f164c8ccc77b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a8dd364729c18b1d40f164c8ccc77b8">&#9670;&nbsp;</a></span>CSR_BITSET_CRAM_OWNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_CRAM_OWNED&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRAM is owned. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00318">318</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gac9776d22d91f68a1436ee5f79fcb8d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9776d22d91f68a1436ee5f79fcb8d16">&#9670;&nbsp;</a></span>CSR_BITSET_MODULE_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_MODULE_ENA&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module is enabled. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00316">316</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga59cfa40de367b654cf3c6f5bd170e676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59cfa40de367b654cf3c6f5bd170e676">&#9670;&nbsp;</a></span>CSR_BITSET_MODULE_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_MODULE_FAIL&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module has failed. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00315">315</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaf5c56a20d18568bfb7f17c8bb15aa993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c56a20d18568bfb7f17c8bb15aa993">&#9670;&nbsp;</a></span>CSR_BITSET_RESET_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_RESET_MODE&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module is in reset mode. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00313">313</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga4d394e1bf3c5462d2360ebc42cd8f8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d394e1bf3c5462d2360ebc42cd8f8d7">&#9670;&nbsp;</a></span>CSR_BITSET_SYSFAIL_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BITSET_SYSFAIL_ENA&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SYSFAIL driver is enabled. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00314">314</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga8fcf2fd433c83c4b51e07896a4c2ea02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fcf2fd433c83c4b51e07896a4c2ea02">&#9670;&nbsp;</a></span>CSR_CRAM_OWNER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_CRAM_OWNER&#160;&#160;&#160;0x7fff3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration RAM Owner Register (0 = not owned) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00302">302</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gaca422c548f2f3e1de6ee75a605c2b16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca422c548f2f3e1de6ee75a605c2b16b">&#9670;&nbsp;</a></span>CSR_DATA_ACCESS_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_DATA_ACCESS_WIDTH&#160;&#160;&#160;0x0017</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control/Status Reg area (CSR) data access method. </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00219">219</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="gac4ccb2e1d14c4f1fcea5b3d27257edce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ccb2e1d14c4f1fcea5b3d27257edce">&#9670;&nbsp;</a></span>CSR_FN_ADER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_FN_ADER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;(0x7ff63 + (N)*0x10) /* N = 0 -&gt; 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function N Address Decoder Compare Register (1st byte) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00305">305</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga553ea791cc7f626ade96e3894447edfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga553ea791cc7f626ade96e3894447edfd">&#9670;&nbsp;</a></span>CSR_UD_BIT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_UD_BIT_CLEAR&#160;&#160;&#160;0x7ffeb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-Defined Bit Clear Register (for user-defined fns) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00304">304</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
<a id="ga5dc89d9ef7f93eb187432464cb8aac1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc89d9ef7f93eb187432464cb8aac1b">&#9670;&nbsp;</a></span>CSR_UD_BIT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_UD_BIT_SET&#160;&#160;&#160;0x7ffef</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-Defined Bit Set Register (for user-defined fns) </p>

<p class="definition">Definition at line <a class="el" href="devcsr_8h_source.html#l00303">303</a> of file <a class="el" href="devcsr_8h_source.html">devcsr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
