// Seed: 690348385
module module_0 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri0 id_9
);
  assign id_8 = 1 > 1;
endmodule
module module_1 (
    output wor id_0
    , id_5,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3
);
  logic [7:0] id_6;
  assign id_6[1 : 1] = 1'd0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1
  );
  assign id_6[""] = id_6;
endmodule
