Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 406af4df6b0f4f3994409f71e167f218 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_DSP_Testbench_behav xil_defaultlib.my_DSP_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 30 for port A [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA1 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA2 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEAD [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEALUMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB1 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB2 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEC [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECARRYIN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECTRL [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CED [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEINMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEM [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEP [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTA [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALLCARRYIN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALUMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTB [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTC [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTCTRL [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTD [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTINMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTM [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTP [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ADREG=0,AREG=2,BREG=2,DR...
Compiling module xil_defaultlib.my_DSP
Compiling module xil_defaultlib.my_DSP_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_DSP_Testbench_behav
