OpenROAD 0.9.0 e582f2522b
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/merged_unpadded.lef
Warning: /home/miyasaka/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from LEF macro
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clb_tile/runs/16-11_06-11/results/placement/clb_tile.placement.def
Notice 0: Design: clb_tile
Notice 0:     Created 638 pins.
Notice 0:     Created 6860 components and 27454 component-terminals.
Notice 0:     Created 4686 nets and 13674 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clb_tile/runs/16-11_06-11/results/placement/clb_tile.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216048
    Num keys in characterization LUT: 1887
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 256 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 256
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(15905, 17740), (405985, 422900)]
 Normalized sink region: [(1.22346, 1.36462), (31.2296, 32.5308)]
    Width:  30.0062
    Height: 31.1662
 Level 1
    Direction: Vertical
    # sinks per sub-region: 128
    Sub-region size: 30.0062 X 15.5831
    Segment length (rounded): 8
    Key: 9408 outSlew: 36 load: 1 length: 8 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 64
    Sub-region size: 15.0031 X 15.5831
    Segment length (rounded): 8
    Key: 7971 outSlew: 11 load: 1 length: 8 isBuffered: 1
 Level 3
    Direction: Vertical
    # sinks per sub-region: 32
    Sub-region size: 15.0031 X 7.79154
    Segment length (rounded): 4
    Key: 337 outSlew: 11 load: 1 length: 4 isBuffered: 1
 Level 4
    Direction: Horizontal
    # sinks per sub-region: 16
    Sub-region size: 7.50154 X 7.79154
    Segment length (rounded): 4
    Key: 337 outSlew: 11 load: 1 length: 4 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 5
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 7.50154 X 3.89577
    Segment length (rounded): 1
    Key: 216289 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 256
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 38582.7 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 63 clock buffers.
    Minimum number of buffers in the clock path: 6.
    Maximum number of buffers in the clock path: 6.
    Created 63 clock nets.
    Fanout distribution for the current clock = 5:2, 6:7, 7:5, 8:5, 9:7, 10:2, 11:3, 13:1.
    Max level of the clock tree: 5.
 ... End of TritonCTS execution.
[INFO]: Legalizing...
Warning: could not find power special net
Design Stats
--------------------------------
total instances          6923
multi row instances         0
fixed instances          2663
nets                     4749
design area          178615.1 u^2
fixed area             4107.7 u^2
movable area          49784.0 u^2
utilization                29 %
utilization padded         29 %
rows                      155
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      250.5 u
average displacement      0.0 u
max displacement         10.3 u
original HPWL        237630.8 u
legalized HPWL       237645.5 u
delta HPWL                  0 %

