

================================================================
== Vivado HLS Report for 'duc_imf2'
================================================================
* Date:           Mon Aug 10 09:10:35 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        duc_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|      2.39|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: x_read [1/1] 0.00ns
:0  %x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x)

ST_1: i_3_load [1/1] 0.00ns
:1  %i_3_load = load i4* @i_3, align 1

ST_1: tmp [1/1] 1.24ns
:2  %tmp = icmp eq i4 %i_3_load, 0

ST_1: stg_11 [1/1] 0.00ns
:3  br i1 %tmp, label %1, label %._crit_edge_ifconv

ST_1: stg_12 [1/1] 0.00ns
:0  store i18 %x_read, i18* @in_2, align 4

ST_1: stg_13 [1/1] 0.00ns
:1  br label %._crit_edge_ifconv

ST_1: inc [1/1] 0.48ns
._crit_edge_ifconv:0  %inc = add i4 %i_3_load, 1

ST_1: tmp_s [1/1] 0.00ns
._crit_edge_ifconv:1  %tmp_s = zext i4 %i_3_load to i64

ST_1: c_1_addr [1/1] 0.00ns
._crit_edge_ifconv:2  %c_1_addr = getelementptr inbounds [12 x i18]* @c_1, i64 0, i64 %tmp_s

ST_1: c_1_load [2/2] 2.39ns
._crit_edge_ifconv:3  %c_1_load = load i18* %c_1_addr, align 4


 <State 2>: 2.39ns
ST_2: c_1_load [1/2] 2.39ns
._crit_edge_ifconv:3  %c_1_load = load i18* %c_1_addr, align 4

ST_2: ch_2_load [1/1] 0.00ns
._crit_edge_ifconv:6  %ch_2_load = load i1* @ch_2, align 1

ST_2: tmp_14 [1/1] 0.00ns
._crit_edge_ifconv:7  %tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %inc, i1 %ch_2_load)

ST_2: tmp_15 [1/1] 0.00ns
._crit_edge_ifconv:8  %tmp_15 = zext i5 %tmp_14 to i64

ST_2: shift_reg_p_1_addr [1/1] 0.00ns
._crit_edge_ifconv:9  %shift_reg_p_1_addr = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %tmp_15

ST_2: shift_reg_p_1_load [2/2] 2.39ns
._crit_edge_ifconv:10  %shift_reg_p_1_load = load i38* %shift_reg_p_1_addr, align 8

ST_2: sel_tmp1 [1/1] 1.24ns
._crit_edge_ifconv:11  %sel_tmp1 = icmp eq i4 %i_3_load, -5

ST_2: sel_tmp2 [1/1] 1.24ns
._crit_edge_ifconv:12  %sel_tmp2 = icmp eq i4 %i_3_load, 5


 <State 3>: 2.39ns
ST_3: in_2_load [1/1] 0.00ns
._crit_edge_ifconv:4  %in_2_load = load i18* @in_2, align 4

ST_3: init_3_load [1/1] 0.00ns
._crit_edge_ifconv:5  %init_3_load = load i1* @init_3, align 1

ST_3: shift_reg_p_1_load [1/2] 2.39ns
._crit_edge_ifconv:10  %shift_reg_p_1_load = load i38* %shift_reg_p_1_addr, align 8

ST_3: sel_tmp3 [1/1] 0.84ns
._crit_edge_ifconv:13  %sel_tmp3 = xor i1 %init_3_load, true

ST_3: sel_tmp4 [1/1] 0.84ns
._crit_edge_ifconv:14  %sel_tmp4 = or i1 %sel_tmp1, %sel_tmp2

ST_3: sel_tmp5 [1/1] 0.84ns
._crit_edge_ifconv:15  %sel_tmp5 = and i1 %sel_tmp4, %sel_tmp3

ST_3: tmp_i [1/1] 0.00ns
._crit_edge_ifconv:18  %tmp_i = sext i18 %c_1_load to i36

ST_3: tmp_i_13 [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_i_13 = sext i18 %in_2_load to i36

ST_3: m [3/3] 1.09ns
._crit_edge_ifconv:20  %m = mul nsw i36 %tmp_i, %tmp_i_13


 <State 4>: 1.68ns
ST_4: tmp_20 [1/1] 0.84ns
._crit_edge_ifconv:16  %tmp_20 = or i1 %sel_tmp5, %init_3_load

ST_4: s_assign [1/1] 0.84ns
._crit_edge_ifconv:17  %s_assign = select i1 %tmp_20, i38 0, i38 %shift_reg_p_1_load

ST_4: m [2/3] 1.09ns
._crit_edge_ifconv:20  %m = mul nsw i36 %tmp_i, %tmp_i_13


 <State 5>: 1.78ns
ST_5: m [1/3] 0.00ns
._crit_edge_ifconv:20  %m = mul nsw i36 %tmp_i, %tmp_i_13

ST_5: tmp_25_i [1/1] 0.00ns
._crit_edge_ifconv:21  %tmp_25_i = sext i36 %m to i38

ST_5: sum [2/2] 1.78ns
._crit_edge_ifconv:22  %sum = add nsw i38 %tmp_25_i, %s_assign


 <State 6>: 1.78ns
ST_6: sum [1/2] 1.78ns
._crit_edge_ifconv:22  %sum = add nsw i38 %tmp_25_i, %s_assign


 <State 7>: 2.39ns
ST_7: tmp_16 [1/1] 0.00ns
._crit_edge_ifconv:23  %tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_3_load, i1 %ch_2_load)

ST_7: tmp_17 [1/1] 0.00ns
._crit_edge_ifconv:24  %tmp_17 = zext i5 %tmp_16 to i64

ST_7: shift_reg_p_1_addr_1 [1/1] 0.00ns
._crit_edge_ifconv:25  %shift_reg_p_1_addr_1 = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %tmp_17

ST_7: stg_45 [1/1] 2.39ns
._crit_edge_ifconv:26  store i38 %sum, i38* %shift_reg_p_1_addr_1, align 8

ST_7: stg_46 [1/1] 0.00ns
._crit_edge_ifconv:27  br i1 %sel_tmp1, label %2, label %._crit_edge8_ifconv

ST_7: cnt_load [1/1] 0.00ns
:0  %cnt_load = load i2* @cnt, align 1

ST_7: tmp_21 [1/1] 0.85ns
:1  %tmp_21 = icmp eq i2 %cnt_load, -1

ST_7: stg_49 [1/1] 0.00ns
:2  br i1 %tmp_21, label %3, label %._crit_edge9

ST_7: stg_50 [1/1] 0.00ns
:0  br i1 %ch_2_load, label %4, label %._crit_edge10

ST_7: stg_51 [1/1] 0.00ns
:0  store i1 false, i1* @init_3, align 1

ST_7: stg_52 [1/1] 0.00ns
:1  br label %._crit_edge10

ST_7: tmp_22 [1/1] 0.84ns
._crit_edge10:0  %tmp_22 = xor i1 %ch_2_load, true

ST_7: stg_54 [1/1] 0.00ns
._crit_edge10:1  store i1 %tmp_22, i1* @ch_2, align 1

ST_7: stg_55 [1/1] 0.00ns
._crit_edge10:2  br label %._crit_edge9

ST_7: tmp_23 [1/1] 0.48ns
._crit_edge9:0  %tmp_23 = add i2 %cnt_load, 1

ST_7: stg_57 [1/1] 0.00ns
._crit_edge9:1  store i2 %tmp_23, i2* @cnt, align 1

ST_7: stg_58 [1/1] 0.00ns
._crit_edge9:2  br label %._crit_edge8_ifconv

ST_7: y_write_assign [1/1] 0.00ns
._crit_edge8_ifconv:0  %y_write_assign = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %sum, i32 17, i32 34)

ST_7: inc_3 [1/1] 0.84ns
._crit_edge8_ifconv:1  %inc_3 = select i1 %sel_tmp1, i4 0, i4 %inc

ST_7: stg_61 [1/1] 0.00ns
._crit_edge8_ifconv:2  store i4 %inc_3, i4* @i_3, align 1

ST_7: stg_62 [1/1] 0.00ns
._crit_edge8_ifconv:3  ret i18 %y_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xe91a234b70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a234f60; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a234a50; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0xe91a235e00; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a2358f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a235e90; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0xe91a235620; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a235980; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 00000000]
i_3_load             (load          ) [ 00111111]
tmp                  (icmp          ) [ 01000000]
stg_11               (br            ) [ 00000000]
stg_12               (store         ) [ 00000000]
stg_13               (br            ) [ 00000000]
inc                  (add           ) [ 00111111]
tmp_s                (zext          ) [ 00000000]
c_1_addr             (getelementptr ) [ 00100000]
c_1_load             (load          ) [ 00010000]
ch_2_load            (load          ) [ 00011111]
tmp_14               (bitconcatenate) [ 00000000]
tmp_15               (zext          ) [ 00000000]
shift_reg_p_1_addr   (getelementptr ) [ 00010000]
sel_tmp1             (icmp          ) [ 00011111]
sel_tmp2             (icmp          ) [ 00010000]
in_2_load            (load          ) [ 00000000]
init_3_load          (load          ) [ 00001000]
shift_reg_p_1_load   (load          ) [ 00001000]
sel_tmp3             (xor           ) [ 00000000]
sel_tmp4             (or            ) [ 00000000]
sel_tmp5             (and           ) [ 00001000]
tmp_i                (sext          ) [ 00001100]
tmp_i_13             (sext          ) [ 00001100]
tmp_20               (or            ) [ 00000000]
s_assign             (select        ) [ 00000110]
m                    (mul           ) [ 00000000]
tmp_25_i             (sext          ) [ 00000010]
sum                  (add           ) [ 00000001]
tmp_16               (bitconcatenate) [ 00000000]
tmp_17               (zext          ) [ 00000000]
shift_reg_p_1_addr_1 (getelementptr ) [ 00000000]
stg_45               (store         ) [ 00000000]
stg_46               (br            ) [ 00000000]
cnt_load             (load          ) [ 00000000]
tmp_21               (icmp          ) [ 00000001]
stg_49               (br            ) [ 00000000]
stg_50               (br            ) [ 00000000]
stg_51               (store         ) [ 00000000]
stg_52               (br            ) [ 00000000]
tmp_22               (xor           ) [ 00000000]
stg_54               (store         ) [ 00000000]
stg_55               (br            ) [ 00000000]
tmp_23               (add           ) [ 00000000]
stg_57               (store         ) [ 00000000]
stg_58               (br            ) [ 00000000]
y_write_assign       (partselect    ) [ 00000000]
inc_3                (select        ) [ 00000000]
stg_61               (store         ) [ 00000000]
stg_62               (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_p_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cnt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="18" slack="0"/>
<pin id="48" dir="0" index="1" bw="18" slack="0"/>
<pin id="49" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="c_1_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="shift_reg_p_1_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="38" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_1_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="38" slack="1"/>
<pin id="74" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_1_load/2 stg_45/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shift_reg_p_1_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="38" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_1_addr_1/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_3_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="stg_12_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="inc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ch_2_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_2_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_14_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="1"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_15_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sel_tmp1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sel_tmp2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="in_2_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="init_3_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_3_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sel_tmp3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sel_tmp4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="1" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sel_tmp5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="1"/>
<pin id="163" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_i_13_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_13/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_20_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="1" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="s_assign_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="38" slack="1"/>
<pin id="176" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_assign/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_16_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="6"/>
<pin id="182" dir="0" index="2" bw="1" slack="5"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_17_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cnt_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_21_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="stg_51_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_22_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="5"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stg_54_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_23_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="stg_57_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="y_write_assign_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="38" slack="1"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_write_assign/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inc_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="5"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="6"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_3/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="stg_61_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/7 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="0"/>
<pin id="253" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="m/3 sum/5 tmp_25_i/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_3_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="inc_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="273" class="1005" name="c_1_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="c_1_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="1"/>
<pin id="280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_1_load "/>
</bind>
</comp>

<comp id="283" class="1005" name="ch_2_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="5"/>
<pin id="285" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="ch_2_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="shift_reg_p_1_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_1_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="sel_tmp1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="sel_tmp2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="init_3_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="init_3_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="shift_reg_p_1_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="38" slack="1"/>
<pin id="312" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_1_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="sel_tmp5_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="36" slack="1"/>
<pin id="322" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_i_13_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="36" slack="1"/>
<pin id="327" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_13 "/>
</bind>
</comp>

<comp id="330" class="1005" name="s_assign_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="38" slack="1"/>
<pin id="332" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="s_assign "/>
</bind>
</comp>

<comp id="335" class="1005" name="sum_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="38" slack="1"/>
<pin id="337" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="84" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="84" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="145" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="137" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="190" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="161" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="164" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="84" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="270"><net_src comp="100" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="276"><net_src comp="52" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="281"><net_src comp="59" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="286"><net_src comp="111" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="292"><net_src comp="64" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="297"><net_src comp="127" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="303"><net_src comp="132" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="308"><net_src comp="141" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="313"><net_src comp="71" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="318"><net_src comp="155" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="323"><net_src comp="161" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="328"><net_src comp="164" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="333"><net_src comp="172" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="338"><net_src comp="250" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp : 1
		stg_11 : 2
		inc : 1
		tmp_s : 1
		c_1_addr : 2
		c_1_load : 3
	State 2
		tmp_14 : 1
		tmp_15 : 2
		shift_reg_p_1_addr : 3
		shift_reg_p_1_load : 4
	State 3
		sel_tmp3 : 1
		sel_tmp5 : 1
		tmp_i_13 : 1
		m : 2
	State 4
	State 5
		tmp_25_i : 1
		sum : 2
	State 6
	State 7
		tmp_17 : 1
		shift_reg_p_1_addr_1 : 2
		stg_45 : 3
		tmp_21 : 1
		stg_49 : 2
		tmp_23 : 1
		stg_57 : 2
		stg_61 : 1
		stg_62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|  select  |    s_assign_fu_172    |    0    |    0    |    38   |
|          |      inc_3_fu_238     |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_88       |    0    |    0    |    2    |
|   icmp   |    sel_tmp1_fu_127    |    0    |    0    |    2    |
|          |    sel_tmp2_fu_132    |    0    |    0    |    2    |
|          |     tmp_21_fu_194     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    add   |       inc_fu_100      |    0    |    0    |    4    |
|          |     tmp_23_fu_217     |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    sel_tmp3_fu_145    |    0    |    0    |    1    |
|          |     tmp_22_fu_206     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    or    |    sel_tmp4_fu_151    |    0    |    0    |    1    |
|          |     tmp_20_fu_168     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    and   |    sel_tmp5_fu_155    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_250      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_46   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_106     |    0    |    0    |    0    |
|   zext   |     tmp_15_fu_122     |    0    |    0    |    0    |
|          |     tmp_17_fu_185     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     tmp_14_fu_115     |    0    |    0    |    0    |
|          |     tmp_16_fu_179     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |      tmp_i_fu_161     |    0    |    0    |    0    |
|          |    tmp_i_13_fu_164    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect| y_write_assign_fu_229 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    60   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     c_1_addr_reg_273     |    4   |
|     c_1_load_reg_278     |   18   |
|     ch_2_load_reg_283    |    1   |
|     i_3_load_reg_257     |    4   |
|        inc_reg_267       |    4   |
|    init_3_load_reg_305   |    1   |
|     s_assign_reg_330     |   38   |
|     sel_tmp1_reg_294     |    1   |
|     sel_tmp2_reg_300     |    1   |
|     sel_tmp5_reg_315     |    1   |
|shift_reg_p_1_addr_reg_289|    5   |
|shift_reg_p_1_load_reg_310|   38   |
|        sum_reg_335       |   38   |
|     tmp_i_13_reg_325     |   36   |
|       tmp_i_reg_320      |   36   |
+--------------------------+--------+
|           Total          |   226  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_71 |  p0  |   3  |   5  |   15   ||    5    |
|    grp_fu_250    |  p0  |   2  |  18  |   36   ||    18   |
|    grp_fu_250    |  p1  |   3  |  18  |   54   ||    18   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   113  ||   4.34  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   226  |   105  |
+-----------+--------+--------+--------+--------+
