

================================================================
== Vitis HLS Report for 'seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3'
================================================================
* Date:           Wed May 22 14:54:24 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L1_L2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.385 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.980 ns|  19.980 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_718_3  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_value = alloca i32 1"   --->   Operation 6 'alloca' 'min_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_idx = alloca i32 1"   --->   Operation 7 'alloca' 'min_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'min_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27"   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23"   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21"   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20"   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 22 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 23 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 24 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 25 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 26 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 27 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 28 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 29 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 30 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 31 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 32 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 33 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 34 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 35 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 36 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 37 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 38 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idx_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %idx_2"   --->   Operation 39 'read' 'idx_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%idx_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %idx_1"   --->   Operation 40 'read' 'idx_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %idx"   --->   Operation 41 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %min_idx_1"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 4294967295, i32 %min_idx"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 3.40282e+38, i32 %min_value"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j = load i2 %min_idx_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 46 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.34ns)   --->   "%icmp_ln718 = icmp_eq  i2 %j, i2 3" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 47 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.43ns)   --->   "%add_ln718 = add i2 %j, i2 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 49 'add' 'add_ln718' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln718 = br i1 %icmp_ln718, void %for.body9.split, void %for.inc40.exitStub" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 50 'br' 'br_ln718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %idx_read, i32 %idx_1_read, i32 %idx_2_read, i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 51 'mux' 'tmp_5' <Predicate = (!icmp_ln718)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %tmp_5" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 52 'mux' 'tmp_6' <Predicate = (!icmp_ln718)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %tmp_5" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 53 'mux' 'tmp_7' <Predicate = (!icmp_ln718)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %tmp_5" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 54 'mux' 'tmp_8' <Predicate = (!icmp_ln718)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%min_value_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_6, i32 %tmp_7, i32 %tmp_8, i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 55 'mux' 'min_value_1' <Predicate = (!icmp_ln718)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln718 = store i2 %add_ln718, i2 %min_idx_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 56 'store' 'store_ln718' <Predicate = (!icmp_ln718)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%min_value_load_1 = load i32 %min_value" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 57 'load' 'min_value_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln721 = bitcast i32 %min_value_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 58 'bitcast' 'bitcast_ln721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln721, i32 23, i32 30" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 59 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln721 = trunc i32 %bitcast_ln721" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 60 'trunc' 'trunc_ln721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln721_1 = bitcast i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 61 'bitcast' 'bitcast_ln721_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln721_1, i32 23, i32 30" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 62 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln721_1 = trunc i32 %bitcast_ln721_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 63 'trunc' 'trunc_ln721_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln721 = icmp_ne  i8 %tmp_4, i8 255" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 64 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.75ns)   --->   "%icmp_ln721_1 = icmp_eq  i23 %trunc_ln721, i23 0" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 65 'icmp' 'icmp_ln721_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%icmp_ln721_2 = icmp_ne  i8 %tmp_9, i8 255" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 66 'icmp' 'icmp_ln721_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "%icmp_ln721_3 = icmp_eq  i23 %trunc_ln721_1, i23 0" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 67 'icmp' 'icmp_ln721_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [2/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 68 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%min_value_load = load i32 %min_value"   --->   Operation 83 'load' 'min_value_load' <Predicate = (icmp_ln718)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%min_idx_load = load i32 %min_idx"   --->   Operation 84 'load' 'min_idx_load' <Predicate = (icmp_ln718)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %min_idx_out, i32 %min_idx_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln718)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min_value_out, i32 %min_value_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln718)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln718)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%min_idx_load_1 = load i32 %min_idx" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 69 'load' 'min_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln720 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:720]   --->   Operation 70 'specpipeline' 'specpipeline_ln720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln716 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:716]   --->   Operation 71 'specloopname' 'specloopname_ln716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln721_1)   --->   "%or_ln721 = or i1 %icmp_ln721_1, i1 %icmp_ln721" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 72 'or' 'or_ln721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln721_1)   --->   "%or_ln721_1 = or i1 %icmp_ln721_3, i1 %icmp_ln721_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 73 'or' 'or_ln721_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 74 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln721_1)   --->   "%and_ln721 = and i1 %tmp_s, i1 %or_ln721" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 75 'and' 'and_ln721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln721_1 = and i1 %and_ln721, i1 %or_ln721_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 76 'and' 'and_ln721_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.22ns)   --->   "%min_value_2 = select i1 %and_ln721_1, i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 77 'select' 'min_value_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln721 = zext i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 78 'zext' 'zext_ln721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.22ns)   --->   "%min_idx_4 = select i1 %and_ln721_1, i32 %zext_ln721, i32 %min_idx_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:721]   --->   Operation 79 'select' 'min_idx_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln718 = store i32 %min_idx_4, i32 %min_idx" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 80 'store' 'store_ln718' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln718 = store i32 %min_value_2, i32 %min_value" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 81 'store' 'store_ln718' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln718 = br void %for.body9" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:718]   --->   Operation 82 'br' 'br_ln718' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ min_value_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_value          (alloca           ) [ 0111]
min_idx            (alloca           ) [ 0111]
min_idx_1          (alloca           ) [ 0100]
p_read_1           (read             ) [ 0000]
p_read_2           (read             ) [ 0000]
p_read_3           (read             ) [ 0000]
p_read_4           (read             ) [ 0000]
p_read_5           (read             ) [ 0000]
p_read_6           (read             ) [ 0000]
p_read_7           (read             ) [ 0000]
p_read_8           (read             ) [ 0000]
p_read_9           (read             ) [ 0000]
p_read_10          (read             ) [ 0000]
p_read_11          (read             ) [ 0000]
p_read_12          (read             ) [ 0000]
p_read_13          (read             ) [ 0000]
p_read_14          (read             ) [ 0000]
p_read_15          (read             ) [ 0000]
p_read_16          (read             ) [ 0000]
p_read_17          (read             ) [ 0000]
p_read_18          (read             ) [ 0000]
p_read_19          (read             ) [ 0000]
p_read_20          (read             ) [ 0000]
p_read_21          (read             ) [ 0000]
p_read_22          (read             ) [ 0000]
p_read_23          (read             ) [ 0000]
p_read_24          (read             ) [ 0000]
p_read_25          (read             ) [ 0000]
p_read_26          (read             ) [ 0000]
p_read_27          (read             ) [ 0000]
p_read_28          (read             ) [ 0000]
p_read_29          (read             ) [ 0000]
p_read_30          (read             ) [ 0000]
idx_2_read         (read             ) [ 0000]
idx_1_read         (read             ) [ 0000]
idx_read           (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
j                  (load             ) [ 0111]
icmp_ln718         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln718          (add              ) [ 0000]
br_ln718           (br               ) [ 0000]
tmp_5              (mux              ) [ 0000]
tmp_6              (mux              ) [ 0000]
tmp_7              (mux              ) [ 0000]
tmp_8              (mux              ) [ 0000]
min_value_1        (mux              ) [ 0111]
store_ln718        (store            ) [ 0000]
min_value_load_1   (load             ) [ 0101]
bitcast_ln721      (bitcast          ) [ 0000]
tmp_4              (partselect       ) [ 0000]
trunc_ln721        (trunc            ) [ 0000]
bitcast_ln721_1    (bitcast          ) [ 0000]
tmp_9              (partselect       ) [ 0000]
trunc_ln721_1      (trunc            ) [ 0000]
icmp_ln721         (icmp             ) [ 0101]
icmp_ln721_1       (icmp             ) [ 0101]
icmp_ln721_2       (icmp             ) [ 0101]
icmp_ln721_3       (icmp             ) [ 0101]
min_idx_load_1     (load             ) [ 0000]
specpipeline_ln720 (specpipeline     ) [ 0000]
specloopname_ln716 (specloopname     ) [ 0000]
or_ln721           (or               ) [ 0000]
or_ln721_1         (or               ) [ 0000]
tmp_s              (fcmp             ) [ 0000]
and_ln721          (and              ) [ 0000]
and_ln721_1        (and              ) [ 0000]
min_value_2        (select           ) [ 0000]
zext_ln721         (zext             ) [ 0000]
min_idx_4          (select           ) [ 0000]
store_ln718        (store            ) [ 0000]
store_ln718        (store            ) [ 0000]
br_ln718           (br               ) [ 0000]
min_value_load     (load             ) [ 0000]
min_idx_load       (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idx_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="idx_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read27">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_read29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="min_idx_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_idx_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="min_value_out">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_value_out"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10f32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="min_value_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_value/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="min_idx_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_idx/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="min_idx_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_idx_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_3_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_4_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_5_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_6_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_7_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_8_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_9_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_10_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_11_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_12_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_13_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_14_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read_15_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read_16_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_17_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read_18_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read_19_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read_20_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read_21_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read_22_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read_23_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read_24_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read_25_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read_26_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_read_27_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_read_28_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_read_29_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_read_30_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_30/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="idx_2_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_2_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="idx_1_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_1_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="idx_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="write_ln0_write_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="write_ln0_write_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln0_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="j_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln718_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln718_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln718/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="0" index="3" bw="32" slack="0"/>
<pin id="383" dir="0" index="4" bw="2" slack="0"/>
<pin id="384" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="0" index="3" bw="32" slack="0"/>
<pin id="395" dir="0" index="4" bw="32" slack="0"/>
<pin id="396" dir="0" index="5" bw="32" slack="0"/>
<pin id="397" dir="0" index="6" bw="32" slack="0"/>
<pin id="398" dir="0" index="7" bw="32" slack="0"/>
<pin id="399" dir="0" index="8" bw="32" slack="0"/>
<pin id="400" dir="0" index="9" bw="32" slack="0"/>
<pin id="401" dir="0" index="10" bw="32" slack="0"/>
<pin id="402" dir="0" index="11" bw="32" slack="0"/>
<pin id="403" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="32" slack="0"/>
<pin id="421" dir="0" index="4" bw="32" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="0"/>
<pin id="423" dir="0" index="6" bw="32" slack="0"/>
<pin id="424" dir="0" index="7" bw="32" slack="0"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="0" index="9" bw="32" slack="0"/>
<pin id="427" dir="0" index="10" bw="32" slack="0"/>
<pin id="428" dir="0" index="11" bw="32" slack="0"/>
<pin id="429" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="0" index="3" bw="32" slack="0"/>
<pin id="447" dir="0" index="4" bw="32" slack="0"/>
<pin id="448" dir="0" index="5" bw="32" slack="0"/>
<pin id="449" dir="0" index="6" bw="32" slack="0"/>
<pin id="450" dir="0" index="7" bw="32" slack="0"/>
<pin id="451" dir="0" index="8" bw="32" slack="0"/>
<pin id="452" dir="0" index="9" bw="32" slack="0"/>
<pin id="453" dir="0" index="10" bw="32" slack="0"/>
<pin id="454" dir="0" index="11" bw="32" slack="0"/>
<pin id="455" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="min_value_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="0" index="3" bw="32" slack="0"/>
<pin id="473" dir="0" index="4" bw="2" slack="0"/>
<pin id="474" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="min_value_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln718_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln718/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="min_value_load_1_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_value_load_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="bitcast_ln721_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln721/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln721_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln721/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bitcast_ln721_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln721_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln721_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln721_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln721_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln721_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="23" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln721_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln721_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="23" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="min_idx_load_1_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_idx_load_1/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln721_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="1"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln721/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln721_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="1"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln721_1/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln721_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln721/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln721_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln721_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="min_value_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2"/>
<pin id="574" dir="0" index="2" bw="32" slack="1"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_value_2/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln721_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="2"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="min_idx_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_idx_4/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln718_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="2"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln718/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln718_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="2"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln718/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="min_value_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_value_load/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="min_idx_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_idx_load/2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="min_value_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_value "/>
</bind>
</comp>

<comp id="614" class="1005" name="min_idx_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_idx "/>
</bind>
</comp>

<comp id="622" class="1005" name="min_idx_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="min_idx_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="j_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="2"/>
<pin id="631" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln718_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln718 "/>
</bind>
</comp>

<comp id="638" class="1005" name="min_value_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_value_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="min_value_load_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_value_load_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln721_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln721 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln721_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln721_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln721_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln721_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln721_3_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln721_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="116" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="118" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="363" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="88" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="385"><net_src comp="90" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="324" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="318" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="312" pin="2"/><net_sink comp="378" pin=3"/></net>

<net id="389"><net_src comp="363" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="404"><net_src comp="92" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="306" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="300" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="407"><net_src comp="294" pin="2"/><net_sink comp="390" pin=3"/></net>

<net id="408"><net_src comp="288" pin="2"/><net_sink comp="390" pin=4"/></net>

<net id="409"><net_src comp="282" pin="2"/><net_sink comp="390" pin=5"/></net>

<net id="410"><net_src comp="276" pin="2"/><net_sink comp="390" pin=6"/></net>

<net id="411"><net_src comp="270" pin="2"/><net_sink comp="390" pin=7"/></net>

<net id="412"><net_src comp="264" pin="2"/><net_sink comp="390" pin=8"/></net>

<net id="413"><net_src comp="258" pin="2"/><net_sink comp="390" pin=9"/></net>

<net id="414"><net_src comp="252" pin="2"/><net_sink comp="390" pin=10"/></net>

<net id="415"><net_src comp="378" pin="5"/><net_sink comp="390" pin=11"/></net>

<net id="430"><net_src comp="92" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="246" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="432"><net_src comp="240" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="433"><net_src comp="234" pin="2"/><net_sink comp="416" pin=3"/></net>

<net id="434"><net_src comp="228" pin="2"/><net_sink comp="416" pin=4"/></net>

<net id="435"><net_src comp="222" pin="2"/><net_sink comp="416" pin=5"/></net>

<net id="436"><net_src comp="216" pin="2"/><net_sink comp="416" pin=6"/></net>

<net id="437"><net_src comp="210" pin="2"/><net_sink comp="416" pin=7"/></net>

<net id="438"><net_src comp="204" pin="2"/><net_sink comp="416" pin=8"/></net>

<net id="439"><net_src comp="198" pin="2"/><net_sink comp="416" pin=9"/></net>

<net id="440"><net_src comp="192" pin="2"/><net_sink comp="416" pin=10"/></net>

<net id="441"><net_src comp="378" pin="5"/><net_sink comp="416" pin=11"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="186" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="458"><net_src comp="180" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="459"><net_src comp="174" pin="2"/><net_sink comp="442" pin=3"/></net>

<net id="460"><net_src comp="168" pin="2"/><net_sink comp="442" pin=4"/></net>

<net id="461"><net_src comp="162" pin="2"/><net_sink comp="442" pin=5"/></net>

<net id="462"><net_src comp="156" pin="2"/><net_sink comp="442" pin=6"/></net>

<net id="463"><net_src comp="150" pin="2"/><net_sink comp="442" pin=7"/></net>

<net id="464"><net_src comp="144" pin="2"/><net_sink comp="442" pin=8"/></net>

<net id="465"><net_src comp="138" pin="2"/><net_sink comp="442" pin=9"/></net>

<net id="466"><net_src comp="132" pin="2"/><net_sink comp="442" pin=10"/></net>

<net id="467"><net_src comp="378" pin="5"/><net_sink comp="442" pin=11"/></net>

<net id="475"><net_src comp="94" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="390" pin="12"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="416" pin="12"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="442" pin="12"/><net_sink comp="468" pin=3"/></net>

<net id="479"><net_src comp="363" pin="1"/><net_sink comp="468" pin=4"/></net>

<net id="484"><net_src comp="372" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="498"><net_src comp="96" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="98" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="100" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="489" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="485" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="96" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="98" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="523"><net_src comp="506" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="492" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="102" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="502" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="510" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="102" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="520" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="563"><net_src comp="344" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="555" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="585"><net_src comp="565" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="577" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="548" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="571" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="609"><net_src comp="120" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="617"><net_src comp="124" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="625"><net_src comp="128" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="632"><net_src comp="363" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="637"><net_src comp="366" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="468" pin="5"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="648"><net_src comp="485" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="654"><net_src comp="524" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="659"><net_src comp="530" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="664"><net_src comp="536" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="669"><net_src comp="542" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="555" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_idx_out | {2 }
	Port: min_value_out | {2 }
 - Input state : 
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : idx | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : idx_1 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : idx_2 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read1 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read2 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read3 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read4 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read5 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read6 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read7 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read8 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read9 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read10 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read11 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read12 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read13 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read14 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read15 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read16 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read17 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read18 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read19 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read20 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read21 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read22 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read23 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read24 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read25 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read26 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read27 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read28 | {1 }
	Port: seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 : p_read29 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j : 1
		icmp_ln718 : 2
		add_ln718 : 2
		br_ln718 : 3
		tmp_5 : 2
		tmp_6 : 3
		tmp_7 : 3
		tmp_8 : 3
		min_value_1 : 4
		store_ln718 : 3
	State 2
		tmp_4 : 1
		trunc_ln721 : 1
		bitcast_ln721_1 : 1
		tmp_9 : 2
		trunc_ln721_1 : 2
		icmp_ln721 : 2
		icmp_ln721_1 : 2
		icmp_ln721_2 : 3
		icmp_ln721_3 : 3
		tmp_s : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		and_ln721 : 1
		and_ln721_1 : 1
		min_value_2 : 1
		min_idx_4 : 1
		store_ln718 : 2
		store_ln718 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_5_fu_378      |    0    |    14   |
|          |      tmp_6_fu_390      |    0    |    54   |
|    mux   |      tmp_7_fu_416      |    0    |    54   |
|          |      tmp_8_fu_442      |    0    |    54   |
|          |   min_value_1_fu_468   |    0    |    14   |
|----------|------------------------|---------|---------|
|  select  |   min_value_2_fu_571   |    0    |    32   |
|          |    min_idx_4_fu_580    |    0    |    32   |
|----------|------------------------|---------|---------|
|          |    icmp_ln718_fu_366   |    0    |    8    |
|          |    icmp_ln721_fu_524   |    0    |    11   |
|   icmp   |   icmp_ln721_1_fu_530  |    0    |    16   |
|          |   icmp_ln721_2_fu_536  |    0    |    11   |
|          |   icmp_ln721_3_fu_542  |    0    |    16   |
|----------|------------------------|---------|---------|
|    add   |    add_ln718_fu_372    |    0    |    9    |
|----------|------------------------|---------|---------|
|    or    |     or_ln721_fu_551    |    0    |    2    |
|          |    or_ln721_1_fu_555   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln721_fu_559    |    0    |    2    |
|          |   and_ln721_1_fu_565   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  p_read_1_read_fu_132  |    0    |    0    |
|          |  p_read_2_read_fu_138  |    0    |    0    |
|          |  p_read_3_read_fu_144  |    0    |    0    |
|          |  p_read_4_read_fu_150  |    0    |    0    |
|          |  p_read_5_read_fu_156  |    0    |    0    |
|          |  p_read_6_read_fu_162  |    0    |    0    |
|          |  p_read_7_read_fu_168  |    0    |    0    |
|          |  p_read_8_read_fu_174  |    0    |    0    |
|          |  p_read_9_read_fu_180  |    0    |    0    |
|          |  p_read_10_read_fu_186 |    0    |    0    |
|          |  p_read_11_read_fu_192 |    0    |    0    |
|          |  p_read_12_read_fu_198 |    0    |    0    |
|          |  p_read_13_read_fu_204 |    0    |    0    |
|          |  p_read_14_read_fu_210 |    0    |    0    |
|          |  p_read_15_read_fu_216 |    0    |    0    |
|          |  p_read_16_read_fu_222 |    0    |    0    |
|   read   |  p_read_17_read_fu_228 |    0    |    0    |
|          |  p_read_18_read_fu_234 |    0    |    0    |
|          |  p_read_19_read_fu_240 |    0    |    0    |
|          |  p_read_20_read_fu_246 |    0    |    0    |
|          |  p_read_21_read_fu_252 |    0    |    0    |
|          |  p_read_22_read_fu_258 |    0    |    0    |
|          |  p_read_23_read_fu_264 |    0    |    0    |
|          |  p_read_24_read_fu_270 |    0    |    0    |
|          |  p_read_25_read_fu_276 |    0    |    0    |
|          |  p_read_26_read_fu_282 |    0    |    0    |
|          |  p_read_27_read_fu_288 |    0    |    0    |
|          |  p_read_28_read_fu_294 |    0    |    0    |
|          |  p_read_29_read_fu_300 |    0    |    0    |
|          |  p_read_30_read_fu_306 |    0    |    0    |
|          | idx_2_read_read_fu_312 |    0    |    0    |
|          | idx_1_read_read_fu_318 |    0    |    0    |
|          |  idx_read_read_fu_324  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_330 |    0    |    0    |
|          | write_ln0_write_fu_337 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |       grp_fu_344       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_4_fu_492      |    0    |    0    |
|          |      tmp_9_fu_510      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln721_fu_502   |    0    |    0    |
|          |  trunc_ln721_1_fu_520  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln721_fu_577   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   333   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln718_reg_634   |    1   |
|  icmp_ln721_1_reg_656  |    1   |
|  icmp_ln721_2_reg_661  |    1   |
|  icmp_ln721_3_reg_666  |    1   |
|   icmp_ln721_reg_651   |    1   |
|        j_reg_629       |    2   |
|    min_idx_1_reg_622   |    2   |
|     min_idx_reg_614    |   32   |
|   min_value_1_reg_638  |   32   |
|min_value_load_1_reg_645|   32   |
|    min_value_reg_606   |   32   |
+------------------------+--------+
|          Total         |   137  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_344 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   333  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   137  |   342  |
+-----------+--------+--------+--------+
