AArch64 MP.FR+cachesync+addr
"CacheSyncdWW Iffe DpAddrdR Fre"
Cycle=Fre CacheSyncdWW Iffe DpAddrdR
Relax=Iffe
Safe=Fre CacheSyncdWW DpAddrd*
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr
Orig=CacheSyncdWW Iffe DpAddrdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself06;
1:X3=x;
}
 P0          | P1                  ;
 STR W0,[X1] | Lself06:            ;
 DC CVAU,X3  | B L00               ;
 DSB ISH     | MOV W0,#2           ;
 IC IVAU,X3  | B L01               ;
 DSB ISH     | L00:                ;
 STR W2,[X3] | MOV W0,#1           ;
             | L01:                ;
             | EOR W1,W0,W0        ;
             | LDR W2,[X3,W1,SXTW] ;
exists
(1:X0=0x2 /\ 1:X2=0x0)
