{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:46:29 2023 " "Info: Processing started: Fri Oct 27 22:46:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tigger_game -c tigger_game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tigger_game -c tigger_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/euqal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/euqal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 euqal " "Info: Found entity 1: euqal" {  } { { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/scan_disp_abcdig.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file driver/blockdesignfile/scan_disp_abcdig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Disp_ABCDIG-rtl " "Info: Found design unit 1: Scan_Disp_ABCDIG-rtl" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Disp_ABCDIG " "Info: Found entity 1: Scan_Disp_ABCDIG" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/freq_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file driver/blockdesignfile/freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Divider-rtl " "Info: Found design unit 1: Freq_Divider-rtl" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Divider " "Info: Found entity 1: Freq_Divider" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/scandisplay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/scandisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ScanDisplay " "Info: Found entity 1: ScanDisplay" {  } { { "driver/BlockDesignFile/ScanDisplay.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/ScanDisplay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/freqdiv16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/freqdiv16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDiv16 " "Info: Found entity 1: FreqDiv16" {  } { { "driver/BlockDesignFile/FreqDiv16.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/tigger_game.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/tigger_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tigger_game " "Info: Found entity 1: tigger_game" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/distincthz.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/distincthz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 distinctHZ " "Info: Found entity 1: distinctHZ" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/delay_button.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/delay_button.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delay_button " "Info: Found entity 1: delay_button" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/fake_game.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file driver/blockdesignfile/fake_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fake_game " "Info: Found entity 1: fake_game" {  } { { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/freqdiv16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file driver/blockdesignfile/freqdiv16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDiv_16-behave " "Info: Found design unit 1: FreqDiv_16-behave" {  } { { "driver/BlockDesignFile/FreqDiv16.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FreqDiv_16 " "Info: Found entity 1: FreqDiv_16" {  } { { "driver/BlockDesignFile/FreqDiv16.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/blockdesignfile/binary_output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file driver/blockdesignfile/binary_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_output-behav " "Info: Found design unit 1: binary_output-behav" {  } { { "driver/BlockDesignFile/binary_output.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/binary_output.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binary_output " "Info: Found entity 1: binary_output" {  } { { "driver/BlockDesignFile/binary_output.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/binary_output.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tigger_game " "Info: Elaborating entity \"tigger_game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Disp_ABCDIG Scan_Disp_ABCDIG:inst31 " "Info: Elaborating entity \"Scan_Disp_ABCDIG\" for hierarchy \"Scan_Disp_ABCDIG:inst31\"" {  } { { "driver/tigger_game.bdf" "inst31" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -104 2032 2200 88 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din0 Scan_Disp_ABCDIG.vhd(25) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(25): signal \"Din0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din1 Scan_Disp_ABCDIG.vhd(26) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(26): signal \"Din1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din2 Scan_Disp_ABCDIG.vhd(27) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(27): signal \"Din2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din3 Scan_Disp_ABCDIG.vhd(28) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(28): signal \"Din3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din4 Scan_Disp_ABCDIG.vhd(29) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(29): signal \"Din4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din5 Scan_Disp_ABCDIG.vhd(30) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(30): signal \"Din5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din6 Scan_Disp_ABCDIG.vhd(31) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(31): signal \"Din6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din7 Scan_Disp_ABCDIG.vhd(32) " "Warning (10492): VHDL Process Statement warning at Scan_Disp_ABCDIG.vhd(32): signal \"Din7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_Divider Freq_Divider:inst " "Info: Elaborating entity \"Freq_Divider\" for hierarchy \"Freq_Divider:inst\"" {  } { { "driver/tigger_game.bdf" "inst" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 8 280 400 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distinctHZ distinctHZ:inst11 " "Info: Elaborating entity \"distinctHZ\" for hierarchy \"distinctHZ:inst11\"" {  } { { "driver/tigger_game.bdf" "inst11" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 0 1328 1456 128 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 distinctHZ:inst11\|74160:inst " "Info: Elaborating entity \"74160\" for hierarchy \"distinctHZ:inst11\|74160:inst\"" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "inst" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 200 256 376 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "distinctHZ:inst11\|74160:inst " "Info: Elaborated megafunction instantiation \"distinctHZ:inst11\|74160:inst\"" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 200 256 376 384 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDiv16 FreqDiv16:inst1 " "Info: Elaborating entity \"FreqDiv16\" for hierarchy \"FreqDiv16:inst1\"" {  } { { "driver/tigger_game.bdf" "inst1" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 160 480 640 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 FreqDiv16:inst1\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"FreqDiv16:inst1\|74161:inst\"" {  } { { "driver/BlockDesignFile/FreqDiv16.bdf" "inst" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.bdf" { { 112 272 392 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FreqDiv16:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"FreqDiv16:inst1\|74161:inst\"" {  } { { "driver/BlockDesignFile/FreqDiv16.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.bdf" { { 112 272 392 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 FreqDiv16:inst1\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"FreqDiv16:inst1\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FreqDiv16:inst1\|74161:inst\|f74161:sub FreqDiv16:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"FreqDiv16:inst1\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"FreqDiv16:inst1\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "driver/BlockDesignFile/FreqDiv16.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/FreqDiv16.bdf" { { 112 272 392 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_button delay_button:inst4 " "Info: Elaborating entity \"delay_button\" for hierarchy \"delay_button:inst4\"" {  } { { "driver/tigger_game.bdf" "inst4" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 0 952 1096 96 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst29 " "Warning: Block or symbol \"GND\" of instance \"inst29\" overlaps another block or symbol" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 336 368 400 368 "inst29" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_game fake_game:inst22 " "Info: Elaborating entity \"fake_game\" for hierarchy \"fake_game:inst22\"" {  } { { "driver/tigger_game.bdf" "inst22" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 184 1112 1328 280 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "euqal euqal:inst5 " "Info: Elaborating entity \"euqal\" for hierarchy \"euqal:inst5\"" {  } { { "driver/tigger_game.bdf" "inst5" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 88 2136 2232 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_output binary_output:inst29 " "Info: Elaborating entity \"binary_output\" for hierarchy \"binary_output:inst29\"" {  } { { "driver/tigger_game.bdf" "inst29" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -312 1360 1496 -184 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "fake_game:inst22\|inst2~synth " "Warning: Found clock multiplexer fake_game:inst22\|inst2~synth" {  } { { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "fake_game:inst23\|inst2~synth " "Warning: Found clock multiplexer fake_game:inst23\|inst2~synth" {  } { { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DP VCC " "Warning (13410): Pin \"DP\" is stuck at VCC" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -80 2344 2520 -64 "DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4453 " "Info: Peak virtual memory: 4453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:46:30 2023 " "Info: Processing ended: Fri Oct 27 22:46:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:46:31 2023 " "Info: Processing started: Fri Oct 27 22:46:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tigger_game EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"tigger_game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_Scan Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK_Scan\" to use Global clock in PIN 12" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout1M Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout1M\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout10 Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout10\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout1k Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout1k\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Fake3 " "Warning: Node \"Fake3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fake3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.916 ns register pin " "Info: Estimated most critical path is register to pin delay of 12.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|6 1 REG LAB_X9_Y6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y6; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.740 ns) 2.487 ns Scan_Disp_ABCDIG:inst31\|Mux13~1 2 COMB LAB_X8_Y7 1 " "Info: 2: + IC(1.747 ns) + CELL(0.740 ns) = 2.487 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux13~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.487 ns" { distinctHZ:inst13|74160:inst|6 Scan_Disp_ABCDIG:inst31|Mux13~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 3.670 ns Scan_Disp_ABCDIG:inst31\|Mux13~2 3 COMB LAB_X8_Y7 11 " "Info: 3: + IC(0.269 ns) + CELL(0.914 ns) = 3.670 ns; Loc. = LAB_X8_Y7; Fanout = 11; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux13~2'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Scan_Disp_ABCDIG:inst31|Mux13~1 Scan_Disp_ABCDIG:inst31|Mux13~2 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.914 ns) 6.540 ns Scan_Disp_ABCDIG:inst31\|Mux20~1 4 COMB LAB_X11_Y6 1 " "Info: 4: + IC(1.956 ns) + CELL(0.914 ns) = 6.540 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux20~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { Scan_Disp_ABCDIG:inst31|Mux13~2 Scan_Disp_ABCDIG:inst31|Mux20~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.740 ns) 8.826 ns Scan_Disp_ABCDIG:inst31\|Mux20~2 5 COMB LAB_X11_Y7 1 " "Info: 5: + IC(1.546 ns) + CELL(0.740 ns) = 8.826 ns; Loc. = LAB_X11_Y7; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux20~2'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.286 ns" { Scan_Disp_ABCDIG:inst31|Mux20~1 Scan_Disp_ABCDIG:inst31|Mux20~2 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(2.322 ns) 12.916 ns SEG\[0\] 6 PIN PIN_76 0 " "Info: 6: + IC(1.768 ns) + CELL(2.322 ns) = 12.916 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'SEG\[0\]'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.090 ns" { Scan_Disp_ABCDIG:inst31|Mux20~2 SEG[0] } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -48 2288 2464 -32 "SEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.630 ns ( 43.59 % ) " "Info: Total cell delay = 5.630 ns ( 43.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.286 ns ( 56.41 % ) " "Info: Total interconnect delay = 7.286 ns ( 56.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.916 ns" { distinctHZ:inst13|74160:inst|6 Scan_Disp_ABCDIG:inst31|Mux13~1 Scan_Disp_ABCDIG:inst31|Mux13~2 Scan_Disp_ABCDIG:inst31|Mux20~1 Scan_Disp_ABCDIG:inst31|Mux20~2 SEG[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Everylanguage/EDA/game - Copy/tigger_game.fit.smsg " "Info: Generated suppressed messages file D:/Everylanguage/EDA/game - Copy/tigger_game.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4505 " "Info: Peak virtual memory: 4505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:46:32 2023 " "Info: Processing ended: Fri Oct 27 22:46:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:46:33 2023 " "Info: Processing started: Fri Oct 27 22:46:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:46:33 2023 " "Info: Processing ended: Fri Oct 27 22:46:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:46:34 2023 " "Info: Processing started: Fri Oct 27 22:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Scan " "Info: Assuming node \"CLK_Scan\" is an undefined clock" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_Scan" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "RESET " "Info: Assuming node \"RESET\" is an undefined clock" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Fake " "Info: Assuming node \"Fake\" is an undefined clock" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 424 712 880 440 "Fake" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fake" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "36 " "Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "delay_button:inst6\|inst13 " "Info: Detected gated clock \"delay_button:inst6\|inst13\" as buffer" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 264 680 744 312 "inst13" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst6\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "delay_button:inst6\|inst11 " "Info: Detected gated clock \"delay_button:inst6\|inst11\" as buffer" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst6\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst6\|74160:inst27\|7 " "Info: Detected ripple clock \"delay_button:inst6\|74160:inst27\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst6\|74160:inst27\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst6\|74160:inst27\|8 " "Info: Detected ripple clock \"delay_button:inst6\|74160:inst27\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst6\|74160:inst27\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "delay_button:inst3\|inst13 " "Info: Detected gated clock \"delay_button:inst3\|inst13\" as buffer" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 264 680 744 312 "inst13" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst3\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "delay_button:inst3\|inst11 " "Info: Detected gated clock \"delay_button:inst3\|inst11\" as buffer" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst3\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst3\|74160:inst27\|7 " "Info: Detected ripple clock \"delay_button:inst3\|74160:inst27\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst3\|74160:inst27\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst3\|74160:inst27\|8 " "Info: Detected ripple clock \"delay_button:inst3\|74160:inst27\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst3\|74160:inst27\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "delay_button:inst4\|inst11 " "Info: Detected gated clock \"delay_button:inst4\|inst11\" as buffer" {  } { { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst4\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Freq_Divider:inst\|sclkout100 " "Info: Detected ripple clock \"Freq_Divider:inst\|sclkout100\" as buffer" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Freq_Divider:inst\|sclkout100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Freq_Divider:inst\|sclkout1M " "Info: Detected ripple clock \"Freq_Divider:inst\|sclkout1M\" as buffer" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Freq_Divider:inst\|sclkout1M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Freq_Divider:inst\|sclkout1k " "Info: Detected ripple clock \"Freq_Divider:inst\|sclkout1k\" as buffer" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Freq_Divider:inst\|sclkout1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "euqal:inst7\|inst3 " "Info: Detected gated clock \"euqal:inst7\|inst3\" as buffer" {  } { { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "euqal:inst7\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "euqal:inst7\|inst3~0 " "Info: Detected gated clock \"euqal:inst7\|inst3~0\" as buffer" {  } { { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "euqal:inst7\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst13\|74160:inst\|8 " "Info: Detected ripple clock \"distinctHZ:inst13\|74160:inst\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst13\|74160:inst\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fake_game:inst23\|inst2~0 " "Info: Detected gated clock \"fake_game:inst23\|inst2~0\" as buffer" {  } { { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_game:inst23\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "distinctHZ:inst13\|inst6 " "Info: Detected gated clock \"distinctHZ:inst13\|inst6\" as buffer" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst13\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst13\|74160:inst\|6 " "Info: Detected ripple clock \"distinctHZ:inst13\|74160:inst\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst13\|74160:inst\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst13\|74160:inst\|7 " "Info: Detected ripple clock \"distinctHZ:inst13\|74160:inst\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst13\|74160:inst\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "euqal:inst5\|inst3 " "Info: Detected gated clock \"euqal:inst5\|inst3\" as buffer" {  } { { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "euqal:inst5\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "euqal:inst5\|inst3~0 " "Info: Detected gated clock \"euqal:inst5\|inst3~0\" as buffer" {  } { { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "euqal:inst5\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst12\|74160:inst\|8 " "Info: Detected ripple clock \"distinctHZ:inst12\|74160:inst\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst12\|74160:inst\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fake_game:inst22\|inst2~0 " "Info: Detected gated clock \"fake_game:inst22\|inst2~0\" as buffer" {  } { { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_game:inst22\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FreqDiv16:inst1\|74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"FreqDiv16:inst1\|74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FreqDiv16:inst1\|74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "distinctHZ:inst12\|inst6 " "Info: Detected gated clock \"distinctHZ:inst12\|inst6\" as buffer" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst12\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst12\|74160:inst\|6 " "Info: Detected ripple clock \"distinctHZ:inst12\|74160:inst\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst12\|74160:inst\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst12\|74160:inst\|7 " "Info: Detected ripple clock \"distinctHZ:inst12\|74160:inst\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst12\|74160:inst\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst11\|74160:inst\|8 " "Info: Detected ripple clock \"distinctHZ:inst11\|74160:inst\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst11\|74160:inst\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst4\|74160:inst27\|7 " "Info: Detected ripple clock \"delay_button:inst4\|74160:inst27\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst4\|74160:inst27\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FreqDiv16:inst1\|74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"FreqDiv16:inst1\|74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FreqDiv16:inst1\|74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delay_button:inst4\|74160:inst27\|8 " "Info: Detected ripple clock \"delay_button:inst4\|74160:inst27\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "delay_button:inst4\|74160:inst27\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst11\|74160:inst\|7 " "Info: Detected ripple clock \"distinctHZ:inst11\|74160:inst\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst11\|74160:inst\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "distinctHZ:inst11\|inst6 " "Info: Detected gated clock \"distinctHZ:inst11\|inst6\" as buffer" {  } { { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst11\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "distinctHZ:inst11\|74160:inst\|6 " "Info: Detected ripple clock \"distinctHZ:inst11\|74160:inst\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "distinctHZ:inst11\|74160:inst\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Freq_Divider:inst\|sclkout10 " "Info: Detected ripple clock \"Freq_Divider:inst\|sclkout10\" as buffer" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Freq_Divider:inst\|sclkout10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Freq_Divider:inst\|sclkout1 " "Info: Detected ripple clock \"Freq_Divider:inst\|sclkout1\" as buffer" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 52 -1 0 } } { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Freq_Divider:inst\|sclkout1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Scan register distinctHZ:inst13\|74160:inst\|6 register distinctHZ:inst13\|74160:inst\|8 51.01 MHz 19.603 ns Internal " "Info: Clock \"CLK_Scan\" has Internal fmax of 51.01 MHz between source register \"distinctHZ:inst13\|74160:inst\|6\" and destination register \"distinctHZ:inst13\|74160:inst\|8\" (period= 19.603 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.208 ns + Longest register register " "Info: + Longest register to register delay is 2.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|6 1 REG LC_X9_Y6_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(1.183 ns) 2.208 ns distinctHZ:inst13\|74160:inst\|8 2 REG LC_X9_Y6_N6 4 " "Info: 2: + IC(1.025 ns) + CELL(1.183 ns) = 2.208 ns; Loc. = LC_X9_Y6_N6; Fanout = 4; REG Node = 'distinctHZ:inst13\|74160:inst\|8'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 53.58 % ) " "Info: Total cell delay = 1.183 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.025 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "2.208 ns" { distinctHZ:inst13|74160:inst|6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 1.025ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.686 ns - Smallest " "Info: - Smallest clock skew is -16.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan destination 26.286 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Scan\" to destination register is 26.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns Freq_Divider:inst\|sclkout1 6 REG LC_X12_Y7_N3 3 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X12_Y7_N3; Fanout = 3; REG Node = 'Freq_Divider:inst\|sclkout1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.200 ns) 23.662 ns distinctHZ:inst13\|inst6 7 COMB LC_X12_Y6_N2 4 " "Info: 7: + IC(1.981 ns) + CELL(0.200 ns) = 23.662 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 26.286 ns distinctHZ:inst13\|74160:inst\|8 8 REG LC_X9_Y6_N6 4 " "Info: 8: + IC(1.706 ns) + CELL(0.918 ns) = 26.286 ns; Loc. = LC_X9_Y6_N6; Fanout = 4; REG Node = 'distinctHZ:inst13\|74160:inst\|8'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.751 ns ( 33.29 % ) " "Info: Total cell delay = 8.751 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.535 ns ( 66.71 % ) " "Info: Total interconnect delay = 17.535 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan source 42.972 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Scan\" to source register is 42.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns FreqDiv16:inst1\|74161:inst\|f74161:sub\|9 6 REG LC_X4_Y7_N0 5 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'FreqDiv16:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.740 ns) 24.916 ns delay_button:inst4\|inst11 7 COMB LC_X6_Y5_N3 4 " "Info: 7: + IC(2.695 ns) + CELL(0.740 ns) = 24.916 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.435 ns" { FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.294 ns) 26.871 ns delay_button:inst4\|74160:inst27\|7 8 REG LC_X6_Y5_N1 5 " "Info: 8: + IC(0.661 ns) + CELL(1.294 ns) = 26.871 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.955 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.200 ns) 28.079 ns distinctHZ:inst11\|inst6 9 COMB LC_X6_Y5_N4 4 " "Info: 9: + IC(1.008 ns) + CELL(0.200 ns) = 28.079 ns; Loc. = LC_X6_Y5_N4; Fanout = 4; COMB Node = 'distinctHZ:inst11\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(1.294 ns) 31.596 ns distinctHZ:inst11\|74160:inst\|7 10 REG LC_X8_Y7_N2 6 " "Info: 10: + IC(2.223 ns) + CELL(1.294 ns) = 31.596 ns; Loc. = LC_X8_Y7_N2; Fanout = 6; REG Node = 'distinctHZ:inst11\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.517 ns" { distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.740 ns) 34.475 ns euqal:inst7\|inst3~0 11 COMB LC_X9_Y6_N9 1 " "Info: 11: + IC(2.139 ns) + CELL(0.740 ns) = 34.475 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'euqal:inst7\|inst3~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.879 ns" { distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 35.417 ns euqal:inst7\|inst3 12 COMB LC_X9_Y6_N0 2 " "Info: 12: + IC(0.742 ns) + CELL(0.200 ns) = 35.417 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; COMB Node = 'euqal:inst7\|inst3'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { euqal:inst7|inst3~0 euqal:inst7|inst3 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.740 ns) 38.090 ns fake_game:inst23\|inst2~0 13 COMB LC_X12_Y7_N5 1 " "Info: 13: + IC(1.933 ns) + CELL(0.740 ns) = 38.090 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.673 ns" { euqal:inst7|inst3 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 40.348 ns distinctHZ:inst13\|inst6 14 COMB LC_X12_Y6_N2 4 " "Info: 14: + IC(1.747 ns) + CELL(0.511 ns) = 40.348 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 42.972 ns distinctHZ:inst13\|74160:inst\|6 15 REG LC_X9_Y6_N4 6 " "Info: 15: + IC(1.706 ns) + CELL(0.918 ns) = 42.972 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.270 ns ( 33.21 % ) " "Info: Total cell delay = 14.270 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.702 ns ( 66.79 % ) " "Info: Total interconnect delay = 28.702 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "2.208 ns" { distinctHZ:inst13|74160:inst|6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 1.025ns } { 0.000ns 1.183ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RESET register distinctHZ:inst13\|74160:inst\|6 register distinctHZ:inst13\|74160:inst\|8 128.11 MHz 7.806 ns Internal " "Info: Clock \"RESET\" has Internal fmax of 128.11 MHz between source register \"distinctHZ:inst13\|74160:inst\|6\" and destination register \"distinctHZ:inst13\|74160:inst\|8\" (period= 7.806 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.208 ns + Longest register register " "Info: + Longest register to register delay is 2.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|6 1 REG LC_X9_Y6_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(1.183 ns) 2.208 ns distinctHZ:inst13\|74160:inst\|8 2 REG LC_X9_Y6_N6 4 " "Info: 2: + IC(1.025 ns) + CELL(1.183 ns) = 2.208 ns; Loc. = LC_X9_Y6_N6; Fanout = 4; REG Node = 'distinctHZ:inst13\|74160:inst\|8'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 53.58 % ) " "Info: Total cell delay = 1.183 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.025 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "2.208 ns" { distinctHZ:inst13|74160:inst|6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 1.025ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.889 ns - Smallest " "Info: - Smallest clock skew is -4.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET destination 17.053 ns + Shortest register " "Info: + Shortest clock path from clock \"RESET\" to destination register is 17.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'RESET'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.511 ns) 3.891 ns delay_button:inst6\|inst11 2 COMB LC_X6_Y5_N8 4 " "Info: 2: + IC(2.248 ns) + CELL(0.511 ns) = 3.891 ns; Loc. = LC_X6_Y5_N8; Fanout = 4; COMB Node = 'delay_button:inst6\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { RESET delay_button:inst6|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(1.294 ns) 6.849 ns delay_button:inst6\|74160:inst27\|7 3 REG LC_X5_Y6_N0 5 " "Info: 3: + IC(1.664 ns) + CELL(1.294 ns) = 6.849 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'delay_button:inst6\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.200 ns) 9.016 ns delay_button:inst6\|inst13 4 COMB LC_X6_Y5_N0 1 " "Info: 4: + IC(1.967 ns) + CELL(0.200 ns) = 9.016 ns; Loc. = LC_X6_Y5_N0; Fanout = 1; COMB Node = 'delay_button:inst6\|inst13'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.167 ns" { delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 264 680 744 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.200 ns) 12.171 ns fake_game:inst23\|inst2~0 5 COMB LC_X12_Y7_N5 1 " "Info: 5: + IC(2.955 ns) + CELL(0.200 ns) = 12.171 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.155 ns" { delay_button:inst6|inst13 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 14.429 ns distinctHZ:inst13\|inst6 6 COMB LC_X12_Y6_N2 4 " "Info: 6: + IC(1.747 ns) + CELL(0.511 ns) = 14.429 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 17.053 ns distinctHZ:inst13\|74160:inst\|8 7 REG LC_X9_Y6_N6 4 " "Info: 7: + IC(1.706 ns) + CELL(0.918 ns) = 17.053 ns; Loc. = LC_X9_Y6_N6; Fanout = 4; REG Node = 'distinctHZ:inst13\|74160:inst\|8'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.766 ns ( 27.95 % ) " "Info: Total cell delay = 4.766 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.287 ns ( 72.05 % ) " "Info: Total interconnect delay = 12.287 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET source 21.942 ns - Longest register " "Info: - Longest clock path from clock \"RESET\" to source register is 21.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'RESET'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.511 ns) 3.886 ns delay_button:inst4\|inst11 2 COMB LC_X6_Y5_N3 4 " "Info: 2: + IC(2.243 ns) + CELL(0.511 ns) = 3.886 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { RESET delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.294 ns) 5.841 ns delay_button:inst4\|74160:inst27\|7 3 REG LC_X6_Y5_N1 5 " "Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.841 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.955 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.200 ns) 7.049 ns distinctHZ:inst11\|inst6 4 COMB LC_X6_Y5_N4 4 " "Info: 4: + IC(1.008 ns) + CELL(0.200 ns) = 7.049 ns; Loc. = LC_X6_Y5_N4; Fanout = 4; COMB Node = 'distinctHZ:inst11\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(1.294 ns) 10.566 ns distinctHZ:inst11\|74160:inst\|7 5 REG LC_X8_Y7_N2 6 " "Info: 5: + IC(2.223 ns) + CELL(1.294 ns) = 10.566 ns; Loc. = LC_X8_Y7_N2; Fanout = 6; REG Node = 'distinctHZ:inst11\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.517 ns" { distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.740 ns) 13.445 ns euqal:inst7\|inst3~0 6 COMB LC_X9_Y6_N9 1 " "Info: 6: + IC(2.139 ns) + CELL(0.740 ns) = 13.445 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'euqal:inst7\|inst3~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.879 ns" { distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 14.387 ns euqal:inst7\|inst3 7 COMB LC_X9_Y6_N0 2 " "Info: 7: + IC(0.742 ns) + CELL(0.200 ns) = 14.387 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; COMB Node = 'euqal:inst7\|inst3'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { euqal:inst7|inst3~0 euqal:inst7|inst3 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.740 ns) 17.060 ns fake_game:inst23\|inst2~0 8 COMB LC_X12_Y7_N5 1 " "Info: 8: + IC(1.933 ns) + CELL(0.740 ns) = 17.060 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.673 ns" { euqal:inst7|inst3 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 19.318 ns distinctHZ:inst13\|inst6 9 COMB LC_X12_Y6_N2 4 " "Info: 9: + IC(1.747 ns) + CELL(0.511 ns) = 19.318 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 21.942 ns distinctHZ:inst13\|74160:inst\|6 10 REG LC_X9_Y6_N4 6 " "Info: 10: + IC(1.706 ns) + CELL(0.918 ns) = 21.942 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.540 ns ( 34.36 % ) " "Info: Total cell delay = 7.540 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.402 ns ( 65.64 % ) " "Info: Total interconnect delay = 14.402 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.208 ns" { distinctHZ:inst13|74160:inst|6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "2.208 ns" { distinctHZ:inst13|74160:inst|6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 1.025ns } { 0.000ns 1.183ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|8 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|8 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|6 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Fake register distinctHZ:inst12\|74160:inst\|6 register distinctHZ:inst12\|74160:inst\|6 260.28 MHz 3.842 ns Internal " "Info: Clock \"Fake\" has Internal fmax of 260.28 MHz between source register \"distinctHZ:inst12\|74160:inst\|6\" and destination register \"distinctHZ:inst12\|74160:inst\|6\" (period= 3.842 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.133 ns + Longest register register " "Info: + Longest register to register delay is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst12\|74160:inst\|6 1 REG LC_X8_Y7_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'distinctHZ:inst12\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(0.591 ns) 3.133 ns distinctHZ:inst12\|74160:inst\|6 2 REG LC_X8_Y7_N7 6 " "Info: 2: + IC(2.542 ns) + CELL(0.591 ns) = 3.133 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'distinctHZ:inst12\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.133 ns" { distinctHZ:inst12|74160:inst|6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 18.86 % ) " "Info: Total cell delay = 0.591 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.542 ns ( 81.14 % ) " "Info: Total interconnect delay = 2.542 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.133 ns" { distinctHZ:inst12|74160:inst|6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "3.133 ns" { distinctHZ:inst12|74160:inst|6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 2.542ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fake destination 9.126 ns + Shortest register " "Info: + Shortest clock path from clock \"Fake\" to destination register is 9.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fake 1 CLK PIN_43 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_43; Fanout = 2; CLK Node = 'Fake'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fake } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 424 712 880 440 "Fake" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(0.511 ns) 4.490 ns fake_game:inst22\|inst2~0 2 COMB LC_X12_Y7_N9 1 " "Info: 2: + IC(2.847 ns) + CELL(0.511 ns) = 4.490 ns; Loc. = LC_X12_Y7_N9; Fanout = 1; COMB Node = 'fake_game:inst22\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.358 ns" { Fake fake_game:inst22|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.200 ns) 6.414 ns distinctHZ:inst12\|inst6 3 COMB LC_X10_Y7_N9 4 " "Info: 3: + IC(1.724 ns) + CELL(0.200 ns) = 6.414 ns; Loc. = LC_X10_Y7_N9; Fanout = 4; COMB Node = 'distinctHZ:inst12\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.924 ns" { fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.918 ns) 9.126 ns distinctHZ:inst12\|74160:inst\|6 4 REG LC_X8_Y7_N7 6 " "Info: 4: + IC(1.794 ns) + CELL(0.918 ns) = 9.126 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'distinctHZ:inst12\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.712 ns" { distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.761 ns ( 30.25 % ) " "Info: Total cell delay = 2.761 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.365 ns ( 69.75 % ) " "Info: Total interconnect delay = 6.365 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.126 ns" { Fake fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "9.126 ns" { Fake {} Fake~combout {} fake_game:inst22|inst2~0 {} distinctHZ:inst12|inst6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 0.000ns 2.847ns 1.724ns 1.794ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fake source 9.126 ns - Longest register " "Info: - Longest clock path from clock \"Fake\" to source register is 9.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fake 1 CLK PIN_43 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_43; Fanout = 2; CLK Node = 'Fake'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fake } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 424 712 880 440 "Fake" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(0.511 ns) 4.490 ns fake_game:inst22\|inst2~0 2 COMB LC_X12_Y7_N9 1 " "Info: 2: + IC(2.847 ns) + CELL(0.511 ns) = 4.490 ns; Loc. = LC_X12_Y7_N9; Fanout = 1; COMB Node = 'fake_game:inst22\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.358 ns" { Fake fake_game:inst22|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.200 ns) 6.414 ns distinctHZ:inst12\|inst6 3 COMB LC_X10_Y7_N9 4 " "Info: 3: + IC(1.724 ns) + CELL(0.200 ns) = 6.414 ns; Loc. = LC_X10_Y7_N9; Fanout = 4; COMB Node = 'distinctHZ:inst12\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.924 ns" { fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.918 ns) 9.126 ns distinctHZ:inst12\|74160:inst\|6 4 REG LC_X8_Y7_N7 6 " "Info: 4: + IC(1.794 ns) + CELL(0.918 ns) = 9.126 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'distinctHZ:inst12\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.712 ns" { distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.761 ns ( 30.25 % ) " "Info: Total cell delay = 2.761 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.365 ns ( 69.75 % ) " "Info: Total interconnect delay = 6.365 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.126 ns" { Fake fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "9.126 ns" { Fake {} Fake~combout {} fake_game:inst22|inst2~0 {} distinctHZ:inst12|inst6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 0.000ns 2.847ns 1.724ns 1.794ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.126 ns" { Fake fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "9.126 ns" { Fake {} Fake~combout {} fake_game:inst22|inst2~0 {} distinctHZ:inst12|inst6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 0.000ns 2.847ns 1.724ns 1.794ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.133 ns" { distinctHZ:inst12|74160:inst|6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "3.133 ns" { distinctHZ:inst12|74160:inst|6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 2.542ns } { 0.000ns 0.591ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.126 ns" { Fake fake_game:inst22|inst2~0 distinctHZ:inst12|inst6 distinctHZ:inst12|74160:inst|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "9.126 ns" { Fake {} Fake~combout {} fake_game:inst22|inst2~0 {} distinctHZ:inst12|inst6 {} distinctHZ:inst12|74160:inst|6 {} } { 0.000ns 0.000ns 2.847ns 1.724ns 1.794ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_Scan 27 " "Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock \"CLK_Scan\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "distinctHZ:inst13\|74160:inst\|7 distinctHZ:inst13\|74160:inst\|7 CLK_Scan 15.001 ns " "Info: Found hold time violation between source  pin or register \"distinctHZ:inst13\|74160:inst\|7\" and destination pin or register \"distinctHZ:inst13\|74160:inst\|7\" for clock \"CLK_Scan\" (Hold time is 15.001 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.686 ns + Largest " "Info: + Largest clock skew is 16.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan destination 42.972 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Scan\" to destination register is 42.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns FreqDiv16:inst1\|74161:inst\|f74161:sub\|9 6 REG LC_X4_Y7_N0 5 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'FreqDiv16:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.740 ns) 24.916 ns delay_button:inst4\|inst11 7 COMB LC_X6_Y5_N3 4 " "Info: 7: + IC(2.695 ns) + CELL(0.740 ns) = 24.916 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.435 ns" { FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.294 ns) 26.871 ns delay_button:inst4\|74160:inst27\|7 8 REG LC_X6_Y5_N1 5 " "Info: 8: + IC(0.661 ns) + CELL(1.294 ns) = 26.871 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.955 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.200 ns) 28.079 ns distinctHZ:inst11\|inst6 9 COMB LC_X6_Y5_N4 4 " "Info: 9: + IC(1.008 ns) + CELL(0.200 ns) = 28.079 ns; Loc. = LC_X6_Y5_N4; Fanout = 4; COMB Node = 'distinctHZ:inst11\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(1.294 ns) 31.596 ns distinctHZ:inst11\|74160:inst\|7 10 REG LC_X8_Y7_N2 6 " "Info: 10: + IC(2.223 ns) + CELL(1.294 ns) = 31.596 ns; Loc. = LC_X8_Y7_N2; Fanout = 6; REG Node = 'distinctHZ:inst11\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.517 ns" { distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.740 ns) 34.475 ns euqal:inst7\|inst3~0 11 COMB LC_X9_Y6_N9 1 " "Info: 11: + IC(2.139 ns) + CELL(0.740 ns) = 34.475 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'euqal:inst7\|inst3~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.879 ns" { distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 35.417 ns euqal:inst7\|inst3 12 COMB LC_X9_Y6_N0 2 " "Info: 12: + IC(0.742 ns) + CELL(0.200 ns) = 35.417 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; COMB Node = 'euqal:inst7\|inst3'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { euqal:inst7|inst3~0 euqal:inst7|inst3 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.740 ns) 38.090 ns fake_game:inst23\|inst2~0 13 COMB LC_X12_Y7_N5 1 " "Info: 13: + IC(1.933 ns) + CELL(0.740 ns) = 38.090 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.673 ns" { euqal:inst7|inst3 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 40.348 ns distinctHZ:inst13\|inst6 14 COMB LC_X12_Y6_N2 4 " "Info: 14: + IC(1.747 ns) + CELL(0.511 ns) = 40.348 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 42.972 ns distinctHZ:inst13\|74160:inst\|7 15 REG LC_X9_Y6_N1 5 " "Info: 15: + IC(1.706 ns) + CELL(0.918 ns) = 42.972 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.270 ns ( 33.21 % ) " "Info: Total cell delay = 14.270 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.702 ns ( 66.79 % ) " "Info: Total interconnect delay = 28.702 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan source 26.286 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Scan\" to source register is 26.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns Freq_Divider:inst\|sclkout1 6 REG LC_X12_Y7_N3 3 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X12_Y7_N3; Fanout = 3; REG Node = 'Freq_Divider:inst\|sclkout1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.200 ns) 23.662 ns distinctHZ:inst13\|inst6 7 COMB LC_X12_Y6_N2 4 " "Info: 7: + IC(1.981 ns) + CELL(0.200 ns) = 23.662 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 26.286 ns distinctHZ:inst13\|74160:inst\|7 8 REG LC_X9_Y6_N1 5 " "Info: 8: + IC(1.706 ns) + CELL(0.918 ns) = 26.286 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.751 ns ( 33.29 % ) " "Info: Total cell delay = 8.751 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.535 ns ( 66.71 % ) " "Info: Total interconnect delay = 17.535 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.530 ns - Shortest register register " "Info: - Shortest register to register delay is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|7 1 REG LC_X9_Y6_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.591 ns) 1.530 ns distinctHZ:inst13\|74160:inst\|7 2 REG LC_X9_Y6_N1 5 " "Info: 2: + IC(0.939 ns) + CELL(0.591 ns) = 1.530 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.63 % ) " "Info: Total cell delay = 0.591 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 61.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { distinctHZ:inst13|74160:inst|7 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.286 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 Freq_Divider:inst|sclkout1 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "26.286 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} Freq_Divider:inst|sclkout1 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 1.981ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { distinctHZ:inst13|74160:inst|7 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RESET 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"RESET\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "distinctHZ:inst13\|74160:inst\|7 distinctHZ:inst13\|74160:inst\|7 RESET 3.204 ns " "Info: Found hold time violation between source  pin or register \"distinctHZ:inst13\|74160:inst\|7\" and destination pin or register \"distinctHZ:inst13\|74160:inst\|7\" for clock \"RESET\" (Hold time is 3.204 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.889 ns + Largest " "Info: + Largest clock skew is 4.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET destination 21.942 ns + Longest register " "Info: + Longest clock path from clock \"RESET\" to destination register is 21.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'RESET'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.511 ns) 3.886 ns delay_button:inst4\|inst11 2 COMB LC_X6_Y5_N3 4 " "Info: 2: + IC(2.243 ns) + CELL(0.511 ns) = 3.886 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { RESET delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.294 ns) 5.841 ns delay_button:inst4\|74160:inst27\|7 3 REG LC_X6_Y5_N1 5 " "Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.841 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.955 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.200 ns) 7.049 ns distinctHZ:inst11\|inst6 4 COMB LC_X6_Y5_N4 4 " "Info: 4: + IC(1.008 ns) + CELL(0.200 ns) = 7.049 ns; Loc. = LC_X6_Y5_N4; Fanout = 4; COMB Node = 'distinctHZ:inst11\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(1.294 ns) 10.566 ns distinctHZ:inst11\|74160:inst\|7 5 REG LC_X8_Y7_N2 6 " "Info: 5: + IC(2.223 ns) + CELL(1.294 ns) = 10.566 ns; Loc. = LC_X8_Y7_N2; Fanout = 6; REG Node = 'distinctHZ:inst11\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.517 ns" { distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.740 ns) 13.445 ns euqal:inst7\|inst3~0 6 COMB LC_X9_Y6_N9 1 " "Info: 6: + IC(2.139 ns) + CELL(0.740 ns) = 13.445 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'euqal:inst7\|inst3~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.879 ns" { distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 14.387 ns euqal:inst7\|inst3 7 COMB LC_X9_Y6_N0 2 " "Info: 7: + IC(0.742 ns) + CELL(0.200 ns) = 14.387 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; COMB Node = 'euqal:inst7\|inst3'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { euqal:inst7|inst3~0 euqal:inst7|inst3 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.740 ns) 17.060 ns fake_game:inst23\|inst2~0 8 COMB LC_X12_Y7_N5 1 " "Info: 8: + IC(1.933 ns) + CELL(0.740 ns) = 17.060 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.673 ns" { euqal:inst7|inst3 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 19.318 ns distinctHZ:inst13\|inst6 9 COMB LC_X12_Y6_N2 4 " "Info: 9: + IC(1.747 ns) + CELL(0.511 ns) = 19.318 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 21.942 ns distinctHZ:inst13\|74160:inst\|7 10 REG LC_X9_Y6_N1 5 " "Info: 10: + IC(1.706 ns) + CELL(0.918 ns) = 21.942 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.540 ns ( 34.36 % ) " "Info: Total cell delay = 7.540 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.402 ns ( 65.64 % ) " "Info: Total interconnect delay = 14.402 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET source 17.053 ns - Shortest register " "Info: - Shortest clock path from clock \"RESET\" to source register is 17.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'RESET'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.511 ns) 3.891 ns delay_button:inst6\|inst11 2 COMB LC_X6_Y5_N8 4 " "Info: 2: + IC(2.248 ns) + CELL(0.511 ns) = 3.891 ns; Loc. = LC_X6_Y5_N8; Fanout = 4; COMB Node = 'delay_button:inst6\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { RESET delay_button:inst6|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(1.294 ns) 6.849 ns delay_button:inst6\|74160:inst27\|7 3 REG LC_X5_Y6_N0 5 " "Info: 3: + IC(1.664 ns) + CELL(1.294 ns) = 6.849 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'delay_button:inst6\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.200 ns) 9.016 ns delay_button:inst6\|inst13 4 COMB LC_X6_Y5_N0 1 " "Info: 4: + IC(1.967 ns) + CELL(0.200 ns) = 9.016 ns; Loc. = LC_X6_Y5_N0; Fanout = 1; COMB Node = 'delay_button:inst6\|inst13'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.167 ns" { delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 264 680 744 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.200 ns) 12.171 ns fake_game:inst23\|inst2~0 5 COMB LC_X12_Y7_N5 1 " "Info: 5: + IC(2.955 ns) + CELL(0.200 ns) = 12.171 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.155 ns" { delay_button:inst6|inst13 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 14.429 ns distinctHZ:inst13\|inst6 6 COMB LC_X12_Y6_N2 4 " "Info: 6: + IC(1.747 ns) + CELL(0.511 ns) = 14.429 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 17.053 ns distinctHZ:inst13\|74160:inst\|7 7 REG LC_X9_Y6_N1 5 " "Info: 7: + IC(1.706 ns) + CELL(0.918 ns) = 17.053 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.766 ns ( 27.95 % ) " "Info: Total cell delay = 4.766 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.287 ns ( 72.05 % ) " "Info: Total interconnect delay = 12.287 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.530 ns - Shortest register register " "Info: - Shortest register to register delay is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|7 1 REG LC_X9_Y6_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.591 ns) 1.530 ns distinctHZ:inst13\|74160:inst\|7 2 REG LC_X9_Y6_N1 5 " "Info: 2: + IC(0.939 ns) + CELL(0.591 ns) = 1.530 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.63 % ) " "Info: Total cell delay = 0.591 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 61.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { distinctHZ:inst13|74160:inst|7 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.942 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "21.942 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.243ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.053 ns" { RESET delay_button:inst6|inst11 delay_button:inst6|74160:inst27|7 delay_button:inst6|inst13 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "17.053 ns" { RESET {} RESET~combout {} delay_button:inst6|inst11 {} delay_button:inst6|74160:inst27|7 {} delay_button:inst6|inst13 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 2.248ns 1.664ns 1.967ns 2.955ns 1.747ns 1.706ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { distinctHZ:inst13|74160:inst|7 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { distinctHZ:inst13|74160:inst|7 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.939ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "delay_button:inst4\|74160:inst27\|7 Start RESET -0.130 ns register " "Info: tsu for register \"delay_button:inst4\|74160:inst27\|7\" (data pin = \"Start\", clock pin = \"RESET\") is -0.130 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.002 ns + Longest pin register " "Info: + Longest pin to register delay is 5.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Start 1 PIN PIN_44 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 16; PIN Node = 'Start'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 544 696 864 560 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.066 ns) + CELL(0.804 ns) 5.002 ns delay_button:inst4\|74160:inst27\|7 2 REG LC_X6_Y5_N1 5 " "Info: 2: + IC(3.066 ns) + CELL(0.804 ns) = 5.002 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.870 ns" { Start delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 38.70 % ) " "Info: Total cell delay = 1.936 ns ( 38.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 61.30 % ) " "Info: Total interconnect delay = 3.066 ns ( 61.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.002 ns" { Start delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.002 ns" { Start {} Start~combout {} delay_button:inst4|74160:inst27|7 {} } { 0.000ns 0.000ns 3.066ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET destination 5.465 ns - Shortest register " "Info: - Shortest clock path from clock \"RESET\" to destination register is 5.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'RESET'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -144 680 848 -128 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.511 ns) 3.886 ns delay_button:inst4\|inst11 2 COMB LC_X6_Y5_N3 4 " "Info: 2: + IC(2.243 ns) + CELL(0.511 ns) = 3.886 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { RESET delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.918 ns) 5.465 ns delay_button:inst4\|74160:inst27\|7 3 REG LC_X6_Y5_N1 5 " "Info: 3: + IC(0.661 ns) + CELL(0.918 ns) = 5.465 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.579 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.561 ns ( 46.86 % ) " "Info: Total cell delay = 2.561 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.904 ns ( 53.14 % ) " "Info: Total interconnect delay = 2.904 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.465 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.465 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} } { 0.000ns 0.000ns 2.243ns 0.661ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.002 ns" { Start delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.002 ns" { Start {} Start~combout {} delay_button:inst4|74160:inst27|7 {} } { 0.000ns 0.000ns 3.066ns } { 0.000ns 1.132ns 0.804ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.465 ns" { RESET delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.465 ns" { RESET {} RESET~combout {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} } { 0.000ns 0.000ns 2.243ns 0.661ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Scan SEG\[0\] distinctHZ:inst13\|74160:inst\|7 54.682 ns register " "Info: tco from clock \"CLK_Scan\" to destination pin \"SEG\[0\]\" through register \"distinctHZ:inst13\|74160:inst\|7\" is 54.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan source 42.972 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Scan\" to source register is 42.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns FreqDiv16:inst1\|74161:inst\|f74161:sub\|9 6 REG LC_X4_Y7_N0 5 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'FreqDiv16:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.740 ns) 24.916 ns delay_button:inst4\|inst11 7 COMB LC_X6_Y5_N3 4 " "Info: 7: + IC(2.695 ns) + CELL(0.740 ns) = 24.916 ns; Loc. = LC_X6_Y5_N3; Fanout = 4; COMB Node = 'delay_button:inst4\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.435 ns" { FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(1.294 ns) 26.871 ns delay_button:inst4\|74160:inst27\|7 8 REG LC_X6_Y5_N1 5 " "Info: 8: + IC(0.661 ns) + CELL(1.294 ns) = 26.871 ns; Loc. = LC_X6_Y5_N1; Fanout = 5; REG Node = 'delay_button:inst4\|74160:inst27\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.955 ns" { delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.200 ns) 28.079 ns distinctHZ:inst11\|inst6 9 COMB LC_X6_Y5_N4 4 " "Info: 9: + IC(1.008 ns) + CELL(0.200 ns) = 28.079 ns; Loc. = LC_X6_Y5_N4; Fanout = 4; COMB Node = 'distinctHZ:inst11\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(1.294 ns) 31.596 ns distinctHZ:inst11\|74160:inst\|7 10 REG LC_X8_Y7_N2 6 " "Info: 10: + IC(2.223 ns) + CELL(1.294 ns) = 31.596 ns; Loc. = LC_X8_Y7_N2; Fanout = 6; REG Node = 'distinctHZ:inst11\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.517 ns" { distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.740 ns) 34.475 ns euqal:inst7\|inst3~0 11 COMB LC_X9_Y6_N9 1 " "Info: 11: + IC(2.139 ns) + CELL(0.740 ns) = 34.475 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'euqal:inst7\|inst3~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.879 ns" { distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 35.417 ns euqal:inst7\|inst3 12 COMB LC_X9_Y6_N0 2 " "Info: 12: + IC(0.742 ns) + CELL(0.200 ns) = 35.417 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; COMB Node = 'euqal:inst7\|inst3'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { euqal:inst7|inst3~0 euqal:inst7|inst3 } "NODE_NAME" } } { "driver/BlockDesignFile/euqal.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/euqal.bdf" { { 192 600 664 240 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.740 ns) 38.090 ns fake_game:inst23\|inst2~0 13 COMB LC_X12_Y7_N5 1 " "Info: 13: + IC(1.933 ns) + CELL(0.740 ns) = 38.090 ns; Loc. = LC_X12_Y7_N5; Fanout = 1; COMB Node = 'fake_game:inst23\|inst2~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.673 ns" { euqal:inst7|inst3 fake_game:inst23|inst2~0 } "NODE_NAME" } } { "driver/BlockDesignFile/fake_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/fake_game.bdf" { { 536 672 736 584 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.511 ns) 40.348 ns distinctHZ:inst13\|inst6 14 COMB LC_X12_Y6_N2 4 " "Info: 14: + IC(1.747 ns) + CELL(0.511 ns) = 40.348 ns; Loc. = LC_X12_Y6_N2; Fanout = 4; COMB Node = 'distinctHZ:inst13\|inst6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 } "NODE_NAME" } } { "driver/BlockDesignFile/distinctHZ.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/distinctHZ.bdf" { { 336 136 200 384 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.918 ns) 42.972 ns distinctHZ:inst13\|74160:inst\|7 15 REG LC_X9_Y6_N1 5 " "Info: 15: + IC(1.706 ns) + CELL(0.918 ns) = 42.972 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.270 ns ( 33.21 % ) " "Info: Total cell delay = 14.270 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.702 ns ( 66.79 % ) " "Info: Total interconnect delay = 28.702 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.334 ns + Longest register pin " "Info: + Longest register to pin delay is 11.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|7 1 REG LC_X9_Y6_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N1; Fanout = 5; REG Node = 'distinctHZ:inst13\|74160:inst\|7'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.511 ns) 2.609 ns Scan_Disp_ABCDIG:inst31\|Mux12~1 2 COMB LC_X8_Y5_N0 11 " "Info: 2: + IC(2.098 ns) + CELL(0.511 ns) = 2.609 ns; Loc. = LC_X8_Y5_N0; Fanout = 11; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux12~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { distinctHZ:inst13|74160:inst|7 Scan_Disp_ABCDIG:inst31|Mux12~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.914 ns) 5.432 ns Scan_Disp_ABCDIG:inst31\|Mux20~1 3 COMB LC_X11_Y6_N5 1 " "Info: 3: + IC(1.909 ns) + CELL(0.914 ns) = 5.432 ns; Loc. = LC_X11_Y6_N5; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux20~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.823 ns" { Scan_Disp_ABCDIG:inst31|Mux12~1 Scan_Disp_ABCDIG:inst31|Mux20~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.200 ns) 7.303 ns Scan_Disp_ABCDIG:inst31\|Mux20~2 4 COMB LC_X11_Y7_N2 1 " "Info: 4: + IC(1.671 ns) + CELL(0.200 ns) = 7.303 ns; Loc. = LC_X11_Y7_N2; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux20~2'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { Scan_Disp_ABCDIG:inst31|Mux20~1 Scan_Disp_ABCDIG:inst31|Mux20~2 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(2.322 ns) 11.334 ns SEG\[0\] 5 PIN PIN_76 0 " "Info: 5: + IC(1.709 ns) + CELL(2.322 ns) = 11.334 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'SEG\[0\]'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.031 ns" { Scan_Disp_ABCDIG:inst31|Mux20~2 SEG[0] } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -48 2288 2464 -32 "SEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.947 ns ( 34.82 % ) " "Info: Total cell delay = 3.947 ns ( 34.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.387 ns ( 65.18 % ) " "Info: Total interconnect delay = 7.387 ns ( 65.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.334 ns" { distinctHZ:inst13|74160:inst|7 Scan_Disp_ABCDIG:inst31|Mux12~1 Scan_Disp_ABCDIG:inst31|Mux20~1 Scan_Disp_ABCDIG:inst31|Mux20~2 SEG[0] } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "11.334 ns" { distinctHZ:inst13|74160:inst|7 {} Scan_Disp_ABCDIG:inst31|Mux12~1 {} Scan_Disp_ABCDIG:inst31|Mux20~1 {} Scan_Disp_ABCDIG:inst31|Mux20~2 {} SEG[0] {} } { 0.000ns 2.098ns 1.909ns 1.671ns 1.709ns } { 0.000ns 0.511ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "42.972 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|9 delay_button:inst4|inst11 delay_button:inst4|74160:inst27|7 distinctHZ:inst11|inst6 distinctHZ:inst11|74160:inst|7 euqal:inst7|inst3~0 euqal:inst7|inst3 fake_game:inst23|inst2~0 distinctHZ:inst13|inst6 distinctHZ:inst13|74160:inst|7 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "42.972 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|9 {} delay_button:inst4|inst11 {} delay_button:inst4|74160:inst27|7 {} distinctHZ:inst11|inst6 {} distinctHZ:inst11|74160:inst|7 {} euqal:inst7|inst3~0 {} euqal:inst7|inst3 {} fake_game:inst23|inst2~0 {} distinctHZ:inst13|inst6 {} distinctHZ:inst13|74160:inst|7 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.695ns 0.661ns 1.008ns 2.223ns 2.139ns 0.742ns 1.933ns 1.747ns 1.706ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 1.294ns 0.200ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.334 ns" { distinctHZ:inst13|74160:inst|7 Scan_Disp_ABCDIG:inst31|Mux12~1 Scan_Disp_ABCDIG:inst31|Mux20~1 Scan_Disp_ABCDIG:inst31|Mux20~2 SEG[0] } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "11.334 ns" { distinctHZ:inst13|74160:inst|7 {} Scan_Disp_ABCDIG:inst31|Mux12~1 {} Scan_Disp_ABCDIG:inst31|Mux20~1 {} Scan_Disp_ABCDIG:inst31|Mux20~2 {} SEG[0] {} } { 0.000ns 2.098ns 1.909ns 1.671ns 1.709ns } { 0.000ns 0.511ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Start SEG\[3\] 12.794 ns Longest " "Info: Longest tpd from source pin \"Start\" to destination pin \"SEG\[3\]\" is 12.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Start 1 PIN PIN_44 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 16; PIN Node = 'Start'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 544 696 864 560 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.895 ns) + CELL(0.200 ns) 4.227 ns Scan_Disp_ABCDIG:inst31\|Mux9~0 2 COMB LC_X11_Y7_N5 12 " "Info: 2: + IC(2.895 ns) + CELL(0.200 ns) = 4.227 ns; Loc. = LC_X11_Y7_N5; Fanout = 12; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux9~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.095 ns" { Start Scan_Disp_ABCDIG:inst31|Mux9~0 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.699 ns) + CELL(0.511 ns) 7.437 ns Scan_Disp_ABCDIG:inst31\|Mux17~1 3 COMB LC_X8_Y5_N6 1 " "Info: 3: + IC(2.699 ns) + CELL(0.511 ns) = 7.437 ns; Loc. = LC_X8_Y5_N6; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux17~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.210 ns" { Scan_Disp_ABCDIG:inst31|Mux9~0 Scan_Disp_ABCDIG:inst31|Mux17~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(2.322 ns) 12.794 ns SEG\[3\] 4 PIN PIN_75 0 " "Info: 4: + IC(3.035 ns) + CELL(2.322 ns) = 12.794 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'SEG\[3\]'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.357 ns" { Scan_Disp_ABCDIG:inst31|Mux17~1 SEG[3] } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -48 2288 2464 -32 "SEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.165 ns ( 32.55 % ) " "Info: Total cell delay = 4.165 ns ( 32.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.629 ns ( 67.45 % ) " "Info: Total interconnect delay = 8.629 ns ( 67.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.794 ns" { Start Scan_Disp_ABCDIG:inst31|Mux9~0 Scan_Disp_ABCDIG:inst31|Mux17~1 SEG[3] } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "12.794 ns" { Start {} Start~combout {} Scan_Disp_ABCDIG:inst31|Mux9~0 {} Scan_Disp_ABCDIG:inst31|Mux17~1 {} SEG[3] {} } { 0.000ns 0.000ns 2.895ns 2.699ns 3.035ns } { 0.000ns 1.132ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "delay_button:inst3\|74160:inst27\|6 Start CLK_Scan 23.279 ns register " "Info: th for register \"delay_button:inst3\|74160:inst27\|6\" (data pin = \"Start\", clock pin = \"CLK_Scan\") is 23.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Scan destination 28.332 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Scan\" to destination register is 28.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_Scan 1 CLK PIN_12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_Scan'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Scan } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns Freq_Divider:inst\|sclkout1M 2 REG LC_X8_Y4_N7 11 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; REG Node = 'Freq_Divider:inst\|sclkout1M'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_Scan Freq_Divider:inst|sclkout1M } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(1.294 ns) 9.632 ns Freq_Divider:inst\|sclkout1k 3 REG LC_X7_Y5_N9 8 " "Info: 3: + IC(4.281 ns) + CELL(1.294 ns) = 9.632 ns; Loc. = LC_X7_Y5_N9; Fanout = 8; REG Node = 'Freq_Divider:inst\|sclkout1k'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.575 ns" { Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(1.294 ns) 15.172 ns Freq_Divider:inst\|sclkout100 4 REG LC_X10_Y3_N0 5 " "Info: 4: + IC(4.246 ns) + CELL(1.294 ns) = 15.172 ns; Loc. = LC_X10_Y3_N0; Fanout = 5; REG Node = 'Freq_Divider:inst\|sclkout100'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.294 ns) 17.315 ns Freq_Divider:inst\|sclkout10 5 REG LC_X10_Y3_N7 9 " "Info: 5: + IC(0.849 ns) + CELL(1.294 ns) = 17.315 ns; Loc. = LC_X10_Y3_N7; Fanout = 9; REG Node = 'Freq_Divider:inst\|sclkout10'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 } "NODE_NAME" } } { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.294 ns) 21.481 ns FreqDiv16:inst1\|74161:inst\|f74161:sub\|87 6 REG LC_X4_Y7_N1 5 " "Info: 6: + IC(2.872 ns) + CELL(1.294 ns) = 21.481 ns; Loc. = LC_X4_Y7_N1; Fanout = 5; REG Node = 'FreqDiv16:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(0.740 ns) 24.867 ns delay_button:inst3\|inst11 7 COMB LC_X6_Y5_N2 4 " "Info: 7: + IC(2.646 ns) + CELL(0.740 ns) = 24.867 ns; Loc. = LC_X6_Y5_N2; Fanout = 4; COMB Node = 'delay_button:inst3\|inst11'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.386 ns" { FreqDiv16:inst1|74161:inst|f74161:sub|87 delay_button:inst3|inst11 } "NODE_NAME" } } { "driver/BlockDesignFile/delay_button.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/delay_button.bdf" { { 344 312 376 392 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.918 ns) 28.332 ns delay_button:inst3\|74160:inst27\|6 8 REG LC_X5_Y4_N1 4 " "Info: 8: + IC(2.547 ns) + CELL(0.918 ns) = 28.332 ns; Loc. = LC_X5_Y4_N1; Fanout = 4; REG Node = 'delay_button:inst3\|74160:inst27\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.465 ns" { delay_button:inst3|inst11 delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.291 ns ( 32.79 % ) " "Info: Total cell delay = 9.291 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.041 ns ( 67.21 % ) " "Info: Total interconnect delay = 19.041 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "28.332 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|87 delay_button:inst3|inst11 delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "28.332 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|87 {} delay_button:inst3|inst11 {} delay_button:inst3|74160:inst27|6 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.646ns 2.547ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.274 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Start 1 PIN PIN_44 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 16; PIN Node = 'Start'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 544 696 864 560 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.899 ns) + CELL(1.243 ns) 5.274 ns delay_button:inst3\|74160:inst27\|6 2 REG LC_X5_Y4_N1 4 " "Info: 2: + IC(2.899 ns) + CELL(1.243 ns) = 5.274 ns; Loc. = LC_X5_Y4_N1; Fanout = 4; REG Node = 'delay_button:inst3\|74160:inst27\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.142 ns" { Start delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 45.03 % ) " "Info: Total cell delay = 2.375 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 54.97 % ) " "Info: Total interconnect delay = 2.899 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.274 ns" { Start delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.274 ns" { Start {} Start~combout {} delay_button:inst3|74160:inst27|6 {} } { 0.000ns 0.000ns 2.899ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "28.332 ns" { CLK_Scan Freq_Divider:inst|sclkout1M Freq_Divider:inst|sclkout1k Freq_Divider:inst|sclkout100 Freq_Divider:inst|sclkout10 FreqDiv16:inst1|74161:inst|f74161:sub|87 delay_button:inst3|inst11 delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "28.332 ns" { CLK_Scan {} CLK_Scan~combout {} Freq_Divider:inst|sclkout1M {} Freq_Divider:inst|sclkout1k {} Freq_Divider:inst|sclkout100 {} Freq_Divider:inst|sclkout10 {} FreqDiv16:inst1|74161:inst|f74161:sub|87 {} delay_button:inst3|inst11 {} delay_button:inst3|74160:inst27|6 {} } { 0.000ns 0.000ns 1.600ns 4.281ns 4.246ns 0.849ns 2.872ns 2.646ns 2.547ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.740ns 0.918ns } "" } } { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.274 ns" { Start delay_button:inst3|74160:inst27|6 } "NODE_NAME" } } { "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/eda/altrea/91/quartus/bin64/Technology_Viewer.qrui" "5.274 ns" { Start {} Start~combout {} delay_button:inst3|74160:inst27|6 {} } { 0.000ns 0.000ns 2.899ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4359 " "Info: Peak virtual memory: 4359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:46:34 2023 " "Info: Processing ended: Fri Oct 27 22:46:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
