<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="freq_conv.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Freq_conv_MAIN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Freq_conv_MAIN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Freq_conv_MAIN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Freq_conv_MAIN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Freq_conv_MAIN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Freq_conv_MAIN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Freq_conv_MAIN.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Freq_conv_MAIN.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Freq_conv_MAIN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Freq_conv_MAIN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Freq_conv_MAIN.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Freq_conv_MAIN.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Freq_conv_MAIN.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Freq_conv_MAIN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Freq_conv_MAIN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Freq_conv_MAIN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Freq_conv_MAIN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Freq_conv_MAIN.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Freq_conv_MAIN.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Freq_conv_MAIN.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Freq_conv_MAIN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Freq_conv_MAIN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Freq_conv_MAIN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Freq_conv_MAIN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Freq_conv_MAIN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Freq_conv_MAIN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Freq_conv_MAIN_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Freq_conv_MAIN_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Freq_conv_MAIN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Freq_conv_MAIN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Freq_conv_MAIN_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Freq_conv_MAIN_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Freq_conv_MAIN_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Freq_conv_MAIN_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Freq_conv_MAIN_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Freq_conv_MAIN_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="freq_conv_main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="freq_conv_main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="freq_conv_main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="fx_conv.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="fx_conv_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1386842386" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="3233230925193303090" xil_pn:start_ts="1386842381">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1376045957" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1376045957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376045957" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-893363855575748930" xil_pn:start_ts="1376045957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376045957" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3943700610920262428" xil_pn:start_ts="1376045957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376045957" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1376045957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376046157" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6158310888377867324" xil_pn:start_ts="1376046157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376045959" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1376045959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1376045959" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8158164832258436562" xil_pn:start_ts="1376045959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385226211" xil_pn:in_ck="6460896105941547689" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8616527220364443519" xil_pn:start_ts="1385226201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Freq_conv_MAIN.lso"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ngc"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ngr"/>
      <outfile xil_pn:name="Freq_conv_MAIN.prj"/>
      <outfile xil_pn:name="Freq_conv_MAIN.stx"/>
      <outfile xil_pn:name="Freq_conv_MAIN.syr"/>
      <outfile xil_pn:name="Freq_conv_MAIN.xst"/>
      <outfile xil_pn:name="Freq_conv_MAIN_vhdl.prj"/>
      <outfile xil_pn:name="Freq_conv_MAIN_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1376046936" xil_pn:in_ck="3696666986066252676" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8124125765383061263" xil_pn:start_ts="1376046936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385226228" xil_pn:in_ck="6860296464487157105" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5197021896846508751" xil_pn:start_ts="1385226221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Freq_conv_MAIN.bld"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ngd"/>
      <outfile xil_pn:name="Freq_conv_MAIN_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1385226238" xil_pn:in_ck="-6112444226135051438" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1385226228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Freq_conv_MAIN.pcf"/>
      <outfile xil_pn:name="Freq_conv_MAIN_map.map"/>
      <outfile xil_pn:name="Freq_conv_MAIN_map.mrp"/>
      <outfile xil_pn:name="Freq_conv_MAIN_map.ncd"/>
      <outfile xil_pn:name="Freq_conv_MAIN_map.ngm"/>
      <outfile xil_pn:name="Freq_conv_MAIN_map.xrpt"/>
      <outfile xil_pn:name="Freq_conv_MAIN_summary.xml"/>
      <outfile xil_pn:name="Freq_conv_MAIN_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1385226252" xil_pn:in_ck="5271568069678992459" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1385226238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ncd"/>
      <outfile xil_pn:name="Freq_conv_MAIN.pad"/>
      <outfile xil_pn:name="Freq_conv_MAIN.par"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ptwx"/>
      <outfile xil_pn:name="Freq_conv_MAIN.unroutes"/>
      <outfile xil_pn:name="Freq_conv_MAIN.xpi"/>
      <outfile xil_pn:name="Freq_conv_MAIN_pad.csv"/>
      <outfile xil_pn:name="Freq_conv_MAIN_pad.txt"/>
      <outfile xil_pn:name="Freq_conv_MAIN_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1385226545" xil_pn:in_ck="7434978041606913290" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1385226534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Freq_conv_MAIN.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="freq_conv_main.bgn"/>
      <outfile xil_pn:name="freq_conv_main.bit"/>
      <outfile xil_pn:name="freq_conv_main.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1379414088" xil_pn:in_ck="7724407045272479604" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1379414088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1385226252" xil_pn:in_ck="9188872154717727566" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1385226249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Freq_conv_MAIN.twr"/>
      <outfile xil_pn:name="Freq_conv_MAIN.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
