{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:46:36 2020 " "Info: Processing started: Tue Dec 22 16:46:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_fenpingqi/zjw_fenpingqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_fenpingqi/zjw_fenpingqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_fenpingqi-ART " "Info: Found design unit 1: zjw_fenpingqi-ART" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_fenpingqi " "Info: Found entity 1: zjw_fenpingqi" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_ALU_yiweiluoji-pten " "Info: Found design unit 1: zjw_ALU_yiweiluoji-pten" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_ALU_yiweiluoji " "Info: Found entity 1: zjw_ALU_yiweiluoji" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU/zjw_ALU_yiweiluoji.vhd " "Warning: Can't analyze file -- file J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU/zjw_ALU_yiweiluoji.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_erjiguan/zjw_erjiguan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_erjiguan/zjw_erjiguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_erjiguan-peleven " "Info: Found design unit 1: zjw_erjiguan-peleven" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_erjiguan " "Info: Found entity 1: zjw_erjiguan" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_DCZ/zjw_DCZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_DCZ/zjw_DCZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_DCZ-pnine " "Info: Found design unit 1: zjw_DCZ-pnine" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_DCZ " "Info: Found entity 1: zjw_DCZ" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_IR/zjw_IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_IR/zjw_IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_IR-peight " "Info: Found design unit 1: zjw_IR-peight" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_IR " "Info: Found entity 1: zjw_IR" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_jicunqizu/zjw_jicunqizu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_jicunqizu/zjw_jicunqizu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_jicunqizu-pseven " "Info: Found design unit 1: zjw_jicunqizu-pseven" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_jicunqizu " "Info: Found entity 1: zjw_jicunqizu" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_xuanzeqi/zjw_xuanzeqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_xuanzeqi/zjw_xuanzeqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_xuanzeqi-psix " "Info: Found design unit 1: zjw_xuanzeqi-psix" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_xuanzeqi " "Info: Found entity 1: zjw_xuanzeqi" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_PC/zjw_PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_PC/zjw_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_PC-pfive " "Info: Found design unit 1: zjw_PC-pfive" {  } { { "../zjw_PC/zjw_PC.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_PC/zjw_PC.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_PC " "Info: Found entity 1: zjw_PC" {  } { { "../zjw_PC/zjw_PC.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_PC/zjw_PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_SM/zjw_SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_SM/zjw_SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_SM-pfour " "Info: Found design unit 1: zjw_SM-pfour" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_SM " "Info: Found entity 1: zjw_SM" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_kaiguan/zjw_kaiguan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_kaiguan/zjw_kaiguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_kaiguan-ppp " "Info: Found design unit 1: zjw_kaiguan-ppp" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_kaiguan " "Info: Found entity 1: zjw_kaiguan" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_zhilingyimaqi-pp " "Info: Found design unit 1: zjw_zhilingyimaqi-pp" {  } { { "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_zhilingyimaqi " "Info: Found entity 1: zjw_zhilingyimaqi" {  } { { "../zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_zhilingyimaqi/zjw_zhilingyimaqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zjw_kongzhiqi/zjw_kongzhiqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zjw_kongzhiqi/zjw_kongzhiqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_kongzhiqi-p " "Info: Found design unit 1: zjw_kongzhiqi-p" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_kongzhiqi " "Info: Found entity 1: zjw_kongzhiqi" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pcpu " "Info: Found entity 1: pcpu" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcpu " "Info: Elaborating entity \"pcpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_jicunqizu zjw_jicunqizu:inst13 " "Info: Elaborating entity \"zjw_jicunqizu\" for hierarchy \"zjw_jicunqizu:inst13\"" {  } { { "pcpu.bdf" "inst13" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 368 144 312 560 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[0\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[0\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[1\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[1\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[2\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[2\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[3\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[3\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[4\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[4\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[5\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[5\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[6\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[6\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[7\] zjw_jicunqizu.vhd(37) " "Info (10041): Inferred latch for \"BUSB\[7\]\" at zjw_jicunqizu.vhd(37)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[0\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[0\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[1\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[1\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[2\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[2\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[3\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[3\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[4\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[4\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[5\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[5\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[6\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[6\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[7\] zjw_jicunqizu.vhd(34) " "Info (10041): Inferred latch for \"BUSA\[7\]\" at zjw_jicunqizu.vhd(34)" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_IR zjw_IR:inst14 " "Info: Elaborating entity \"zjw_IR\" for hierarchy \"zjw_IR:inst14\"" {  } { { "pcpu.bdf" "inst14" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1032 1184 408 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_kongzhiqi zjw_kongzhiqi:inst1 " "Info: Elaborating entity \"zjw_kongzhiqi\" for hierarchy \"zjw_kongzhiqi:inst1\"" {  } { { "pcpu.bdf" "inst1" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1568 1704 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] zjw_kongzhiqi.vhd(23) " "Info (10041): Inferred latch for \"MADD\[0\]\" at zjw_kongzhiqi.vhd(23)" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] zjw_kongzhiqi.vhd(23) " "Info (10041): Inferred latch for \"MADD\[1\]\" at zjw_kongzhiqi.vhd(23)" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_zhilingyimaqi zjw_zhilingyimaqi:inst4 " "Info: Elaborating entity \"zjw_zhilingyimaqi\" for hierarchy \"zjw_zhilingyimaqi:inst4\"" {  } { { "pcpu.bdf" "inst4" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 280 1320 1448 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_SM zjw_SM:inst11 " "Info: Elaborating entity \"zjw_SM\" for hierarchy \"zjw_SM:inst11\"" {  } { { "pcpu.bdf" "inst11" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 80 1456 1552 176 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_fenpingqi zjw_fenpingqi:inst6 " "Info: Elaborating entity \"zjw_fenpingqi\" for hierarchy \"zjw_fenpingqi:inst6\"" {  } { { "pcpu.bdf" "inst6" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -192 72 184 -96 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_DCZ zjw_DCZ:inst15 " "Info: Elaborating entity \"zjw_DCZ\" for hierarchy \"zjw_DCZ:inst15\"" {  } { { "pcpu.bdf" "inst15" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 400 752 848 560 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk zjw_DCZ.vhd(13) " "Warning (10492): VHDL Process Statement warning at zjw_DCZ.vhd(13): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_DCZ/zjw_DCZ.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_DCZ/zjw_DCZ.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_ALU_yiweiluoji zjw_ALU_yiweiluoji:inst20 " "Info: Elaborating entity \"zjw_ALU_yiweiluoji\" for hierarchy \"zjw_ALU_yiweiluoji:inst20\"" {  } { { "pcpu.bdf" "inst20" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 384 504 632 544 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M zjw_ALU_yiweiluoji.vhd(19) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(19): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRBUS zjw_ALU_yiweiluoji.vhd(31) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(31): signal \"FRBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLBUS zjw_ALU_yiweiluoji.vhd(33) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(33): signal \"FLBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZZ zjw_ALU_yiweiluoji.vhd(42) " "Warning (10492): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(42): signal \"ZZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZZ zjw_ALU_yiweiluoji.vhd(17) " "Warning (10631): VHDL Process Statement warning at zjw_ALU_yiweiluoji.vhd(17): inferring latch(es) for signal or variable \"ZZ\", which holds its previous value in one or more paths through the process" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[0\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[0\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[1\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[1\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[2\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[2\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[3\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[3\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[4\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[4\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[5\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[5\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[6\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[6\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[7\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[7\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[8\] zjw_ALU_yiweiluoji.vhd(17) " "Info (10041): Inferred latch for \"ZZ\[8\]\" at zjw_ALU_yiweiluoji.vhd(17)" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst3 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst3\"" {  } { { "pcpu.bdf" "inst3" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst3 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./pcpu.mif " "Info: Parameter \"LPM_FILE\" = \"./pcpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 104 696 824 232 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pb91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pb91 " "Info: Found entity 1: altsyncram_pb91" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pb91 LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated " "Info: Elaborating entity \"altsyncram_pb91\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_xuanzeqi zjw_xuanzeqi:inst " "Info: Elaborating entity \"zjw_xuanzeqi\" for hierarchy \"zjw_xuanzeqi:inst\"" {  } { { "pcpu.bdf" "inst" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 96 424 592 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A zjw_xuanzeqi.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B zjw_xuanzeqi.vhd(17) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C zjw_xuanzeqi.vhd(19) " "Warning (10492): VHDL Process Statement warning at zjw_xuanzeqi.vhd(19): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT1 zjw_xuanzeqi.vhd(12) " "Warning (10631): VHDL Process Statement warning at zjw_xuanzeqi.vhd(12): inferring latch(es) for signal or variable \"OUT1\", which holds its previous value in one or more paths through the process" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[0\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[0\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[1\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[1\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[2\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[2\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[3\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[3\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[4\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[4\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[5\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[5\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[6\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[6\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[7\] zjw_xuanzeqi.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[7\]\" at zjw_xuanzeqi.vhd(12)" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_PC zjw_PC:inst12 " "Info: Elaborating entity \"zjw_PC\" for hierarchy \"zjw_PC:inst12\"" {  } { { "pcpu.bdf" "inst12" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 112 136 312 240 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_kaiguan zjw_kaiguan:inst7 " "Info: Elaborating entity \"zjw_kaiguan\" for hierarchy \"zjw_kaiguan:inst7\"" {  } { { "pcpu.bdf" "inst7" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 640 136 320 736 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocin zjw_kaiguan.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_kaiguan.vhd(15): signal \"ocin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buscin zjw_kaiguan.vhd(17) " "Warning (10492): VHDL Process Statement warning at zjw_kaiguan.vhd(17): signal \"buscin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_kaiguan/zjw_kaiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kaiguan/zjw_kaiguan.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_erjiguan zjw_erjiguan:inst19 " "Info: Elaborating entity \"zjw_erjiguan\" for hierarchy \"zjw_erjiguan:inst19\"" {  } { { "pcpu.bdf" "inst19" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 768 544 688 864 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin zjw_erjiguan.vhd(15) " "Warning (10492): VHDL Process Statement warning at zjw_erjiguan.vhd(15): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../zjw_erjiguan/zjw_erjiguan.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_erjiguan/zjw_erjiguan.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst26 " "Warning: Converted tri-state buffer \"inst26\" feeding internal logic into a wire" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -88 224 272 -56 "inst26" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[0\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[0\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[1\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[1\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[2\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[2\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[3\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[3\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[4\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[4\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[5\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[5\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[6\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[6\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSB\[7\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSB\[7\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[0\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[0\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[1\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[1\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[2\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[2\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[3\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[3\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[4\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[4\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[5\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[5\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[6\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[6\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zjw_jicunqizu:inst13\|BUSA\[7\] " "Warning: LATCH primitive \"zjw_jicunqizu:inst13\|BUSA\[7\]\" is permanently enabled" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[7\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[7\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[6\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[6\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[5\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[5\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[4\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[4\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[3\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[3\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[2\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[2\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[1\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[1\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "zjw_ALU_yiweiluoji:inst20\|Q\[0\] zjw_ALU_yiweiluoji:inst20\|Equal5 " "Warning: Converted the fan-out from the tri-state buffer \"zjw_ALU_yiweiluoji:inst20\|Q\[0\]\" to the node \"zjw_ALU_yiweiluoji:inst20\|Equal5\" into an OR gate" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[7\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[7\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[6\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[6\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[5\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[5\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[4\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[4\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[3\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[3\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[2\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[2\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[1\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[1\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[0\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[0\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|FBUS " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|FBUS" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_jicunqizu:inst13\|BUSA\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_jicunqizu:inst13\|BUSA\[7\]~15" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] " "Warning: Latch zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|M" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[0\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[1\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[2\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[3\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[4\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[5\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[6\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zjw_xuanzeqi:inst\|OUT1\[7\] " "Warning: Latch zjw_xuanzeqi:inst\|OUT1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zjw_kongzhiqi:inst1\|MADD\[1\]" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sos " "Warning (15610): No output dependent on input pin \"sos\"" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -40 40 208 -24 "sos" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Info: Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Info: Implemented 287 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:46:38 2020 " "Info: Processing ended: Tue Dec 22 16:46:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
