-- generated by newgenasym Thu Aug 12 15:08:55 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hy5ps121621cfp is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	BA0:       INOUT  STD_LOGIC;    
	BA1:       INOUT  STD_LOGIC;    
	BA2:       INOUT  STD_LOGIC;    
	\cas*\:    INOUT  STD_LOGIC;    
	CK:        INOUT  STD_LOGIC;    
	\ck*\:     INOUT  STD_LOGIC;    
	CKE:       INOUT  STD_LOGIC;    
	\cs*\:     INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	LDM:       INOUT  STD_LOGIC;    
	LDQS:      INOUT  STD_LOGIC;    
	\ldqs*\:   INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	ODT:       INOUT  STD_LOGIC;    
	\ras*\:    INOUT  STD_LOGIC;    
	UDM:       INOUT  STD_LOGIC;    
	UDQS:      INOUT  STD_LOGIC;    
	\udqs*\:   INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC_VECTOR (4 DOWNTO 0);    
	VDDL:      INOUT  STD_LOGIC;    
	VDDQ:      INOUT  STD_LOGIC_VECTOR (9 DOWNTO 0);    
	VREF:      INOUT  STD_LOGIC;    
	VSS:       INOUT  STD_LOGIC_VECTOR (4 DOWNTO 0);    
	VSSDL:     INOUT  STD_LOGIC;    
	VSSQ:      INOUT  STD_LOGIC_VECTOR (9 DOWNTO 0);    
	\we*\:     INOUT  STD_LOGIC);
end hy5ps121621cfp;
