description: 'Z-80 Microprocessor'
aliases: {  }
family: Zilog
datasheet: 'http://www.z80.info/zip/z80.pdf'
pins:
  A11:
    desc: 'Address Line 11 Output'
  A12:
    desc: 'Address Line 12 Output'
  A13:
    desc: 'Address Line 13 Output'
  A14:
    desc: 'Address Line 14 Output'
  A15:
    desc: 'Address Line 15 Output'
  CLK:
    desc: 'Clock Input'
  D4:
    desc: 'Data Line 4'
  D5:
    desc: 'Data Line 5'
  D3:
    desc: 'Data Line 3'
  D6:
    desc: 'Data Line 6'
  Vcc:
    desc: 'Power +5V'
  D2:
    desc: 'Data Line 2'
  D7:
    desc: 'Data Line 7'
  D0:
    desc: 'Data Line 0'
  D1:
    desc: 'Data Line 1'
  '&#126;INT&#126;':
    desc: 'Maskable Interrupt Input (Active Low)'
  '&#126;NMI&#126;':
    desc: 'Non-Maskable Interrupt Input (Active Low)'
  '&#126;HALT&#126;':
    desc: 'Halt State Output (Active Low)'
  '&#126;MREQ&#126;':
    desc: 'Memory Request Output (Active Low)'
  '&#126;IORQ&#126;':
    desc: 'Input/Output Request Output (Active Low)'
  '&#126;RD&#126;':
    desc: 'Read Request Output (Active Low)'
  '&#126;WR&#126;':
    desc: 'Write Request Output (Active Low)'
  '&#126;BUSACK&#126;':
    desc: 'Acknowledge Bus Request for DMA Output (Active Low)'
  '&#126;WAIT&#126;':
    desc: 'Wait Request Input (Active Low)'
  '&#126;BUSREQ&#126;':
    desc: 'Bus Request Input (Active Low)'
  '&#126;RESET&#126;':
    desc: 'Reset Input (Active Low)'
  '&#126;M1&#126;':
    desc: 'Machine Cycle 1 Output (Active Low)'
  '&#126;RFSH&#126;':
    desc: 'Dynamic Memory Refresh Output (Active Low)'
  GND:
    desc: 'Power Ground'
  A0:
    desc: 'Address Line 1 Output'
  A1:
    desc: 'Address Line 1 Output'
  A2:
    desc: 'Address Line 2 Output'
  A3:
    desc: 'Address Line 3 Output'
  A4:
    desc: 'Address Line 4 Output'
  A5:
    desc: 'Address Line 5 Output'
  A6:
    desc: 'Address Line 6 Output'
  A7:
    desc: 'Address Line 7 Output'
  A8:
    desc: 'Address Line 8 Output'
  A9:
    desc: 'Address Line 9 Output'
  A10:
    desc: 'Address Line 10 Output'
specs:
  -
    param: 'Maximum Voltage (Vcc)'
    val: '6'
    unit: V
  -
    param: 'Clock Speed (Original Z-80)'
    val: '2'
    unit: MHz
notes:
  - 'Registers:&NewLine;<table>&NewLine;<tr><td>A</td><td>Accumulator</td></tr>&NewLine;<tr><td>F</td><td>Condition Flags</td></tr>&NewLine;<tr><td>B & C</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr>&NewLine;<tr><td>D & E</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr>&NewLine;<tr><td>H & L</td><td>High & Low bytes of 16-bit Address Pointer Register</td></tr>&NewLine;<tr><td>I</td><td>Interrupt Register - Holds upper 8 bits of memory address for vectored interrupt processing</td></tr>&NewLine;<tr><td>R</td><td>Refresh Register - Automatically incremented for Dynamic Memory Refresh (read only)</td></tr>&NewLine;<tr><td>IX & IY</td><td>16-bit Index Registers</td></tr>&NewLine;<tr><td>SP</td><td>16-bit Stack Pointer Register</td></tr>&NewLine;<tr><td>PC</td><td>A16-bit Program Counter Register</td></tr>&NewLine;<tr><td>IFF</td><td>Interrupt Flip Flop Flag</td></tr>&NewLine;</table>'
  - 'All general-purpose registers are duplicated in the prime set (A'', F'',B'', C'', D'', E'', H'', L'')'
packages:
  DIP:
    - A11
    - A12
    - A13
    - A14
    - A15
    - CLK
    - D4
    - D5
    - D3
    - D6
    - Vcc
    - D2
    - D7
    - D0
    - D1
    - '&#126;INT&#126;'
    - '&#126;NMI&#126;'
    - '&#126;HALT&#126;'
    - '&#126;MREQ&#126;'
    - '&#126;IORQ&#126;'
    - '&#126;RD&#126;'
    - '&#126;WR&#126;'
    - '&#126;BUSACK&#126;'
    - '&#126;WAIT&#126;'
    - '&#126;BUSREQ&#126;'
    - '&#126;RESET&#126;'
    - '&#126;M1&#126;'
    - '&#126;RFSH&#126;'
    - GND
    - A0
    - A1
    - A2
    - A3
    - A4
    - A5
    - A6
    - A7
    - A8
    - A9
    - A10
