
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:17]
INFO: [Synth 8-3491] module 'Tone_Generator' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:5' bound to instance 'gen' of component 'Tone_Generator' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Tone_Generator' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:15]
INFO: [Synth 8-226] default block is never used [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:38]
WARNING: [Synth 8-614] signal 'F_Array' is read in the process but is not in the sensitivity list [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:36]
WARNING: [Synth 8-614] signal 'Amplitude' is read in the process but is not in the sensitivity list [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:113]
WARNING: [Synth 8-614] signal 'decoded_points' is read in the process but is not in the sensitivity list [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Tone_Generator' (1#1) [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:15]
INFO: [Synth 8-3491] module 'debounce' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_MKO.vhd:4' bound to instance 'MKO' of component 'debounce' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:56]
INFO: [Synth 8-638] synthesizing module 'debounce' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_MKO.vhd:11]
INFO: [Synth 8-226] default block is never used [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_MKO.vhd:30]
WARNING: [Synth 8-614] signal 'clean_temp' is read in the process but is not in the sensitivity list [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_MKO.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_MKO.vhd:11]
INFO: [Synth 8-3491] module 'Debouncer_Counter' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:6' bound to instance 'deb_counter1' of component 'debouncer_Counter' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Debouncer_Counter' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:13]
INFO: [Synth 8-3491] module 'debouncer' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debounce.vhd:6' bound to instance 'deb1' of component 'debouncer' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'debouncer' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debounce.vhd:13]
INFO: [Synth 8-226] default block is never used [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debounce.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debounce.vhd:13]
INFO: [Synth 8-3491] module 'debouncer' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debounce.vhd:6' bound to instance 'deb2' of component 'debouncer' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_Counter' (4#1) [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer_Counter' declared at 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/Debouncer_Counter.vhd:6' bound to instance 'deb_counter2' of component 'debouncer_Counter' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/top_level.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 999.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/constrs_1/new/Nexys_a7_50.xdc]
Finished Parsing XDC File [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/constrs_1/new/Nexys_a7_50.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/constrs_1/new/Nexys_a7_50.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 999.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.723 ; gain = 0.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.723 ; gain = 0.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.723 ; gain = 0.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
WARNING: [Synth 8-327] inferring latch for variable 'threshold_reg' [V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.srcs/sources_1/new/PWM_Gen.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
             pre_pressed |                               01 |                               01
                 pressed |                               10 |                               10
            pre_released |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
             pre_pressed |                               01 |                               01
                 pressed |                               10 |                               10
            pre_released |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 999.723 ; gain = 0.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   5 Input   30 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP threshold8, operation Mode is: A*B.
DSP Report: operator threshold8 is absorbed into DSP threshold8.
DSP Report: Generating DSP threshold3, operation Mode is: A*B.
DSP Report: operator threshold3 is absorbed into DSP threshold3.
DSP Report: operator threshold3 is absorbed into DSP threshold3.
DSP Report: Generating DSP threshold3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator threshold3 is absorbed into DSP threshold3.
DSP Report: operator threshold3 is absorbed into DSP threshold3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 999.723 ; gain = 0.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+----------------+---------------+----------------+
|Module Name    | RTL Object     | Depth x Width | Implemented As | 
+---------------+----------------+---------------+----------------+
|Tone_Generator | decoded_points | 32x10         | LUT            | 
|Tone_Generator | p_0_out        | 1024x10       | LUT            | 
|Tone_Generator | decoded_points | 32x10         | LUT            | 
|Tone_Generator | p_0_out        | 1024x10       | LUT            | 
+---------------+----------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Tone_Generator | A*B            | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Tone_Generator | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Tone_Generator | (PCIN>>17)+A*B | 15     | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1032.965 ; gain = 33.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1056.574 ; gain = 57.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.188 ; gain = 83.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   254|
|3     |DSP48E1 |     3|
|4     |LUT1    |    65|
|5     |LUT2    |   288|
|6     |LUT3    |   359|
|7     |LUT4    |   354|
|8     |LUT5    |   165|
|9     |LUT6    |   482|
|10    |MUXF7   |    41|
|11    |MUXF8   |    16|
|12    |FDCE    |    34|
|13    |FDPE    |     1|
|14    |FDRE    |   165|
|15    |FDSE    |     2|
|16    |LD      |    23|
|17    |LDC     |     1|
|18    |IBUF    |    11|
|19    |OBUF    |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1097.000 ; gain = 97.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1097.000 ; gain = 97.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1109.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 23 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1109.055 ; gain = 109.801
INFO: [Common 17-1381] The checkpoint 'V:/BPC-EKT/EKT-2_Let/DE-1/Projekt/VHDL-projekt-PWM-Based_Tone_Generator/VHDL/PWM_GEN/PWM_GEN/PWM_GEN.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 14:05:01 2024...
