//Product = 
//Doc rev = 
//Version = Internal
//Date: 2020-06-10_11_44_54
$Name$  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $Analog Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R004h$  $Analog Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R008h$  $Analog Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R008h$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R00Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R00Ch$  $Analog Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010h$  $Analog Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R014h$  $Analog Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018h$  $Analog Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01Ch$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020h$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R024h$  $Analog Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R028h$  $Analog Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R030h$  $Analog Register 12$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R030h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R034h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R038h$  $Analog Register 14$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R03Ch$  $Analog Register 16$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040h$  $Analog Register 16$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R044h$  $Analog Register 18$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048h$  $Analog Register 18$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R048h$  $Analog Register 19$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R050h$  $Analog Register 20$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R054h$  $Analog Register 21$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R058h$  $Analog Register 22$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R058h$  $Analog Register 23$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R060h$  $Analog Register 24$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R064h$  $Analog Register 25$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R068h$  $Analog Register 27$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R070h$  $Analog Register 28$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R074h$  $Analog Register 29$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R078h$  $Analog Register 30$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R07Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080h$  $Analog Register 32$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R020Ch$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0214h$  $Analog Register 133$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R021Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0220h$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0228h$  $Analog Register 138$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0230h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0234h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0238h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R023Ch$  $Analog Register 144$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0240h$  $Analog Register 144$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0244h$  $Analog Register 146$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0248h$  $Analog Register 146$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R025Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R025Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R026Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0270h$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0274h$  $Analog Register 157$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01000h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01004h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01008h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01010h$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01014h$  $Analog Register 133$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01018h$  $Analog Register 134$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0101Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01020h$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01024h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01028h$  $Analog Register 138$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0102Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01030h$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01034h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01038h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0103Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$ANA_IDLE_SYNC_EN_LANE$  $23$  $23$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable$
$$ND$  $21$  $21$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$ND$  $19$  $19$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$BEACON_EN_DELAY_LANE[1:0]$  $5$  $4$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Enable Delay$
$$ND$  $0$  $0$  $R02000h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$ND$  $17$  $12$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$ND$  $10$  $5$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$SSC_EN_LANE$  $2$  $2$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0200Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$REPEAT_MODE_EN_LANE$  $23$  $23$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Repeat Mode Enable$
$$TX_IDLE_LANE$  $18$  $18$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$ND$  $8$  $8$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02014h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $31$  $31$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $30$  $30$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ND$  $27$  $27$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$ND$  $18$  $18$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$TXDATA_LATENCY_REDUCE_EN_LANE$  $16$  $16$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Tx Data Path Latency Reduction Enable$
$$ND$  $15$  $15$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02028h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R02034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width$
$$ND$  $30$  $1$  $R02034h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $31$  $2$  $R02040h$  $tx_calibration_lane$  $RW$  $0h$  $$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R02044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02050h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02054h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$DTX_FLOOP_EN_TX_RING_LANE$  $10$  $10$  $R02060h$  $Lane RING PLL Register0$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL$
$$INIT_TXFOFFS_TX_RING_LANE[9:0]$  $9$  $0$  $R02060h$  $Lane RING PLL Register1$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$SSC_AMP_TX_RING_LANE[6:0]$  $15$  $9$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $8$  $8$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $$
$$DTX_FOFFSET_SEL_TX_RING_LANE$  $24$  $24$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL$
$$DTX_CLAMPING_TRIGGER_CLEAR_TX_RING_LANE$  $11$  $11$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$DTX_CLAMPING_TRIGGER_TX_RING_LANE$  $10$  $10$  $R02068h$  $Lane RING PLL Register2$  $R$  $Vh$  $DTX Clamping Trigger$
$$INIT_TXFOFFS_EN_TX_RING_LANE$  $9$  $9$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.$
$$DTX_CLAMPING_SEL_TX_RING_LANE[1:0]$  $8$  $7$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Select$
$$DTX_CLAMPING_EN_TX_RING_LANE$  $6$  $6$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Enable$
$$ND$  $6$  $6$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$SRIS_SSC_CYCLE_DISABLE_TX_RING_LANE$  $25$  $25$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Disable SSC Cycles$
$$SRIS_SSC_CYCLE_TX_RING_LANE[2:0]$  $24$  $22$  $R02070h$  $Lane RING PLL Register4$  $RW$  $4h$  $Total SSC Cycles For SSC Mode.$
$$PHY_CONFIG_TX_RING_LANE[1:0]$  $27$  $26$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $PLL Configuration Between Multiple PHY$
$$MASTER_PHY_EN_TX_RING_LANE$  $25$  $25$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Master PHY Enable$
$$ND$  $24$  $24$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $$
$$ANA_FBCK_SEL_TX_RING_LANE$  $21$  $21$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $TX RING LANE PLL Feedback Clock Selection$
$$LANE_ALIGN_OFF_TX_RING_LANE$  $20$  $20$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $Lane TX RING PLL Alignment Disable$
$$SRIS_DIS_TX_RING_FORCE_LANE$  $19$  $19$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $SRIS_DIS FORCE Enable.$
$$SRIS_DIS_TX_RING_LANE$  $18$  $18$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $SRIS_DIS Forced Value.$
$$ND$  $31$  $30$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$CNT_INI_LANE[7:0]$  $26$  $19$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $95h$  $Clock 1M Divider For Power Control$
$$ND$  $18$  $18$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_FM_REG_LANE$  $8$  $8$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset From Register$
$$SFT_RST_NO_REG_LANE$  $7$  $7$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$ND$  $6$  $6$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $1$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$ND$  $16$  $16$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02100h$  $$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R02104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$ND$  $30$  $0$  $R02104h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02108h$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$RX_INIT_LANE$  $7$  $7$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$ND$  $5$  $5$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02110h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02114h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R0211Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$SYNC_DET_EN_LANE$  $31$  $31$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Sync Detect Enable.$
$$SYNC_POL_LANE$  $29$  $29$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Polarity$
$$SYNC_CHAR_LANE[9:0]$  $28$  $19$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $283h$  $Sync Character Pattern$
$$SYNC_MASK_LANE[9:0]$  $18$  $9$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3ffh$  $Sync Character Mask$
$$FRAME_LOCK_SEL_LANE$  $3$  $3$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$ND$  $2$  $2$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02120h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$FRAME_REALIGN_MODE_LANE$  $24$  $24$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $23$  $23$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Frame Lock Detection Mode$
$$SYNC_FOUND_LANE$  $20$  $20$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Sync Found Indicator$
$$FRAME_FOUND_LANE$  $19$  $19$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Found Indicator$
$$ND$  $12$  $12$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_LANE[8:0]$  $8$  $0$  $R02124h$  $Frame Sync Detection Reg2$  $RW$  $42h$  $Training Patten Number (including Frame Marker)$
$$ND$  $15$  $15$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02128h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0212Ch$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02130h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0213Ch$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02140h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02144h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$RXDATA_LATENCY_REDUCE_EN_LANE$  $28$  $28$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable$
$$ND$  $26$  $26$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02148h$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $5$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02158h$  $DTL related register 0$  $RW$  $0h$  $$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$RX_SELMUFF_LANE[2:0]$  $15$  $13$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[2:0]$  $12$  $10$  $R02164h$  $DTL related register 1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.$
$$DTL_STEP_MODE_LANE$  $20$  $20$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode$
$$RX_FOFFSET_DISABLE_LANE$  $19$  $19$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset$
$$ND$  $15$  $15$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R02170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R02170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R02170h$  $RX Reserved Register$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$ND$  $31$  $31$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $26$  $25$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $22$  $9$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$ND$  $30$  $24$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $20$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $4$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM 256x8 Memory ECC 2 Bits Uncorrectable Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache 256x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata 512x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM 256x8 Memory ECC 1 Bit Correctable Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache 256x32 Memory ECC 1 Bit Correctable Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata 512x32 Memory ECC 1 Bit Correctable Error Detected$
$$ND$  $31$  $8$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022D4h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $$
$$ND$  $23$  $2$  $R022E4h$  $MCU Command Register 0$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK_LANE$  $1$  $1$  $R022E4h$  $MCU Command Register 0$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ_LANE$  $0$  $0$  $R022E4h$  $Analog Interface Register 0$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ND$  $3$  $0$  $R022E8h$  $MCU INT Control Register 14$  $RW$  $0h$  $$
$$ND$  $31$  $14$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Cache 256x32 Memory ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Idata 256x8 Memory ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R022F4h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $R$  $Vh$  $Xdata 512x32 Memory ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R022F8h$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R022FCh$  $Main Control Register$  $R$  $Vh$  $Xdata Memory Checksum Readback$
$$PT_EN_LANE$  $31$  $31$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable$
$$PT_EN_MODE_LANE[1:0]$  $30$  $29$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_PHYREADY_FORCE_LANE$  $28$  $28$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $27$  $22$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test TX Pattern Select$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test RX Pattern Select$
$$PT_LOCK_CNT_LANE[7:0]$  $15$  $8$  $R02300h$  $Main Control Register$  $RW$  $20h$  $PHY Test Pattern Lock Count Threshold$
$$PT_CNT_RST_LANE$  $7$  $7$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$PT_START_RD_LANE$  $6$  $6$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Start Running Disparity$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $5$  $4$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $2$  $2$  $R02300h$  $Main Control Register$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select$
$$PT_RST_LANE$  $0$  $0$  $R02300h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Reset$
$$PT_PRBS_ENC_EN_LANE$  $23$  $23$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS 8/10bit Coding Enable$
$$PT_SATA_LONG_LANE$  $22$  $22$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $SATA Pattern Select$
$$ND$  $21$  $21$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R02308h$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R0230Ch$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_K_CHAR_LANE[7:0]$  $15$  $8$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $64bit User Pattern K Character$
$$ND$  $7$  $7$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_PASS_LANE$  $1$  $1$  $R02310h$  $User Defined Pattern2$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_LOCK_LANE$  $0$  $0$  $R02310h$  $Pattern Counter0$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_CNT_LANE[47:16]$  $31$  $0$  $R02314h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_CNT_LANE[15:0]$  $31$  $16$  $R02318h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $15$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02318h$  $Pattern Counter2$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0231Ch$  $DFE Control$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $31$  $31$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R02408h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$ND$  $26$  $26$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $10$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$ND$  $31$  $15$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $30$  $22$  $R02418h$  $To Analog Override$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_E_SM_LANE[4:0]$  $28$  $24$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_E_SM_LANE[4:0]$  $20$  $16$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_E_SM_LANE[4:0]$  $12$  $8$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_E_SM_LANE[4:0]$  $4$  $0$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_E_SM_LANE[5:0]$  $29$  $24$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_E_SM_LANE[5:0]$  $21$  $16$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_E_SM_LANE[5:0]$  $13$  $8$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_E_SM_LANE[5:0]$  $5$  $0$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_E_SM_LANE[4:0]$  $28$  $24$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_E_SM_LANE[4:0]$  $20$  $16$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_E_SM_LANE[4:0]$  $12$  $8$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_E_SM_LANE[4:0]$  $4$  $0$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $28$  $24$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $20$  $16$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $12$  $8$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $4$  $0$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $29$  $24$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $21$  $16$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $13$  $8$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $4$  $0$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $21$  $16$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $13$  $8$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $5$  $0$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_O_SM_LANE[4:0]$  $28$  $24$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_O_SM_LANE[4:0]$  $20$  $16$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_O_SM_LANE[4:0]$  $12$  $8$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_O_SM_LANE[4:0]$  $4$  $0$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_O_SM_LANE[5:0]$  $29$  $24$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_O_SM_LANE[5:0]$  $21$  $16$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_O_SM_LANE[5:0]$  $13$  $8$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_O_SM_LANE[5:0]$  $5$  $0$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_O_SM_LANE[4:0]$  $28$  $24$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_O_SM_LANE[4:0]$  $20$  $16$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_O_SM_LANE[4:0]$  $12$  $8$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_O_SM_LANE[4:0]$  $4$  $0$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $28$  $24$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $20$  $16$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $12$  $8$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $4$  $0$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $29$  $24$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $21$  $16$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $13$  $8$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $4$  $0$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $21$  $16$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $13$  $8$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $5$  $0$  $R024BCh$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_E_SM_LANE[6:0]$  $30$  $24$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_E_SM_LANE[6:0]$  $22$  $16$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_E_SM_LANE[6:0]$  $14$  $8$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_E_SM_LANE[6:0]$  $6$  $0$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_O_SM_LANE[6:0]$  $30$  $24$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_O_SM_LANE[6:0]$  $22$  $16$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_O_SM_LANE[6:0]$  $14$  $8$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_O_SM_LANE[6:0]$  $6$  $0$  $R024C4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$DFE_F0_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_E_2C_LANE[7:0]$  $31$  $24$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_E_2C_LANE[7:0]$  $23$  $16$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_E_2C_LANE[7:0]$  $15$  $8$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_E_2C_LANE[7:0]$  $7$  $0$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_E_2C_LANE[7:0]$  $31$  $24$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_E_2C_LANE[7:0]$  $23$  $16$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_E_2C_LANE[7:0]$  $15$  $8$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_E_2C_LANE[7:0]$  $7$  $0$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_E_2C_LANE[7:0]$  $31$  $24$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_E_2C_LANE[7:0]$  $23$  $16$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_E_2C_LANE[7:0]$  $15$  $8$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_E_2C_LANE[7:0]$  $7$  $0$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_E_2C_LANE[7:0]$  $31$  $24$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_E_2C_LANE[7:0]$  $23$  $16$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_E_2C_LANE[7:0]$  $15$  $8$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_E_2C_LANE[7:0]$  $7$  $0$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_2C_LANE[7:0]$  $23$  $16$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_E_2C_LANE[7:0]$  $15$  $8$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_E_2C_LANE[7:0]$  $7$  $0$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_O_2C_LANE[7:0]$  $31$  $24$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_O_2C_LANE[7:0]$  $23$  $16$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_O_2C_LANE[7:0]$  $15$  $8$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_O_2C_LANE[7:0]$  $7$  $0$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_O_2C_LANE[7:0]$  $31$  $24$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_O_2C_LANE[7:0]$  $23$  $16$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_O_2C_LANE[7:0]$  $15$  $8$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_O_2C_LANE[7:0]$  $7$  $0$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_O_2C_LANE[7:0]$  $31$  $24$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_O_2C_LANE[7:0]$  $23$  $16$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_O_2C_LANE[7:0]$  $15$  $8$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_O_2C_LANE[7:0]$  $7$  $0$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_O_2C_LANE[7:0]$  $31$  $24$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_O_2C_LANE[7:0]$  $23$  $16$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_O_2C_LANE[7:0]$  $15$  $8$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_O_2C_LANE[7:0]$  $7$  $0$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_2C_LANE[7:0]$  $23$  $16$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_O_2C_LANE[7:0]$  $15$  $8$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_O_2C_LANE[7:0]$  $7$  $0$  $R0250Ch$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R02514h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $31$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_E_LANE[6:0]$  $30$  $24$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_E$
$$ND$  $23$  $23$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_E_LANE[6:0]$  $22$  $16$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_E$
$$ND$  $15$  $15$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_E_LANE[6:0]$  $14$  $8$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_E$
$$ND$  $7$  $7$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_E_LANE[6:0]$  $6$  $0$  $R02518h$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_E$
$$ND$  $31$  $31$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_O_LANE[6:0]$  $30$  $24$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_O$
$$ND$  $23$  $23$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_O_LANE[6:0]$  $22$  $16$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_O$
$$ND$  $15$  $15$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_O_LANE[6:0]$  $14$  $8$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_O$
$$ND$  $7$  $7$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_O_LANE[6:0]$  $6$  $0$  $R0251Ch$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_O$
$$ND$  $31$  $15$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_O_LANE[6:0]$  $14$  $8$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for E_O$
$$ND$  $7$  $7$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_E_LANE[6:0]$  $6$  $0$  $R02520h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $Sampler Offset Calibration Result for E_E$
$$ND$  $31$  $16$  $R02530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $14$  $R02548h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R02554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$EOM_VLD_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02560h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02564h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02568h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0256Ch$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Valid Count For Odd Negative Eye$
$$EOM_ERR_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02570h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Positive Eye$
$$EOM_ERR_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02574h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Negative Eye$
$$EOM_ERR_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02578h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Odd Positive Eye$
$$EOM_ERR_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0257Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Error Count For Odd Negative Eye$
$$ND$  $31$  $4$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$EOM_VLD_CNT_MSB_P_E_LANE[7:0]$  $31$  $24$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_MSB_N_E_LANE[7:0]$  $23$  $16$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_MSB_P_O_LANE[7:0]$  $15$  $8$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_MSB_N_O_LANE[7:0]$  $7$  $0$  $R025F0h$  $Lane Margin Reigster$  $R$  $Vh$  $MSB Of Valid Count For Odd Negative Eye$
$$ND$  $31$  $13$  $R025F4h$  $Lane Margin Reigster$  $RW$  $0h$  $$
$$LINK_TRAIN_MODE_LANE$  $31$  $31$  $R02600h$  $$  $RW$  $0h$  $Special TX Training Mode$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $29$  $29$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$PIN_TX_TRAIN_ENABLE_SEL_LANE$  $16$  $16$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_ENABLE Selection$
$$ND$  $31$  $26$  $R0260Ch$  $$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0260Ch$  $$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0260Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0260Ch$  $$  $RW$  $0h$  $$
$$ND$  $27$  $0$  $R02610h$  $$  $RW$  $0h$  $$
$$ND$  $21$  $2$  $R02614h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02630h$  $$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $27$  $27$  $R02630h$  $$  $RW$  $1h$  $Toggle TX Training Pattern In Each Training Frame$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $26$  $26$  $R02630h$  $$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$ND$  $24$  $0$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $20$  $16$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02638h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $0$  $R0263Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02640h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R02644h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R02644h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R02644h$  $$  $RW$  $0h$  $$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)$
$$PRD_TXSWING_LANE$  $5$  $5$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R04000h$  $Lane Status 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PM State[5:0]$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $CLKREQ Control Status$
$$PM_DPCLK_125_LANE$  $24$  $24$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $DPCLK Is 125Mhz$
$$PM_PIPE_32B_LANE$  $23$  $23$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 32bit Mode$
$$PM_PIPE_8B_LANE$  $22$  $22$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 8bit Mode$
$$PM_ASYNC_RST_N_LANE$  $21$  $21$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal Power Management Reset$
$$PM_DP_RST_N_LANE$  $20$  $20$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal PCS Data-path Reset$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $19$  $19$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status$
$$PM_OSCCLK_PCLK_EN_LANE$  $18$  $18$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Switching Between Txdclk And Oscclk Status$
$$PM_PCLK_DPCLK_EN_LANE$  $17$  $17$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Pipe Internal PCS Data-path Clock Status$
$$PM_TXDCLK_PCLK_EN_LANE$  $16$  $16$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Output Enable Status:$
$$PM_TX_VCMHOLD_EN_LANE$  $15$  $15$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Common Mode$
$$PM_BEACON_RX_EN_LANE$  $14$  $14$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Low- Frequency Beacon Detection Enable$
$$PM_BEACON_TX_EN_LANE$  $13$  $13$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Beacon Transmission Enable$
$$PM_PU_IVREF_LANE$  $12$  $12$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Current And Voltage Reference$
$$PM_TXDETECTRX_EN_LANE$  $11$  $11$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy To Perform Tx Receiver Detection$
$$PM_TX_IDLE_HIZ_LANE$  $10$  $10$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver Idle In High Impedance Mode$
$$PM_TX_IDLE_LOZ_LANE$  $9$  $9$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver$
$$PM_RX_INIT_LANE$  $8$  $8$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Receiver Initialization$
$$PM_RX_RATE_SEL_LANE[1:0]$  $7$  $6$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy RX Signaling Rate$
$$PM_TX_RATE_SEL_LANE[1:0]$  $5$  $4$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy TX Signaling Rate$
$$PM_PU_RX_LANE$  $3$  $3$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Receiver$
$$PM_PU_TX_LANE$  $2$  $2$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Transmitter$
$$PM_PU_PLL_LANE$  $1$  $1$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy PLL$
$$PM_RESET_LANE$  $0$  $0$  $R04004h$  $Lane configuration and Status 2$  $R$  $Vh$  $Common PHY Reset$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R04008h$  $Lane configuration and Status 2$  $RW$  $ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control TX Receiver Detection Or Loopback From MAC$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Contrl Tx Electrical Idle From MAC$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Power State From MAC$
$$MAC_PHY_RATE_LANE[1:0]$  $11$  $10$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Signaling Rate From MAC$
$$PHY_MAC_PHYSTATUS_LANE$  $9$  $9$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $PHY Status At PIPE Interface, Used To Communicate Completion Of PHY Functions Such As Reset, Power State Transition, Rate Changes And Receiver Detection$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Data Valid Status At PIPE Interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Electrical IDLE Status At PIPE Interface$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For TX$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For RX$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy TX Detect RX Ouput Valid$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Receiver Initialization Done Status$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Squelch Detector Ouput Status$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R04008h$  $Lane Configuration 2$  $R$  $Vh$  $Tx Receiver Detection Status:$
$$ND$  $31$  $31$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$CFG_ELB_THRESHOLD_LANE[3:0]$  $19$  $16$  $R0400Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R04010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select$
$$ND$  $15$  $15$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_SRIS_CTRL_LANE$  $13$  $13$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R04010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R04010h$  $Lane Configuration and Status 3$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.$
$$ND$  $31$  $31$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $8h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Rx Termination Control Status$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $External REFCLK Detection  Status$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Comphy REFCLK Disable Ackledgement$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Control Disabling REFCLK At Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Power Up COMPHY Squelch Detector$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $RX Training Status$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R04014h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PM Status At PCLK Domain$
$$ND$  $31$  $31$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$PIE8_MIN_LATENCY_MODE_EN_LANE$  $24$  $24$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 V2.0 Minimum Latency Mode Enable$
$$PIE8_REPORT_SKP_PARITY_ERROR_LANE$  $23$  $23$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Report Parity Error Info $
$$PIE8_SCRAMBLED_DATA_FOR_PARITY_LANE$  $22$  $22$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Use Scramble Data Gen Parity$
$$PIE8_SKP_LFSR_EN_LANE$  $21$  $21$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS LFSR Overwrite Mode Enable $
$$PIE8_TS_BALANCE_ALL_BLOCK_EN_LANE$  $20$  $20$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 TS_BALANCE Mode For All Packet Enable $
$$PIE8_TS_BALANCE_RX_REPLACE_EN_LANE$  $19$  $19$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 Replace TS_BALANCE Symbol To 4a Mode Enable$
$$PIE8_TS_BALANCE_EN_LANE$  $18$  $18$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 TS_BALANCE Mode Enable $
$$PIE8_SCRAMBLE_EN_LANE$  $17$  $17$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 SCRAMBLE Function Enable$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable $
$$ND$  $8$  $8$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R0401Ch$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $2dh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $15$  $12$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1$
$$ND$  $31$  $31$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC$
$$ND$  $31$  $13$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $$
$$CFG_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $1h$  $Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed$
$$CFG_EQ_16G_LF_LANE[5:0]$  $11$  $6$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_16G_FS_LANE[5:0]$  $5$  $0$  $R04058h$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $2dh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN_LANE$  $26$  $26$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only$
$$MODE_CORE_CLK_FREQ_SEL_LANE$  $25$  $25$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode$
$$PHY_RESET_LANE$  $24$  $24$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset$
$$MODE_MULTICAST_LANE$  $23$  $23$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode$
$$MODE_CORE_CLK_CTRL_LANE$  $22$  $22$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State$
$$MODE_REFDIV_LANE[1:0]$  $21$  $20$  $R04200h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor$
$$MODE_PIPE_WIDTH_32_LANE$  $19$  $19$  $R04200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Data Bus Width$
$$MODE_FIXED_PCLK_LANE$  $18$  $18$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PHY Datapath Width Mode -- PCIE$
$$REG_RESET_LANE$  $17$  $17$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset$
$$PIPE_SFT_RESET_LANE$  $16$  $16$  $R04200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset$
$$MAIN_REVISION_LANE[7:0]$  $15$  $8$  $R04200h$  $Reset and Clock Control$  $R$  $Vh$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION_LANE[7:0]$  $7$  $0$  $R04200h$  $Clock Source Low$  $R$  $Vh$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN_LANE$  $31$  $31$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC$
$$CFG_CLK_SRC_MASK_LANE$  $30$  $30$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling$
$$CFG_USE_LANE_ALIGN_RDY_LANE$  $29$  $29$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer$
$$CFG_SLOW_LANE_ALIGN_LANE$  $28$  $28$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]$
$$CFG_FORCE_OCLK_EN_LANE$  $27$  $27$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable$
$$MODE_P2_OFF_LANE$  $26$  $26$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY$
$$CFG_USE_ALIGN_CLK_LANE$  $25$  $25$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)$
$$BUNDLE_PLL_RDY_LANE$  $24$  $24$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases$
$$PLL_READY_DLY_LANE[2:0]$  $23$  $21$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.$
$$BUNDLE_SAMPLE_CTRL_LANE$  $20$  $20$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.$
$$MODE_CLK_SRC_LANE[3:0]$  $19$  $16$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.$
$$ND$  $15$  $15$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE_LANE$  $14$  $14$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine$
$$MODE_RST_OVERRIDE_LANE$  $13$  $13$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset$
$$MODE_LB_SERDES_LANE$  $12$  $12$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP_LANE$  $11$  $11$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW_LANE$  $10$  $10$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$ND$  $9$  $9$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$DBG_TESTBUS_SEL_LANE[3:0]$  $6$  $3$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane$
$$MODE_MARGIN_OVERRIDE_LANE$  $2$  $2$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC$
$$MODE_PM_OVERRIDE_LANE$  $1$  $1$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs$
$$MODE_BIST_LANE$  $0$  $0$  $R04204h$  $Clock Source High$  $RW$  $0h$  $BIST Mode Enable$
$$PULSE_DONE_LANE$  $31$  $31$  $R04208h$  $Clock Source High$  $R$  $Vh$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).$
$$ND$  $30$  $30$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID_LANE$  $28$  $28$  $R04208h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$COUNTER_SAMPLE_CLEAR_LANE$  $27$  $27$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Sample And Clear The Counter (in Sclk Domain)$
$$COUNTER_SAMPLE_LANE$  $26$  $26$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Sample Counter, Continue Counting (in Sclk Domain)$
$$BIST_START_LANE$  $25$  $25$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Trigger Start Of BIST Sequence (in Aux_clk Domain)$
$$CFG_UPDATE_LANE$  $24$  $24$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$ND$  $23$  $23$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH_LANE[4:0]$  $20$  $16$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$CFG_RXTERM_ENABLE_LANE$  $14$  $14$  $R04208h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select$
$$ND$  $13$  $13$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$BUNDLE_PERIOD_SEL_LANE$  $12$  $12$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. $
$$CFG_REFCLK_VALID_POL_LANE$  $11$  $11$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin$
$$CFG_OSC_WIN_LENGTH_LANE[1:0]$  $10$  $9$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection$
$$CFG_LANE_TURN_OFF_DIS_LANE$  $8$  $8$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC$
$$MODE_PIPE4_IF_LANE$  $7$  $7$  $R04208h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable$
$$BUNDLE_PERIOD_SCALE_LANE[1:0]$  $6$  $5$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.$
$$BIFURCATION_SEL_LANE[1:0]$  $4$  $3$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.$
$$LANE_MASTER_LANE$  $2$  $2$  $R04208h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.$
$$LANE_BREAK_LANE$  $1$  $1$  $R04208h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link$
$$LANE_START_LANE$  $0$  $0$  $R04208h$  $Miscellaneous Control$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link$
$$REFCLK_DISABLE_DLY_LANE[5:4]$  $31$  $30$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. $
$$REFCLK_DISABLE_DLY_LANE[3:0]$  $29$  $26$  $R0420Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. $
$$REFCLK_SHUTOFF_DLY_LANE[1:0]$  $25$  $24$  $R0420Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. $
$$REFCLK_RESTORE_DLY_LANE[5:0]$  $23$  $18$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. $
$$CLKREQ_N_OVERRIDE_LANE$  $17$  $17$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal$
$$CLKREQ_N_SRC_LANE$  $16$  $16$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN_LANE$  $15$  $15$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable$
$$CFG_REFCLK_DET_TYPE_LANE$  $14$  $14$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.$
$$MODE_REFCLK_DIS_LANE$  $13$  $13$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.$
$$CFG_FREE_OSC_SEL_LANE$  $12$  $12$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.$
$$RCB_RXEN_SRC_LANE$  $11$  $11$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE_LANE[2:0]$  $10$  $8$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.$
$$MODE_P1_OFF_LANE$  $7$  $7$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable$
$$MODE_P1_SNOOZ_LANE$  $6$  $6$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable$
$$CFG_RX_HIZ_SRC_LANE$  $5$  $5$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register$
$$SQ_DETECT_OVERRIDE_LANE$  $4$  $4$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes$
$$SQ_DETECT_SRC_LANE$  $3$  $3$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL_LANE$  $2$  $2$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.$
$$MODE_P2_PHYSTATUS_LANE$  $1$  $1$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)$
$$MODE_P1_CLK_REQ_N_LANE$  $0$  $0$  $R0420Ch$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)$
$$ND$  $31$  $31$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_LANE[24:20]$  $28$  $24$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $01h$  $Weight For Each Good Symbol In SYNC_OK State$
$$CFG_SAL_LANE[4:0]$  $20$  $16$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $00h$  $Weight For Each Good Symbol In SYNC_FAIL State$
$$CFG_SAL_IGNORE_SQ_LANE$  $13$  $13$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment$
$$CFG_TXELECIDLE_ASSERT_LANE$  $12$  $12$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing$
$$CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]$  $11$  $10$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2$
$$CFG_SAL_FREEZE_LANE$  $9$  $9$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze$
$$CFG_ALWAYS_ALIGN_LANE$  $8$  $8$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode$
$$CFG_DISABLE_SKP_LANE$  $7$  $7$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode$
$$CFG_MASK_ERRORS_LANE$  $6$  $6$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking$
$$CFG_DISABLE_EDB_LANE$  $5$  $5$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols$
$$CFG_NO_DISPERROR_LANE$  $4$  $4$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode$
$$CFG_PASS_RXINFO_LANE$  $3$  $3$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode$
$$CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]$  $2$  $1$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1$
$$CFG_IGNORE_PHY_RDY_LANE$  $0$  $0$  $R04210h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $ComPHY Phy_rdy Handling$
$$ND$  $31$  $31$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[34:30]$  $28$  $24$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $10h$  $Weight For Each Bad Symbol In SYNC_OK State$
$$CFG_SAL_LANE[14:10]$  $20$  $16$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $1fh$  $Weight For Each Bad Symbol In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[29:25]$  $12$  $8$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $08h$  $Weight For Each Aligned COM In SYNC_OK State$
$$CFG_SAL_LANE[9:5]$  $4$  $0$  $R04214h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $18h$  $Weight For Each Aligned COM In SYNC_FAIL State$
$$ND$  $31$  $31$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[45:43]$  $26$  $24$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine$
$$CFG_SAL_LANE[42:40]$  $18$  $16$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$ND$  $15$  $15$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[39:35]$  $12$  $8$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_OK State$
$$CFG_SAL_LANE[19:15]$  $4$  $0$  $R04218h$  $Protocol Configuration 0$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_FAIL State$
$$ND$  $29$  $26$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE$  $17$  $17$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PIPE Message Bus Protocol Selection$
$$CFG_PM_OSCCLK_WAIT_LANE[3:0]$  $15$  $12$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT_LANE[3:0]$  $11$  $8$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.$
$$CFG_PM_RXDLOZ_WAIT_LANE[7:0]$  $7$  $0$  $R04220h$  $Counter Lane and Type Register$  $RW$  $1eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.$
$$COUNTER_SAMPLED_LANE[15:0]$  $31$  $16$  $R04224h$  $Counter Lane and Type Register$  $R$  $Vh$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS_LANE$  $15$  $15$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy$
$$PMO_PU_SQ_LANE$  $14$  $14$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector$
$$COUNTER_TYPE_LANE[5:0]$  $13$  $8$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Counter Type$
$$COUNTER_LANE_SEL_LANE[4:0]$  $4$  $0$  $R04224h$  $Counter High Register$  $RW$  $0h$  $Select The Lane Number$
$$COUNTER_SAMPLED_LANE[31:16]$  $15$  $0$  $R04228h$  $PM and Datapath Clock Control Override$  $R$  $Vh$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE_LANE[1:0]$  $31$  $30$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.$
$$LOW_FREQ_PERIOD_MAX_LANE[6:0]$  $29$  $23$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN_LANE[6:0]$  $22$  $16$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$ND$  $31$  $31$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[35:30]$  $29$  $24$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $08h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[11:6]$  $21$  $16$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[29:24]$  $13$  $8$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $01h$  $Weight For Each Good Block In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[5:0]$  $5$  $0$  $R04230h$  $Block Alignment Bad Block Weight$  $RW$  $00h$  $Weight For Each Good Block In SYNC_FAIL State$
$$ND$  $31$  $31$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[47:42]$  $29$  $24$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $30h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[23:18]$  $21$  $16$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $1fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[41:36]$  $13$  $8$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[17:12]$  $5$  $0$  $R04234h$  $Block Alignment Squelch Detect$  $RW$  $1fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$ND$  $31$  $16$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[53:51]$  $10$  $8$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$CFG_BAL_WEIGHT_LANE[50:48]$  $2$  $0$  $R04238h$  $BIST Control Input$  $RW$  $5h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$ND$  $31$  $31$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_ELB_THRESHOLD_LANE[3:0]$  $25$  $22$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS_LANE[5:0]$  $21$  $16$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK_LANE[3:0]$  $15$  $12$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_RXEQTRAINING_LANE$  $11$  $11$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_CLK_REQ_N_LANE$  $10$  $10$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS_LANE$  $9$  $9$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS_LANE$  $8$  $8$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY_LANE$  $7$  $7$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1$
$$BIST_TXCOMPLIANCE_LANE$  $6$  $6$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE_LANE$  $5$  $5$  $R0423Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1$
$$BIST_TXDETECTRX_LOOPBACK_LANE$  $4$  $4$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1$
$$BIST_RATE_LANE[1:0]$  $3$  $2$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1$
$$BIST_POWERDOWN_LANE[1:0]$  $1$  $0$  $R0423Ch$  $BIST Lane and Type$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1$
$$BIST_DONE_LANE$  $31$  $31$  $R04240h$  $BIST Lane and Type$  $R$  $Vh$  $Test Status$
$$BIST_PASS_LANE$  $30$  $30$  $R04240h$  $BIST Lane and Type$  $R$  $Vh$  $Test Pass Status$
$$ND$  $29$  $29$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_LANE_SEL_LANE[4:0]$  $28$  $24$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $Select Lane Number$
$$ND$  $23$  $23$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_TYPE_LANE[1:0]$  $18$  $17$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type$
$$BIST_SELF_CHECK_LANE$  $16$  $16$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result$
$$BIST_TXDATA_LANE[15:0]$  $15$  $0$  $R04240h$  $BIST Login Window Start Cycle$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH_LANE[15:0]$  $31$  $16$  $R04244h$  $BIST Login Window Start Cycle$  $RW$  $0001h$  $Deterministic Test Mode:Number Of Cycles Of The Login Window.$
$$BIST_WIN_DELAY_LANE[15:0]$  $15$  $0$  $R04244h$  $BIST Result Mask$  $RW$  $0000h$  $Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts. $
$$BIST_MASK_LANE[31:16]$  $31$  $16$  $R04248h$  $BIST Result Mask$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_MASK_LANE[15:0]$  $15$  $0$  $R04248h$  $BIST CRC Result$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_CRC32_RESULT_LANE[31:16]$  $31$  $16$  $R0424Ch$  $BIST CRC Result$  $R$  $Vh$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT_LANE[15:0]$  $15$  $0$  $R0424Ch$  $BIST Sequencer Configuration$  $R$  $Vh$  $Lower 16bits Of The 32bit CRC Result$
$$ND$  $31$  $31$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$BIST_LFSR_SEED_LANE[7:0]$  $23$  $16$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS_LANE[7:0]$  $15$  $8$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA_LANE[7:0]$  $7$  $0$  $R04250h$  $BIST Data High Input$  $RW$  $0h$  $Data Sequence Length$
$$BIST_TXDATA_LANE[31:16]$  $15$  $0$  $R04254h$  $PIPE Revision ID$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$ND$  $31$  $8$  $R04258h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$PIPE_REVISION_LANE[7:0]$  $7$  $0$  $R04258h$  $L1 Substates Configuration$  $R$  $Vh$  $PIPE Revision ID$
$$ND$  $31$  $15$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $$
$$CFG_PIPE43_ASYNC_HS_BYPASS_LANE$  $14$  $14$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $PIPE 4.3 Async Handshake Signal Bypass Handling$
$$CFG_USE_SIDE_BAND_LANE$  $13$  $13$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $Select Use Side-Band Signals To Define The L1 Substates$
$$MODE_PIPE4X_L1SUB_LANE$  $12$  $12$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $1h$  $PIPE 4.4.1 L1 Substates Interface Mode Selection$
$$CFG_PIPE43_P1_2_ENC_LANE[3:0]$  $11$  $8$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $6h$  $PIPE 4.3 Or Later P1.2 Encoding$
$$CFG_PIPE43_P1_1_ENC_LANE[3:0]$  $7$  $4$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $5h$  $PIPE 4.3 Or Later P1.1 Encoding$
$$CFG_PIPE43_P1CPM_ENC_LANE[3:0]$  $3$  $0$  $R0425Ch$  $Calibration Control Lane 1$  $RW$  $4h$  $PIPE 4.3 Or Later P1.CPM Encoding$
$$ND$  $31$  $26$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$RXDCLK_NT_SEL_LANE[1:0]$  $23$  $22$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_RXDCLK_NT Selection$
$$TXDCLK_NT_SEL_LANE[1:0]$  $21$  $20$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_TXDCLK_NT Selection$
$$ND$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$ERROR_RESPONSE_TTIU_DETECTED_LANE$  $16$  $16$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For Local Phy Received Error Response TTIU $
$$APTA_TERMINATE_REASON_LANE[7:0]$  $15$  $8$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For The Reason Of Local Phy Send APTA_ADJUST(Terminate) Message$
$$TX_EM_PRE_MAX_LANE[3:0]$  $31$  $28$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $fh$  $Tx Pre Emphasis Maximum $
$$TX_EM_PO_MAX_LANE[3:0]$  $27$  $24$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $fh$  $Tx Post Emphasis Maximum $
$$TX_EM_PEAK_MIN_LANE[3:0]$  $23$  $20$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $0h$  $Tx Peak Emphasis Minimum $
$$TX_EM_PEAK_MAX_LANE[3:0]$  $19$  $16$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $eh$  $Tx Peak Emphasis Maximum $
$$TX_EM_PO_MIN_LANE[3:0]$  $31$  $28$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Post Emphasis Minimum  $
$$TX_EM_PRE_MIN_LANE[3:0]$  $27$  $24$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Pre Emphasis Minimum $
$$PHY_REMOTE_CTRL_COMMAND_TYPE_LANE[7:0]$  $31$  $24$  $R0601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Type For Command Interface$
$$ND$  $23$  $16$  $R0601Ch$  $$  $RW$  $0h$  $$
$$PHY_REMOTE_CTRL_COMMAND_CODE_LANE[15:0]$  $15$  $0$  $R0601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Code For Command Interface$
$$PHY_REMOTE_CTRL_VALUE_LANE[31:0]$  $31$  $0$  $R06020h$  $$  $RW$  $0h$  $PHY Remote Control Value For Command Interface$
$$PHY_LOCAL_VALUE_LANE[31:0]$  $31$  $0$  $R06024h$  $$  $R$  $Vh$  $PHY Local Value For Command Interface$
$$TX_TRAIN_FRAME_DET_TIMER_LANE[7:0]$  $23$  $16$  $R06028h$  $$  $RW$  $1h$  $Frame Marker Detection Maximum Wait During TRx Training.$
$$RX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R06028h$  $$  $RW$  $1f3h$  $Rx Train Maximum Time.$
$$DFE_RES_F0A_HIGH_THRES_INIT_LANE[7:0]$  $31$  $24$  $R0602Ch$  $$  $RW$  $28h$  $DFE Resolution F0a High Threshold For Train Initial Stage$
$$PHY_LOCAL_STATUS_LANE[7:0]$  $23$  $16$  $R0602Ch$  $$  $R$  $Vh$  $PHY Local Status For Command Interface$
$$TRX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R0602Ch$  $$  $RW$  $1f3h$  $Tx Trainning Maximum Time.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06030h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06030h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06030h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$TX_G1_MIDPOINT_EN_LANE$  $25$  $25$  $R06030h$  $$  $RW$  $1h$  $TX G1 Midpoint Train Enable$
$$PHY_MCU_LOCAL_ACK_LANE$  $24$  $24$  $R06030h$  $$  $RW$  $0h$  $PHY MCU Local Acknowledge$
$$TRAIN_G0_LANE[7:0]$  $23$  $16$  $R06030h$  $$  $RW$  $0h$  $Tx Train G0 Value$
$$TRAIN_G1_LANE[7:0]$  $15$  $8$  $R06030h$  $$  $RW$  $0h$  $Tx Train G1 Value$
$$TRAIN_GN1_LANE[7:0]$  $7$  $0$  $R06030h$  $$  $RW$  $0h$  $Tx Train GN1 Value$
$$GAIN_TRAIN_WITH_C_LANE$  $16$  $16$  $R06038h$  $$  $RW$  $1h$  $Gain Train With Cap Enable$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R06038h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$TX_GN1_MIDPOINT_EN_LANE$  $5$  $5$  $R06038h$  $$  $RW$  $1h$  $TX GN1 Midpoint Train Enable$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R06038h$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R06038h$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$CDR_MIDPOINT_EN_LANE$  $0$  $0$  $R06038h$  $$  $RW$  $1h$  $CDR Midpoint Train Enable$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0604Ch$  $$  $RW$  $0h$  $No TX Init During TxTrain$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0604Ch$  $$  $RW$  $0h$  $No RX Init During RxTrain$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$ESM_EN_LANE$  $18$  $18$  $R06058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06058h$  $$  $RW$  $1h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06058h$  $$  $RW$  $ch$  $DFE Adapt Sampler Enable During EOM Draw$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R06058h$  $$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$DFE_F0_SAT_THRES_LANE[7:0]$  $31$  $24$  $R06064h$  $DLL Calibration$  $RW$  $3dh$  $DFE F0 Saturation Threshold (0~63)$
$$DFE_RES_F0A_HIGH_THRES_END_LANE[7:0]$  $7$  $0$  $R0606Ch$  $Train Parameters 2$  $RW$  $32h$  $DFE Resolution F0a High Threshold For Train End Stage$
$$ND$  $5$  $4$  $R06070h$  $Train Parameters 2$  $RW$  $0h$  $$
$$RX_FFE_OVERBOOST_THRES_LANE[3:0]$  $3$  $0$  $R06070h$  $Train Parameters 3$  $RW$  $3h$  $Rx FFE Overboost Threshold$
$$ND$  $23$  $20$  $R06074h$  $Train Parameters 3$  $RW$  $0h$  $$
$$DFE_RES_F0A_LOW_THRES_3_END_LANE[7:0]$  $15$  $8$  $R06074h$  $Train Parameters 3$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_2_END_LANE[7:0]$  $7$  $0$  $R06074h$  $$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 1 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_01_END_LANE[7:0]$  $31$  $24$  $R06078h$  $$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_3_INIT_LANE[7:0]$  $23$  $16$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 3 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_2_INIT_LANE[7:0]$  $15$  $8$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_01_INIT_LANE[7:0]$  $7$  $0$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train Initial Stage$
$$ND$  $31$  $24$  $R06080h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R06080h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R06080h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06084h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06088h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06088h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0608Ch$  $$  $RW$  $0h$  $$
$$TX_G1_STEP_NUM_LANE[4:0]$  $7$  $3$  $R0608Ch$  $$  $RW$  $8h$  $Tx G1 Step Number$
$$ND$  $0$  $0$  $R0608Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R060A0h$  $$  $RW$  $0h$  $$
$$CDR_MAXF0P_EN_LANE$  $6$  $6$  $R060A0h$  $$  $RW$  $1h$  $CDR MaxF0p Train Enable$
$$TX_GN1_STEP_NUM_LANE[4:0]$  $30$  $26$  $R060A4h$  $$  $RW$  $10h$  $Tx Gn1 Step Number$
$$TX_G1_STEP_SIZE_LANE[1:0]$  $25$  $24$  $R060A4h$  $$  $RW$  $1h$  $Tx G1 Step Size$
$$TX_G0_STEP_SIZE_LANE[1:0]$  $23$  $22$  $R060A4h$  $$  $RW$  $1h$  $Tx G0 Step Size$
$$TX_GN1_STEP_SIZE_LANE[1:0]$  $21$  $20$  $R060A4h$  $$  $RW$  $1h$  $Tx Gn1 Step Size$
$$TX_G0_STEP_NUM_LANE[3:0]$  $19$  $16$  $R060A4h$  $$  $RW$  $8h$  $Tx G0 Step Number$
$$CDR_STEP_NUM_LANE[3:0]$  $15$  $12$  $R060A4h$  $$  $RW$  $8h$  $CDR Step Number$
$$EOM_BER_LANE[3:0]$  $11$  $8$  $R060A4h$  $$  $RW$  $4h$  $EOM Population Target$
$$TX_G1_MAXF0T_EN_LANE$  $7$  $7$  $R060A4h$  $$  $RW$  $1h$  $Tx G1 Max F0t Train Enable$
$$TX_GN1_MAXF0T_EN_LANE$  $6$  $6$  $R060A4h$  $$  $RW$  $1h$  $Tx GN1 Max F0t Train Enable$
$$EOM_POP_P_CNT_LANE[31:0]$  $31$  $0$  $R060A8h$  $$  $RW$  $0h$  $EOM POP P Count Lower 32 Bits$
$$EOM_ERR_P_CNT_LANE[31:0]$  $31$  $0$  $R060ACh$  $$  $RW$  $0h$  $EOM ERR P Count Lower 32 Bits$
$$EOM_POP_N_CNT_LANE[39:32]$  $31$  $24$  $R060B0h$  $$  $RW$  $0h$  $EOM POP N Count Higher 8 Bits$
$$EOM_POP_P_CNT_LANE[39:32]$  $23$  $16$  $R060B0h$  $$  $RW$  $0h$  $EOM POP P Count Higher 8 Bits$
$$EOM_ERR_N_CNT_LANE[39:32]$  $15$  $8$  $R060B0h$  $$  $RW$  $0h$  $EOM ERR N Count Higher 8 Bits$
$$EOM_ERR_P_CNT_LANE[39:32]$  $7$  $0$  $R060B0h$  $$  $RW$  $0h$  $EOM ERR P Count Higher 8 Bits$
$$ND$  $31$  $29$  $R060CCh$  $$  $RW$  $0h$  $$
$$RX_TRAIN_TIMEOUT_LANE$  $23$  $23$  $R060CCh$  $$  $R$  $Vh$  $Rx Train Timeout Indicator$
$$TX_TRAIN_TIMEOUT_LANE$  $21$  $21$  $R060CCh$  $$  $R$  $Vh$  $Tx Train Timeout Indicator$
$$ND$  $15$  $13$  $R060CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R060D8h$  $$  $RW$  $0h$  $$
$$EOM_POP_N_CNT_LANE[31:0]$  $31$  $0$  $R060DCh$  $$  $RW$  $0h$  $EOM POP N Count Lower 32 Bits$
$$EOM_ERR_N_CNT_LANE[31:0]$  $31$  $0$  $R060E0h$  $$  $RW$  $0h$  $EOM ERR N Count Lower 32 Bits$
$$ND$  $31$  $24$  $R060E4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060E4h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R060E4h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R060E4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R060E8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060E8h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R060E8h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R060E8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R060ECh$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060ECh$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R060ECh$  $$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R060ECh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R060F0h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060F0h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R060F0h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R060F0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R060F4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060F4h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R060F4h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R060F4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R060F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R060F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R060FCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06170h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06170h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06174h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06174h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R06348h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R06398h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R063E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R06438h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R06488h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06604h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08200h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08204h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08208h$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0820Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08214h$  $Analog Register 133$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0821Ch$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08220h$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08220h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08224h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08228h$  $Analog Register 138$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0822Ch$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08230h$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08234h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08238h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0823Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08240h$  $Analog Register 144$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08248h$  $Analog Register 146$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0824Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08250h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08254h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08258h$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0825Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08260h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08264h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08268h$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0826Ch$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08270h$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08274h$  $Analog Register 157$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08278h$  $Analog Register 158$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0827Ch$  $Analog Register 159$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08280h$  $Analog Register 160$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08284h$  $Analog Register 161$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08288h$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0828Ch$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08290h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08294h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08298h$  $Analog Register 167$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0829Ch$  $Analog Register 167$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082A0h$  $Analog Register 169$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A4h$  $Analog Register 169$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082B0h$  $Analog Register 173$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B4h$  $Analog Register 173$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B8h$  $Analog Register 174$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082BCh$  $Analog Register 175$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C0h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C4h$  $Analog Register 178$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C8h$  $Analog Register 178$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082CCh$  $Analog Register 179$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082D4h$  $Analog Register 182$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082DCh$  $Analog Register 184$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082E0h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082E4h$  $Analog Register 186$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E8h$  $Analog Register 186$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082F0h$  $Analog Register 189$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F4h$  $Analog Register 189$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082F8h$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082FCh$  $Analog Register 192$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08308h$  $Analog Register 195$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0830Ch$  $Analog Register 195$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08314h$  $Analog Register 198$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08320h$  $Analog Register 201$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0832Ch$  $Analog Register 203$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08330h$  $Analog Register 205$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08334h$  $Analog Register 205$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $$
$$FORCE_CLK_DIRECTION_RING$  $3$  $3$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_LCPLL$  $1$  $1$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_RINGPLL$  $0$  $0$  $R08338h$  $Analog Register 207$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $$
$$FORCE_CLK_DIRECTION_LCPLL$  $3$  $3$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$MASTERREG_R_SHORT$  $2$  $2$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $Connected To Masterreg_r_short In R1P1$
$$LCPLLCLK_DIV2_SEL$  $1$  $1$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$REFCLK_BYPASS$  $0$  $0$  $R0833Ch$  $Analog Register 208$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $$
$$CLK_FWD2_DIRECTION_LCPLL$  $6$  $6$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_LCPLL$  $5$  $5$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_FWD2_DIRECTION_RINGPLL$  $4$  $4$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_RINGPLL$  $3$  $3$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0834Ch$  $Analog Register 211$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08350h$  $Analog Register 212$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08354h$  $Analog Register 213$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08358h$  $Analog Register 214$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A000h$  $DTX Register 0$  $RW$  $0h$  $$
$$SSC_DSPREAD_TX$  $30$  $30$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$ND$  $27$  $27$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$INIT_TXFOFFS[9:0]$  $9$  $0$  $R0A008h$  $DTX Register 1$  $RW$  $0h$  $Initial TX Frequency Offset$
$$ND$  $31$  $31$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$SSC_AMP[6:0]$  $22$  $16$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $SSC Amplitude Setting$
$$DTX_CLAMPING_SEL[1:0]$  $15$  $14$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Select$
$$DTX_CLAMPING_EN$  $13$  $13$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Enable$
$$DTX_CLAMPING_TRIGGER_CLEAR$  $12$  $12$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$DTX_CLAMPING_TRIGGER$  $11$  $11$  $R0A010h$  $DTX Register 2$  $R$  $Vh$  $DTX Clamping Trigger$
$$INIT_TXFOFFS_RING[9:0]$  $9$  $0$  $R0A010h$  $DTX Register 3$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$ND$  $31$  $31$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A014h$  $DTX Register 4$  $RW$  $0h$  $$
$$SSC_AMP_RING[6:0]$  $31$  $25$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $SSC Amplitude Setting For Ring PLL$
$$ND$  $24$  $24$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $$
$$DTX_FOFFSET_SEL_RING$  $19$  $19$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL$
$$DTX_FOFFSET_SEL$  $18$  $18$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For LC PLL$
$$DTX_FLOOP_EN_RING$  $17$  $17$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL$
$$DTX_FLOOP_EN$  $16$  $16$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable$
$$ND$  $15$  $15$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A028h$  $SRIS 0$  $RW$  $0h$  $$
$$SRIS_DIS_FORCE$  $15$  $15$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $SRIS_DIS FORCE Enable.$
$$SRIS_DIS$  $14$  $14$  $R0A02Ch$  $SRIS 0$  $RW$  $1h$  $SRIS_DIS Forced Value.$
$$INIT_TXFOFFS_EN$  $19$  $19$  $R0A030h$  $SRIS 1$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.$
$$ND$  $18$  $18$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$SRIS_SSC_CYCLE_DISABLE$  $11$  $11$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $Disable SSC Cycles$
$$ND$  $31$  $10$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU$
$$INIT_DONE_CMN$  $8$  $8$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$ND$  $7$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$ND$  $30$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE0$  $0$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $Interrupt MCU Lane0$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE1$  $0$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $Interrupt MCU Lane1$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE2$  $0$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $Interrupt MCU Lane2$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE3$  $0$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $Interrupt MCU Lane3$
$$ND$  $31$  $25$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$PRAM_ECC_1ERR$  $24$  $24$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $PRAM 16384x32 Memory ECC 1 Bit Correctable Error Detected$
$$PRAM_ECC_2ERR$  $23$  $23$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $PRAM 16384x32 Memory ECC 2 bits Uncorrectable Error Detected$
$$ROM_PARITY_ERR$  $22$  $22$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $8192x32 ROM PARITY Error Detected$
$$PRAM_ECC_1ERR_CLEAR$  $21$  $21$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Clear$
$$PRAM_ECC_1ERR_ENABLE$  $20$  $20$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 1 Bit Error$
$$PRAM_ECC_1ERR_SET$  $19$  $19$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Set$
$$PRAM_ECC_2ERR_CLEAR$  $18$  $18$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Clear$
$$PRAM_ECC_2ERR_ENABLE$  $17$  $17$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 2 Bit Error $
$$PRAM_ECC_2ERR_SET$  $16$  $16$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Set$
$$PROG_RAM_SEL[1:0]$  $4$  $3$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PHY Program Memory Access Selection$
$$ROM_PARITY_ERR_CLEAR$  $2$  $2$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Error Clear$
$$ROM_PARITY_ERR_ENABLE$  $1$  $1$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Check Enable$
$$ROM_PARITY_ERR_SET$  $0$  $0$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $ROM PARITY Error Set$
$$ND$  $31$  $12$  $R0A220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$PMEM_CHECKSUM_EXP[31:0]$  $31$  $0$  $R0A224h$  $Memory Control Register 3$  $RW$  $ffffffffh$  $Program Memory Expected Checksum Value$
$$PMEM_CHECKSUM[31:0]$  $31$  $0$  $R0A228h$  $Memory Control Register 4$  $R$  $Vh$  $Program Memory Checksum Result$
$$ND$  $31$  $29$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $4$  $3$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$PMEM_CHECKSUM_PASS$  $1$  $1$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $PRAM Checksum Comparison Result$
$$PMEM_CHECKSUM_RESET$  $0$  $0$  $R0A22Ch$  $MCU Clock Control Register$  $RW$  $0h$  $Checksum Reset$
$$ND$  $31$  $2$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $24$  $17$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $16$  $9$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $R0A244h$  $MCU Sync 1$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$ND$  $31$  $25$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$ND$  $31$  $4$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2E4h$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $31$  $4$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2E8h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0A2F0h$  $APB Bus Control Register$  $RW$  $0h$  $$
$$APB_BURST_EN$  $0$  $0$  $R0A2F0h$  $memory irq clear$  $RW$  $0h$  $APB Bus Burst Mode Enable$
$$ND$  $31$  $4$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2F4h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $1$  $R0A2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common System Registers$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$LANE_SEL[2:0]$  $31$  $29$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$ND$  $22$  $22$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$ND$  $15$  $10$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$PHY_CONFIG[1:0]$  $7$  $6$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PLL Configuration Between Multiple PHY$
$$SLAVE_ALIGN_REFCLK_FM_SIDE_A$  $5$  $5$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Slave PHY TX Alignment Reference Clock From Side A$
$$ND$  $4$  $4$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$MASTER_PHY_EN$  $3$  $3$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Master PHY Enable$
$$PHY_ALIGN_OFF$  $2$  $2$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $PHY Alignment Disable$
$$ND$  $1$  $1$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ANA_PLL_LOCK_RD$  $14$  $14$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator$
$$REFCLK_SEL$  $13$  $13$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$ANA_FBCK_SEL$  $9$  $9$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ANA_FBCK_SEL_RING$  $2$  $2$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection For Ring PLL$
$$ND$  $31$  $26$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $10$  $8$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A320h$  $Input Interface Register2$  $RW$  $7h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $28$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $26$  $15$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$ND$  $31$  $31$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $22$  $5$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $4$  $4$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Common Module$
$$EN_LANE3$  $3$  $3$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $R0A334h$  $Speed control common register 1$  $RW$  $1h$  $Enable Lane 0$
$$ND$  $31$  $10$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$BEACON_DIVIDER[1:0]$  $9$  $8$  $R0A338h$  $Speed control common register 1$  $RW$  $2h$  $Clock Beacon Divider.$
$$ND$  $7$  $0$  $R0A338h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $3$  $R0A33Ch$  $$  $RW$  $0h$  $$
$$ANA_CLK100M_125M_SEL$  $2$  $2$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $1$  $1$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $11$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $9$  $2$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R0A354h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $R0A358h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $R0A35Ch$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $Xdata Memory CMN Checksum Readback$
$$ND$  $31$  $2$  $R0A360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $R0A360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $R0A360h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ROM_ERR_ADDR[15:0]$  $31$  $16$  $R0A364h$  $CMN MCU Watch Dong Timer Control Register 1$  $R$  $Vh$  $ROM Parity Error Address$
$$ND$  $31$  $25$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $24$  $0$  $R0A36Ch$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$PRAM_ECC_ERR_ADDR[15:0]$  $31$  $16$  $R0A3F4h$  $common register$  $R$  $Vh$  $PRAM ECC Error Address$
$$ND$  $15$  $2$  $R0A3F4h$  $common register$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $R0A3F4h$  $common register$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $R0A3F4h$  $Chip ID$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E018h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E018h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E038h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E038h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E058h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E058h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E078h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E078h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E098h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E098h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E0B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E0D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E0F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E118h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E118h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E138h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E138h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E158h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E158h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E178h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E178h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E198h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E198h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0E1B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E1B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $19$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0E5C0h$  $TBD$  $RW$  $0h$  $$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$VIRTUAL_TDR_SIM_EN$  $31$  $31$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Virtual TxDetectRx Simulation Mode $
$$APTA_TRAIN_CMD_IF_EN$  $30$  $30$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Command Interface Local Control For Train Protocol Simulation Only$
$$APTA_TRAIN_SIM_EN$  $29$  $29$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Dummy Local Control For Train Protocol Simulation Only$
$$FAST_POWER_ON_EN$  $28$  $28$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Reduce Delay Time During Power On For Simulation Only$
$$TRAIN_SIM_EN$  $26$  $26$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Use Dummy Train For Train Protocal Simulation Only$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$EXT_FORCE_CAL_DONE$  $17$  $17$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $External Force Calibration Done$
$$ND$  $16$  $16$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$MCU_INIT_DONE$  $9$  $9$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $MCU Initialization Done.$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$FORCE_PARTIAL_PU_RX_ON$  $7$  $7$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force PU_RX On During Partial Slumber$
$$TX_LANE_ALIGN_OFF$  $4$  $4$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PCIe Tx Lane Alignment Disable Between Two Lanes Within A PHY$
$$ND$  $3$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$LCPLL_LANE_SEL$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1$
$$ETHERNET_CFG[1:0]$  $1$  $0$  $R0E604h$  $Calibration Configuration 1$  $RW$  $0h$  $Ethernet Configuration For Speed Change Data Bit Rate Range$
$$ND$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$CAL_PROC_SUBSS[7:0]$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $13h$  $Process Threshold  SUBSS[4:0].$
$$CAL_PROC_SS2TT[7:0]$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $10h$  $Process Threshold  SS2TT[4:0].$
$$CAL_PROC_TT2FF[7:0]$  $7$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $15h$  $Process Threshold  TT2FF[4:0].$
$$ND$  $31$  $29$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $15$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $0h$  $PCIE3 PIPE4 Interface Enable. $
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[3:0]$  $3$  $0$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E654h$  $Calibration Result 1$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E658h$  $Loop Count Control$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E65Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E65Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E65Ch$  $$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer $
$$ND$  $31$  $24$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E6D8h$  $MCU Selection$  $RW$  $0h$  $$
$$MASTER_MCU_SEL[7:0]$  $7$  $0$  $R0E6D8h$  $$  $RW$  $0h$  $Master MCU Selection$
$$ND$  $31$  $8$  $R0E6DCh$  $$  $RW$  $0h$  $$
