
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_15488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7300000f; valaddr_reg:x3; val_offset:46464*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46464*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7300001f; valaddr_reg:x3; val_offset:46467*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46467*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7300003f; valaddr_reg:x3; val_offset:46470*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46470*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7300007f; valaddr_reg:x3; val_offset:46473*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46473*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x730000ff; valaddr_reg:x3; val_offset:46476*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46476*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x730001ff; valaddr_reg:x3; val_offset:46479*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46479*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x730003ff; valaddr_reg:x3; val_offset:46482*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46482*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x730007ff; valaddr_reg:x3; val_offset:46485*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46485*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73000fff; valaddr_reg:x3; val_offset:46488*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46488*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73001fff; valaddr_reg:x3; val_offset:46491*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46491*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73003fff; valaddr_reg:x3; val_offset:46494*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46494*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73007fff; valaddr_reg:x3; val_offset:46497*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46497*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7300ffff; valaddr_reg:x3; val_offset:46500*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46500*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7301ffff; valaddr_reg:x3; val_offset:46503*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46503*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7303ffff; valaddr_reg:x3; val_offset:46506*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46506*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7307ffff; valaddr_reg:x3; val_offset:46509*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46509*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x730fffff; valaddr_reg:x3; val_offset:46512*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46512*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x731fffff; valaddr_reg:x3; val_offset:46515*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46515*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x733fffff; valaddr_reg:x3; val_offset:46518*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46518*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73400000; valaddr_reg:x3; val_offset:46521*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46521*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73600000; valaddr_reg:x3; val_offset:46524*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46524*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73700000; valaddr_reg:x3; val_offset:46527*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46527*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x73780000; valaddr_reg:x3; val_offset:46530*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46530*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737c0000; valaddr_reg:x3; val_offset:46533*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46533*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737e0000; valaddr_reg:x3; val_offset:46536*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46536*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737f0000; valaddr_reg:x3; val_offset:46539*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46539*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737f8000; valaddr_reg:x3; val_offset:46542*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46542*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fc000; valaddr_reg:x3; val_offset:46545*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46545*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fe000; valaddr_reg:x3; val_offset:46548*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46548*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ff000; valaddr_reg:x3; val_offset:46551*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46551*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ff800; valaddr_reg:x3; val_offset:46554*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46554*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffc00; valaddr_reg:x3; val_offset:46557*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46557*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffe00; valaddr_reg:x3; val_offset:46560*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46560*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fff00; valaddr_reg:x3; val_offset:46563*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46563*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fff80; valaddr_reg:x3; val_offset:46566*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46566*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fffc0; valaddr_reg:x3; val_offset:46569*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46569*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fffe0; valaddr_reg:x3; val_offset:46572*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46572*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffff0; valaddr_reg:x3; val_offset:46575*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46575*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffff8; valaddr_reg:x3; val_offset:46578*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46578*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffffc; valaddr_reg:x3; val_offset:46581*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46581*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737ffffe; valaddr_reg:x3; val_offset:46584*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46584*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xe6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x737fffff; valaddr_reg:x3; val_offset:46587*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46587*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f000001; valaddr_reg:x3; val_offset:46590*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46590*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f000003; valaddr_reg:x3; val_offset:46593*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46593*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f000007; valaddr_reg:x3; val_offset:46596*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46596*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f199999; valaddr_reg:x3; val_offset:46599*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46599*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f249249; valaddr_reg:x3; val_offset:46602*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46602*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f333333; valaddr_reg:x3; val_offset:46605*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46605*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:46608*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46608*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:46611*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46611*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f444444; valaddr_reg:x3; val_offset:46614*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46614*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:46617*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46617*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:46620*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46620*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f666666; valaddr_reg:x3; val_offset:46623*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46623*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:46626*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46626*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:46629*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46629*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:46632*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46632*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2388ab and fs2 == 0 and fe2 == 0x80 and fm2 == 0x485fd7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea388ab; op2val:0x40485fd7;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:46635*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46635*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800001; valaddr_reg:x3; val_offset:46638*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46638*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800003; valaddr_reg:x3; val_offset:46641*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46641*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800007; valaddr_reg:x3; val_offset:46644*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46644*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f999999; valaddr_reg:x3; val_offset:46647*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46647*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:46650*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46650*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:46653*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46653*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:46656*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46656*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:46659*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46659*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:46662*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46662*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:46665*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46665*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:46668*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46668*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:46671*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46671*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:46674*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46674*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:46677*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46677*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:46680*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46680*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:46683*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46683*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800000; valaddr_reg:x3; val_offset:46686*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46686*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800001; valaddr_reg:x3; val_offset:46689*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46689*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800003; valaddr_reg:x3; val_offset:46692*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46692*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800007; valaddr_reg:x3; val_offset:46695*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46695*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80000f; valaddr_reg:x3; val_offset:46698*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46698*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80001f; valaddr_reg:x3; val_offset:46701*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46701*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80003f; valaddr_reg:x3; val_offset:46704*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46704*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80007f; valaddr_reg:x3; val_offset:46707*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46707*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8000ff; valaddr_reg:x3; val_offset:46710*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46710*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8001ff; valaddr_reg:x3; val_offset:46713*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46713*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8003ff; valaddr_reg:x3; val_offset:46716*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46716*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8007ff; valaddr_reg:x3; val_offset:46719*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46719*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800fff; valaddr_reg:x3; val_offset:46722*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46722*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d801fff; valaddr_reg:x3; val_offset:46725*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46725*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d803fff; valaddr_reg:x3; val_offset:46728*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46728*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d807fff; valaddr_reg:x3; val_offset:46731*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46731*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80ffff; valaddr_reg:x3; val_offset:46734*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46734*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d81ffff; valaddr_reg:x3; val_offset:46737*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46737*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d83ffff; valaddr_reg:x3; val_offset:46740*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46740*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d87ffff; valaddr_reg:x3; val_offset:46743*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46743*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8fffff; valaddr_reg:x3; val_offset:46746*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46746*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d9fffff; valaddr_reg:x3; val_offset:46749*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46749*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dbfffff; valaddr_reg:x3; val_offset:46752*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46752*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dc00000; valaddr_reg:x3; val_offset:46755*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46755*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4de00000; valaddr_reg:x3; val_offset:46758*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46758*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4df00000; valaddr_reg:x3; val_offset:46761*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46761*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4df80000; valaddr_reg:x3; val_offset:46764*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46764*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfc0000; valaddr_reg:x3; val_offset:46767*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46767*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfe0000; valaddr_reg:x3; val_offset:46770*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46770*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dff0000; valaddr_reg:x3; val_offset:46773*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46773*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dff8000; valaddr_reg:x3; val_offset:46776*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46776*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffc000; valaddr_reg:x3; val_offset:46779*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46779*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffe000; valaddr_reg:x3; val_offset:46782*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46782*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfff000; valaddr_reg:x3; val_offset:46785*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46785*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfff800; valaddr_reg:x3; val_offset:46788*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46788*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffc00; valaddr_reg:x3; val_offset:46791*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46791*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffe00; valaddr_reg:x3; val_offset:46794*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46794*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffff00; valaddr_reg:x3; val_offset:46797*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46797*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffff80; valaddr_reg:x3; val_offset:46800*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46800*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffc0; valaddr_reg:x3; val_offset:46803*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46803*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffe0; valaddr_reg:x3; val_offset:46806*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46806*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffff0; valaddr_reg:x3; val_offset:46809*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46809*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffff8; valaddr_reg:x3; val_offset:46812*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46812*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffffc; valaddr_reg:x3; val_offset:46815*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46815*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffffe; valaddr_reg:x3; val_offset:46818*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46818*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffff; valaddr_reg:x3; val_offset:46821*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46821*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3f800001; valaddr_reg:x3; val_offset:46824*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46824*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3f800003; valaddr_reg:x3; val_offset:46827*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46827*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3f800007; valaddr_reg:x3; val_offset:46830*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46830*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3f999999; valaddr_reg:x3; val_offset:46833*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46833*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:46836*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46836*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:46839*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46839*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:46842*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46842*0 + 3*121*FLEN/8, x4, x1, x2)

inst_15615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23d6e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x640019 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea3d6e0; op2val:0x640019;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:46845*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46845*0 + 3*121*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929379855,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929379871,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929379903,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929379967,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929380095,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929380351,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929380863,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929381887,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929383935,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929388031,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929396223,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929412607,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929445375,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929510911,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929641983,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1929904127,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1930428415,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1931476991,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1933574143,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1933574144,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1935671296,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1936719872,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937244160,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937506304,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937637376,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937702912,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937735680,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937752064,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937760256,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937764352,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937766400,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937767424,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937767936,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768192,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768320,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768384,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768416,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768432,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768440,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768444,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768446,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(1937768447,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2124646571,32,FLEN)
NAN_BOXED(1078484951,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234240,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234241,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234243,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234247,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234255,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234271,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234303,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234367,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234495,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234751,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300235263,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300236287,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300238335,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300242431,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300250623,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300267007,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300299775,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300365311,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300496383,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300758527,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1301282815,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1302331391,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1304428543,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1304428544,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1306525696,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1307574272,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308098560,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308360704,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308491776,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308557312,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308590080,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308606464,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308614656,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308618752,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308620800,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308621824,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622336,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622592,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622720,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622784,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622816,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622832,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622840,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622844,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622846,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622847,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124666592,32,FLEN)
NAN_BOXED(6553625,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
