
*** Running vivado
    with args -log cpu.vds -m64 -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 304.445 ; gain = 97.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-638] synthesizing module 'ipcore' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.runs/synth_1/.Xil/Vivado-7860-Aarent/realtime/ipcore_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ipcore' (1#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.runs/synth_1/.Xil/Vivado-7860-Aarent/realtime/ipcore_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu_dataflow' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v:2]
INFO: [Synth 8-638] synthesizing module 'mux1' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux1.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux1' (2#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux1.v:2]
INFO: [Synth 8-256] done synthesizing module 'cpu_dataflow' (3#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-226] default block is never used [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/alu.v:19]
INFO: [Synth 8-256] done synthesizing module 'alu' (4#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-638] synthesizing module 'mux_5' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux_5.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux_5' (5#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux_5.v:2]
INFO: [Synth 8-638] synthesizing module 'ext_16' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_16.v:2]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext_16' (6#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_16.v:2]
INFO: [Synth 8-638] synthesizing module 'ext_5' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_5.v:2]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext_5' (7#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_5.v:2]
INFO: [Synth 8-638] synthesizing module 'ext_18' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_18.v:2]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext_18' (8#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ext_18.v:2]
INFO: [Synth 8-638] synthesizing module 'pcreg' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pcreg.v:2]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (9#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pcreg.v:2]
INFO: [Synth 8-638] synthesizing module 'ram' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ram.v:2]
INFO: [Synth 8-256] done synthesizing module 'ram' (10#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/ram.v:2]
INFO: [Synth 8-638] synthesizing module 'regfile' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/Regfiles.v:2]
WARNING: [Synth 8-5788] Register register_reg[0] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/Regfiles.v:20]
INFO: [Synth 8-256] done synthesizing module 'regfile' (11#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/Regfiles.v:2]
INFO: [Synth 8-638] synthesizing module 'mux' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux' (12#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'mux0' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux0.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux0' (13#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/mux0.v:2]
INFO: [Synth 8-638] synthesizing module 'pc_add8' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add8.v:2]
INFO: [Synth 8-256] done synthesizing module 'pc_add8' (14#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add8.v:2]
INFO: [Synth 8-638] synthesizing module 'pc_add4' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add4.v:2]
INFO: [Synth 8-256] done synthesizing module 'pc_add4' (15#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_add4.v:2]
INFO: [Synth 8-638] synthesizing module 'pc_ext3' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_ext3.v:2]
INFO: [Synth 8-256] done synthesizing module 'pc_ext3' (16#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_ext3.v:2]
INFO: [Synth 8-638] synthesizing module 'pc_addext' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_addext.v:2]
INFO: [Synth 8-256] done synthesizing module 'pc_addext' (17#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/pc_addext.v:2]
INFO: [Synth 8-256] done synthesizing module 'cpu' (18#1) [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu.v:2]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[27]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[26]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[25]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[24]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[23]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[22]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[21]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[20]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[19]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[18]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[17]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[16]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[15]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[14]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[13]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[12]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[11]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[10]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[9]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[8]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[4]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[3]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[2]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[1]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in1[0]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[31]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[30]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[29]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[28]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[27]
WARNING: [Synth 8-3331] design pc_ext3 has unconnected port data_in2[26]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[25]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[24]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[23]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[22]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[21]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[10]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[9]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[8]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[7]
WARNING: [Synth 8-3331] design cpu_dataflow has unconnected port ins[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 341.949 ; gain = 134.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 341.949 ; gain = 134.840
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ipcore' instantiated as 'iram' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/cpu.v:54]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado_projects/1552229-cpu31/1552229-cpu31.runs/synth_1/.Xil/Vivado-7860-Aarent/dcp/ipcore_in_context.xdc] for cell 'iram'
Finished Parsing XDC File [E:/vivado_projects/1552229-cpu31/1552229-cpu31.runs/synth_1/.Xil/Vivado-7860-Aarent/dcp/ipcore_in_context.xdc] for cell 'iram'
Parsing XDC File [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/constrs_1/new/cpuxdc.xdc]
Finished Parsing XDC File [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/constrs_1/new/cpuxdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/constrs_1/new/cpuxdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 647.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [E:/vivado_projects/1552229-cpu31/1552229-cpu31.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	  14 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  14 Input      1 Bit        Muxes := 5     
Module mux_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ext_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ext_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ext_18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ram 
Detailed RTL Component Info : 
+---RAMs : 
	               64 Bit         RAMs := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc_add8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pc_add4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pc_addext 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 647.094 ; gain = 439.984

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------+-----------+----------------------+-----------------+
|cpu         | dram/memory_reg | Implied   | 2 x 32               | RAM16X1S x 32   | 
+------------+-----------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (rf/register_reg[0][0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 647.094 ; gain = 439.984
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 647.094 ; gain = 439.984

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 647.879 ; gain = 440.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 649.898 ; gain = 442.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 706.730 ; gain = 499.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ipcore        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ipcore   |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    48|
|4     |LUT1     |    80|
|5     |LUT2     |   111|
|6     |LUT3     |    81|
|7     |LUT4     |   118|
|8     |LUT5     |   211|
|9     |LUT6     |   995|
|10    |MUXF7    |   166|
|11    |MUXF8    |    18|
|12    |RAM16X1S |    32|
|13    |FDCE     |  1024|
|14    |IBUF     |     2|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |  2935|
|2     |  alu       |alu       |    31|
|3     |  dram      |ram       |    97|
|4     |  pc_add4   |pc_add4   |     8|
|5     |  pc_add8   |pc_add8   |     8|
|6     |  pc_addext |pc_addext |     9|
|7     |  pcreg     |pcreg     |   147|
|8     |  rf        |regfile   |  2584|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 706.730 ; gain = 166.750
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 706.730 ; gain = 499.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 992 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 706.730 ; gain = 475.855
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 706.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 02 08:20:28 2017...
