5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate9.1.vcd -o generate9.1.cdd -v generate9.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate9.1.v 1 39 1
2 1 27 10009 2 3b 2100a 0 0 1 2 1102 foo_task
1 A 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
4 1 0 0
3 3 main.foo_task main.foo_task generate9.1.v 16 23 1
2 2 19 c000f 1 0 20008 0 0 1 4 1
2 3 19 80008 0 1 400 0 0 x
2 4 19 8000f 1 37 1100a 2 3
2 5 20 9000a 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 20 8000a 2 2c 12000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 21 c000f 1 0 20004 0 0 1 4 0
2 8 21 80008 0 1 400 0 0 x
2 9 21 8000f 1 37 6 7 8
1 x 17 83000a 1 0 0 0 1 1 1002
4 9 0 0
4 6 9 0
4 4 6 6
