{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713132800992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713132800993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:13:20 2024 " "Processing started: Sun Apr 14 15:13:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713132800993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132800993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TDC -c TDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TDC -c TDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132800993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713132802091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713132802091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/restador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/restador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_n-aritmetica " "Found design unit 1: restador_n-aritmetica" {  } { { "src/restador_n.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/restador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840826 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "src/restador_n.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/restador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-Behavioral " "Found design unit 1: PLL-Behavioral" {  } { { "src/PLL.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/PLL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840827 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-simple " "Found design unit 1: mux_2a1-simple" {  } { { "src/mux_2a1.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/mux_2a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840829 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1 " "Found entity 1: mux_2a1" {  } { { "src/mux_2a1.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/mux_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_proyects/pll_400mhz/pll_400mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_400mhz-SYN " "Found design unit 1: pll_400mhz-SYN" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840832 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ " "Found entity 1: PLL_400MHZ" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Behavioral " "Found design unit 1: Synchronizer-Behavioral" {  } { { "src/Synchronizer.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "src/Synchronizer.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fsm_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_RST-simple " "Found design unit 1: FSM_RST-simple" {  } { { "src/FSM_RST.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FSM_RST.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840835 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_RST " "Found entity 1: FSM_RST" {  } { { "src/FSM_RST.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FSM_RST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ffd_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ffd_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_N-simple " "Found design unit 1: FFD_N-simple" {  } { { "src/FFD_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840837 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_N " "Found entity 1: FFD_N" {  } { { "src/FFD_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-simple " "Found design unit 1: FFD-simple" {  } { { "src/FFD.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840838 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "src/FFD.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lut_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_encoder-tabla " "Found design unit 1: LUT_encoder-tabla" {  } { { "src/LUT_encoder.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/LUT_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840840 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_encoder " "Found entity 1: LUT_encoder" {  } { { "src/LUT_encoder.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/LUT_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/zero_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/zero_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Count-Behavioral " "Found design unit 1: Zero_Count-Behavioral" {  } { { "src/Zero_Count.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Zero_Count.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Count " "Found entity 1: Zero_Count" {  } { { "src/Zero_Count.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Zero_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDC-fsm " "Found design unit 1: TDC-fsm" {  } { { "src/TDC.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840844 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDC " "Found entity 1: TDC" {  } { { "src/TDC.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left-Behavioral " "Found design unit 1: Shift_Left-Behavioral" {  } { { "src/Shift_Left.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Shift_Left.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left " "Found entity 1: Shift_Left" {  } { { "src/Shift_Left.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Shift_Left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registro_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registro_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro_N-Behavioral " "Found design unit 1: Registro_N-Behavioral" {  } { { "src/Registro_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Registro_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro_N " "Found entity 1: Registro_N" {  } { { "src/Registro_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Registro_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fine_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fine_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fine_Counter-simple " "Found design unit 1: Fine_Counter-simple" {  } { { "src/Fine_Counter.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fine_Counter " "Found entity 1: Fine_Counter" {  } { { "src/Fine_Counter.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/carry_chain_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/carry_chain_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Chain_N-Behavioral " "Found design unit 1: Carry_Chain_N-Behavioral" {  } { { "src/Carry_Chain_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Carry_Chain_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Chain_N " "Found entity 1: Carry_Chain_N" {  } { { "src/Carry_Chain_N.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Carry_Chain_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132840851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132840851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TDC " "Elaborating entity \"TDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713132840904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc0\"" {  } { { "src/TDC.vhd" "sc0" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132840906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ PLL:sc0\|PLL_400MHZ:sc0 " "Elaborating entity \"PLL_400MHZ\" for hierarchy \"PLL:sc0\|PLL_400MHZ:sc0\"" {  } { { "src/PLL.vhd" "sc0" { Text "C:/Quartus_Proyects/TDC/src/PLL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132840907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "altpll_component" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132840944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132840947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_400MHZ " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_400MHZ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132840949 ""}  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713132840949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ_altpll " "Found entity 1: PLL_400MHZ_altpll" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/TDC/db/pll_400mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713132841175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132841175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ_altpll PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated " "Elaborating entity \"PLL_400MHZ_altpll\" for hierarchy \"PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1 PLL:sc0\|mux_2a1:sc1 " "Elaborating entity \"mux_2a1\" for hierarchy \"PLL:sc0\|mux_2a1:sc1\"" {  } { { "src/PLL.vhd" "sc1" { Text "C:/Quartus_Proyects/TDC/src/PLL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fine_Counter Fine_Counter:sc1 " "Elaborating entity \"Fine_Counter\" for hierarchy \"Fine_Counter:sc1\"" {  } { { "src/TDC.vhd" "sc1" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left Fine_Counter:sc1\|Shift_Left:sc0 " "Elaborating entity \"Shift_Left\" for hierarchy \"Fine_Counter:sc1\|Shift_Left:sc0\"" {  } { { "src/Fine_Counter.vhd" "sc0" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Chain_N Fine_Counter:sc1\|Carry_Chain_N:sc2 " "Elaborating entity \"Carry_Chain_N\" for hierarchy \"Fine_Counter:sc1\|Carry_Chain_N:sc2\"" {  } { { "src/Fine_Counter.vhd" "sc2" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro_N Fine_Counter:sc1\|Registro_N:sc3 " "Elaborating entity \"Registro_N\" for hierarchy \"Fine_Counter:sc1\|Registro_N:sc3\"" {  } { { "src/Fine_Counter.vhd" "sc3" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Count Fine_Counter:sc1\|Zero_Count:sc4 " "Elaborating entity \"Zero_Count\" for hierarchy \"Fine_Counter:sc1\|Zero_Count:sc4\"" {  } { { "src/Fine_Counter.vhd" "sc4" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841226 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_out Zero_Count.vhd(18) " "VHDL Process Statement warning at Zero_Count.vhd(18): inferring latch(es) for signal or variable \"count_out\", which holds its previous value in one or more paths through the process" {  } { { "src/Zero_Count.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Zero_Count.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713132841235 "|TDC|Fine_Counter:sc0|Zero_Count:sc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_out\[2\] Zero_Count.vhd(18) " "Inferred latch for \"count_out\[2\]\" at Zero_Count.vhd(18)" {  } { { "src/Zero_Count.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Zero_Count.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132841236 "|TDC|Fine_Counter:sc0|Zero_Count:sc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_out\[3\] Zero_Count.vhd(18) " "Inferred latch for \"count_out\[3\]\" at Zero_Count.vhd(18)" {  } { { "src/Zero_Count.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/Zero_Count.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132841236 "|TDC|Fine_Counter:sc0|Zero_Count:sc4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_encoder Fine_Counter:sc1\|LUT_encoder:sc5 " "Elaborating entity \"LUT_encoder\" for hierarchy \"Fine_Counter:sc1\|LUT_encoder:sc5\"" {  } { { "src/Fine_Counter.vhd" "sc5" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Fine_Counter:sc1\|Synchronizer:sc6 " "Elaborating entity \"Synchronizer\" for hierarchy \"Fine_Counter:sc1\|Synchronizer:sc6\"" {  } { { "src/Fine_Counter.vhd" "sc6" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc0 " "Elaborating entity \"FFD\" for hierarchy \"Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc0\"" {  } { { "src/Synchronizer.vhd" "sc0" { Text "C:/Quartus_Proyects/TDC/src/Synchronizer.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_N Fine_Counter:sc1\|Synchronizer:sc6\|FFD_N:sc1 " "Elaborating entity \"FFD_N\" for hierarchy \"Fine_Counter:sc1\|Synchronizer:sc6\|FFD_N:sc1\"" {  } { { "src/Synchronizer.vhd" "sc1" { Text "C:/Quartus_Proyects/TDC/src/Synchronizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_RST Fine_Counter:sc1\|FSM_RST:sc7 " "Elaborating entity \"FSM_RST\" for hierarchy \"Fine_Counter:sc1\|FSM_RST:sc7\"" {  } { { "src/Fine_Counter.vhd" "sc7" { Text "C:/Quartus_Proyects/TDC/src/Fine_Counter.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n restador_n:sc3 " "Elaborating entity \"restador_n\" for hierarchy \"restador_n:sc3\"" {  } { { "src/TDC.vhd" "sc3" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132841360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713132969213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713132972577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713132972577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713132973103 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713132973103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1540 " "Implemented 1540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713132973103 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713132973103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713132973103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713132973199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:16:13 2024 " "Processing ended: Sun Apr 14 15:16:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713132973199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713132973199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:59 " "Total CPU time (on all processors): 00:03:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713132973199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713132973199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713132975843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713132975845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:16:15 2024 " "Processing started: Sun Apr 14 15:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713132975845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713132975845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TDC -c TDC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TDC -c TDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713132975845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713132976260 ""}
{ "Info" "0" "" "Project  = TDC" {  } {  } 0 0 "Project  = TDC" 0 0 "Fitter" 0 0 1713132976263 ""}
{ "Info" "0" "" "Revision = TDC" {  } {  } 0 0 "Revision = TDC" 0 0 "Fitter" 0 0 1713132976263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713132976606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713132976607 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TDC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TDC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713132976693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713132976885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713132976885 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/TDC/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713132977174 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/TDC/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713132977174 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713132978179 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713132978331 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713132978331 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713132978337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713132978337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713132978337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713132978337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713132978337 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713132978337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713132978339 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "start start(n) " "Pin \"start\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"start(n)\"" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { start } } } { "c:/intelfpga_standard/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } { 0 "start(n)" } } } } { "src/TDC.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { start(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132981305 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Hit Hit(n) " "Pin \"Hit\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Hit(n)\"" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { Hit } } } { "c:/intelfpga_standard/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hit" } { 0 "Hit(n)" } } } } { "src/TDC.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/TDC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { Hit(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1713132981305 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1713132981305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TDC.sdc " "Synopsys Design Constraints File file not found: 'TDC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713132982589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713132982589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713132982594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713132982611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713132982612 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713132982613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:sc0\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713132983043 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/TDC/db/pll_400mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713132983043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc0\|mux_2a1:sc1\|Y  " "Automatically promoted node PLL:sc0\|mux_2a1:sc1\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713132983043 ""}  } { { "src/mux_2a1.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/mux_2a1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713132983043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "Automatically promoted node Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713132983043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fine_Counter:sc1\|FSM_RST:sc7\|Mux2~0 " "Destination node Fine_Counter:sc1\|FSM_RST:sc7\|Mux2~0" {  } { { "src/FSM_RST.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FSM_RST.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713132983043 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713132983043 ""}  } { { "src/FFD.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713132983043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "Automatically promoted node Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713132983044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fine_Counter:sc2\|FSM_RST:sc7\|Mux2~0 " "Destination node Fine_Counter:sc2\|FSM_RST:sc7\|Mux2~0" {  } { { "src/FSM_RST.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FSM_RST.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713132983044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713132983044 ""}  } { { "src/FFD.vhd" "" { Text "C:/Quartus_Proyects/TDC/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713132983044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713132984006 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713132984007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713132984008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713132984010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713132984014 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713132984017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713132984017 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713132984018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713132984226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713132984233 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713132984233 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713132985222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713132985227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713132997964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713132999406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713132999623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713133055884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:56 " "Fitter placement operations ending: elapsed time is 00:00:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713133055884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713133057325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Quartus_Proyects/TDC/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713133068275 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713133068275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713133078009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713133078009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713133078018 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.24 " "Total time spent on timing analysis during the Fitter is 3.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713133078419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713133078437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713133079822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713133079826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713133081145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713133082754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Proyects/TDC/output_files/TDC.fit.smsg " "Generated suppressed messages file C:/Quartus_Proyects/TDC/output_files/TDC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713133084837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5521 " "Peak virtual memory: 5521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713133086231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:18:06 2024 " "Processing ended: Sun Apr 14 15:18:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713133086231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713133086231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713133086231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713133086231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713133088676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713133088676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:18:08 2024 " "Processing started: Sun Apr 14 15:18:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713133088676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713133088676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TDC -c TDC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TDC -c TDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713133088677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713133089762 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713133098796 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713133099192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713133100209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:18:20 2024 " "Processing ended: Sun Apr 14 15:18:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713133100209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713133100209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713133100209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713133100209 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713133100971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713133102459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713133102461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:18:21 2024 " "Processing started: Sun Apr 14 15:18:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713133102461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713133102461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TDC -c TDC " "Command: quartus_sta TDC -c TDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713133102461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713133102890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713133103364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713133103364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133103438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133103438 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TDC.sdc " "Synopsys Design Constraints File file not found: 'TDC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713133105290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105292 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713133105309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713133105309 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713133105309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " "create_clock -period 1.000 -name Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713133105316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713133105316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " "create_clock -period 1.000 -name Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713133105316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hit Hit " "create_clock -period 1.000 -name Hit Hit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713133105316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713133105316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713133105357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713133105361 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713133105364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713133105422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713133105859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713133105859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.838 " "Worst-case setup slack is -11.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.838            -980.840 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "  -11.838            -980.840 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.812            -973.085 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "  -11.812            -973.085 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.613             -10.828 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.613             -10.828 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.226               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.592               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.860               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.071 " "Worst-case recovery slack is -2.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -2.071 start  " "   -2.071              -2.071 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924              -1.924 Hit  " "   -1.924              -1.924 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -1.650 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.848              -1.650 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.172 " "Worst-case removal slack is 1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 Hit  " "    1.172               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 start  " "    1.259               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.520               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 start  " "   -1.481              -2.766 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.285            -164.480 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.285            -164.480 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 CLK  " "    9.891               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133105932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133105932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713133106281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713133106308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713133107720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713133108103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713133108203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713133108203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.607 " "Worst-case setup slack is -10.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.607            -888.562 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "  -10.607            -888.562 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.510            -876.761 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "  -10.510            -876.761 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -10.050 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.448             -10.050 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133108216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.603               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.864               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133108248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.811 " "Worst-case recovery slack is -1.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811              -1.811 start  " "   -1.811              -1.811 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664              -1.664 Hit  " "   -1.664              -1.664 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -1.178 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.605              -1.178 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133108265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.012 " "Worst-case removal slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 Hit  " "    1.012               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 start  " "    1.111               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.371               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.371               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133108282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 start  " "   -1.481              -2.766 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.285            -164.480 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.285            -164.480 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 CLK  " "    9.887               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133108307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133108307 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713133108839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713133109045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713133109050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713133109050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.911 " "Worst-case setup slack is -5.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.911            -478.979 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -5.911            -478.979 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.888            -476.084 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -5.888            -476.084 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135              -4.692 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.135              -4.692 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133109105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.079               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.244               0.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "    0.373               0.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133109141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.946 " "Worst-case recovery slack is -0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -0.946 start  " "   -0.946              -0.946 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -0.892 Hit  " "   -0.892              -0.892 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.122               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133109168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.661 " "Worst-case removal slack is 0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 Hit  " "    0.661               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 start  " "    0.685               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.742               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133109191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.283 " "Worst-case minimum pulse width slack is -1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 Hit  " "   -1.283              -2.283 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 start  " "   -1.283              -2.283 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.000            -128.000 Fine_Counter:sc1\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q  " "   -1.000            -128.000 Fine_Counter:sc2\|Synchronizer:sc6\|FFD:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500               0.000 sc0\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLK  " "    9.574               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713133109216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713133109216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713133111033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713133111233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713133111672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:18:31 2024 " "Processing ended: Sun Apr 14 15:18:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713133111672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713133111672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713133111672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713133111672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713133114011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713133114012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:18:33 2024 " "Processing started: Sun Apr 14 15:18:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713133114012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713133114012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TDC -c TDC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TDC -c TDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713133114013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713133115686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TDC.vo C:/Quartus_Proyects/TDC/simulation/questa/ simulation " "Generated file TDC.vo in folder \"C:/Quartus_Proyects/TDC/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713133116558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713133116675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:18:36 2024 " "Processing ended: Sun Apr 14 15:18:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713133116675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713133116675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713133116675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713133116675 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713133117467 ""}
