
AVRASM ver. 2.2.8  C:\Users\Mateo\Documents\Atmel Studio\7.0\Proyecto1_PrograDeMicros\main.asm Thu Mar 14 15:30:04 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Mateo\Documents\Atmel Studio\7.0\Proyecto1_PrograDeMicros\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Mateo\Documents\Atmel Studio\7.0\Proyecto1_PrograDeMicros\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 //*****************************************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 //Nombre: Mateo Castaeda
                                 //Proyecto: Proyecto 1
                                 //Hardware: ATMEGA328P
                                 //IE2023: Programacin de Microcontroladres
                                 //Fecha: 6/03/11
                                 //*****************************************************************************
                                 // Encabezado
                                 //*****************************************************************************
                                 .INCLUDE "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .CSEG
                                 .ORG 0x00
000000 940c 0022                 jmp MAIN
                                 .org 0x0008
000008 940c 008a                 JMP BTN
                                 .org 0x001A
00001a 940c 03b9                 jmp T1_OVF
                                 .org 0x0020
000020 940c 0408                 jmp T0_OVF
                                 
                                 
                                 
                                 
                                 //*****************************************************************************
                                 // STACK POINTER
                                 //*****************************************************************************
                                 MAIN:
000022 ef0f                      	LDI R16, LOW(RAMEND)
000023 bf0d                      	OUT SPL, R16
000024 e018                      	LDI R17, HIGH(RAMEND)
000025 bf1e                      	OUT SPH, R17 
                                 
                                 //*****************************************************************************
                                 // Configuracin
                                 //*****************************************************************************
                                 
                                 
                                 Setup:
000026 2700                      CLR R16
000027 2711                      CLR R17
000028 2722                      CLR R18
000029 2733                      CLR R19
00002a 2744                      CLR R20
00002b 2755                      CLR R21 
00002c 2766                      CLR R22
00002d 2777                      CLR R23
00002e 2788                      CLR R24
00002f 2799                      CLR R25
000030 27aa                      CLR R26
000031 27bb                      CLR R27
000032 27cc                      CLR R28
000033 27dd                      CLR R29
000034 27ee                      CLR R30
000035 27ff                      CLR R31
                                 
                                 
                                 
                                 .equ Reloj1_Config = 0x0200
                                 .equ Reloj2_Config = 0x0201
                                 .equ Reloj3_Config = 0x0202
                                 .equ Reloj4_Config = 0x0203
                                 
                                 .equ Fecha1 = 0x0204
                                 .equ Fecha2 = 0x0205
                                 .equ Fecha3 = 0x0206
                                 .equ Fecha4 = 0x0207
                                 
                                 .equ Contador1 = 0x0208
                                 .equ Contador2 = 0x0209
                                 .equ Contador3 = 0x020A
                                 .equ Contador4 = 0x020B
                                 .equ Contador5 = 0x020C
                                 .equ Contador1_F = 0x020D
                                 .equ Contador2_F = 0x020E
                                 .equ Contador3_F = 0x020F
                                 .equ Contador4_F = 0x021F
                                 
000036 e001                      LDI R16, 1
000037 9300 020d                 STS Contador1_F, R16
000039 9300 020f                 STS Contador3_F, R16
00003b e000                      LDI R16, 0X00
00003c 9300 020e                 STS Contador2_F, R16
                                 .equ Hora1 = 0x0210
                                 .equ Hora2 = 0x0211
                                 .equ Hora3 = 0x0212
                                 .equ Hora4 = 0x0213
                                 
                                 .equ Alarma1 = 0x0214
                                 .equ Alarma2 = 0x0215
                                 .equ Alarma3 = 0x0216
                                 .equ Alarma4 = 0x0217
                                 
00003e e0f9                      LDI ZH, HIGH(T7SEG<<1)
00003f eaea                      LDI ZL, LOW(T7SEG<<1)
000040 9104                      LPM R16, Z
000041 9300 0205                 STS Fecha2, r16
000043 9300 0207                 STS Fecha4, r16
000045 9300 0210                 STS Hora1, r16
000047 9300 0211                 STS Hora2, r16
000049 9300 0212                 STS Hora3, r16
00004b 9300 0213                 STS Hora4, r16
00004d 9300 0214                 STS Alarma1, R16
00004f 9300 0215                 STS Alarma2, R16
000051 9300 0216                 STS Alarma3, R16
000053 9300 0217                 STS Alarma4, R16
000055 95e3                      INC ZL
000056 9104                      LPM R16, Z
000057 9300 0204                 STS Fecha1, R16
000059 9300 0206                 STS Fecha3, R16
00005b 2700                      CLR R16
00005c e000                      LDI R16, 0x00
00005d 9300 00c1                 STS UCSR0B, R16
                                 
                                 
00005f e700                      LDI R16, 0b0111_0000
000060 b907                      OUT DDRC, R16
                                 
000061 e00f                      LDI R16, 0b0000_1111
000062 b908                      OUT PORTC, R16
000063 ef0f                      LDI R16, 0xFF
000064 b90a                      OUT DDRD, R16
000065 b90b                      OUT PORTD, R16
000066 e10f                      LDI R16, 0x1F
000067 b904                      OUT DDRB, R16
000068 e000                      LDI R16, 0X00
000069 b905                      OUT PORTB, R16
                                 //Configuracin de interrupcin botones
00006a 2700                      CLR R16
00006b e00f                      LDI R16, 0b0000_1111
00006c 9300 006c                 STS PCMSK1, R16
00006e e002                      LDI R16, 0b0000_0010
00006f 9300 0068                 STS PCICR, R16
                                 //Configuracin de interrupcin timer1
000071 e001                      LDI R16, 0b0000_0001
000072 9300 006f                 STS TIMSK1, R16
                                 
                                 
                                 //Configuracin de interrupcin timer0
000074 e001                      LDI R16, (1<<TOIE0)
000075 9300 006e                 STS TIMSK0, R16
                                 
                                 
                                 
                                 
000077 9478                      SEI
000078 940e 03a5                 Call Timer1
00007a 940e 03b2                 Call Timer0
00007c e0f9                      LDI ZH, HIGH(T7SEG<<1)
00007d eaea                      LDI ZL, LOW(T7SEG<<1)	
00007e 9114                      LPM R17, Z
00007f 9124                      LPM R18, Z
000080 9134                      LPM R19, Z
000081 9144                      LPM R20, Z
000082 e050                      LDI R21, 0 
000083 e101                      LDI R16, 0b0001_0001
000084 b905                      OUT PORTB, R16 
000085 efcf                      LDI R28, 0XFF
000086 efdf                      LDI R29, 0XFF
000087 2799                      CLR R25
000088 2700                      CLR R16
                                 LOOP:
000089 cfff                      RJMP LOOP
                                 
                                 //*****************************************************************************
                                 // Sub-Rutinas
                                 //*****************************************************************************
                                 
                                 
                                 
                                 BTN:
                                 
00008a 9b30                      SBIS PINC, 0
00008b 940c 0382                 JMP MODO
00008d 9b31                      SBIS PINC, 1 
00008e 940c 015d                 JMP Config
000090 9b32                      SBIS PINC, 2
000091 940c 0098                 JMP COMP1
000093 9b33                      SBIS PINC, 3
000094 940c 00a0                 JMP COMP2
                                 
000096 940c 04d4                 JMP Done_T
                                 
                                 COMP1:
000098 9934                      SBIC PINC, 4
000099 940c 00a8                 JMP COMP1_1
00009b 9935                      SBIC PINC, 5
00009c 940c 00af                 JMP COMP1_2
00009e 940c 04d4                 JMP Done_T
                                 
                                 COMP2:
0000a0 9934                      SBIC PINC, 4
0000a1 940c 00b6                 JMP COMP2_1
0000a3 9935                      SBIC PINC, 5
0000a4 940c 00bd                 JMP COMP2_2
0000a6 940c 04d4                 JMP Done_T
                                 
                                 COMP1_1:
0000a8 9935                      SBIC PINC, 5
0000a9 940c 01c0                 JMP Suma_Hora_Comp
0000ab 940c 01b6                 JMP Suma_Fecha_Comp
0000ad 940c 04d4                 JMP Done_T
                                 
                                 COMP1_2:
0000af 9934                      SBIC PINC, 4
0000b0 940c 01c0                 JMP Suma_Hora_Comp
0000b2 940c 01aa                 JMP Suma_Alarma_Comp
0000b4 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 COMP2_1:
0000b6 9935                      SBIC PINC, 5
0000b7 940c 00c4                 JMP Resta_Hora_Comp
0000b9 940c 01ac                 JMP Resta_Fecha_Comp
0000bb 940c 04d4                 JMP Done_T
                                 
                                 COMP2_2:
0000bd 9934                      SBIC PINC, 4
0000be 940c 00c4                 JMP Resta_Hora_Comp
0000c0 940c 015b                 JMP Resta_Alarma_Comp
0000c2 940c 04d4                 JMP Done_T
                                 
                                 Resta_Hora_Comp:
0000c4 9100 020c                 LDS R16, Contador5
0000c6 ff00                      SBRS R16, 0
0000c7 940c 00ce                 JMP Resta_Hora
0000c9 fd00                      SBRC R16, 0
0000ca 940c 0118                 JMP Resta_Hora1
0000cc 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 Resta_Hora:
0000ce 9100 0210                 LDS R16, Hora1
0000d0 3c00                      CPI R16, 0b1100_0000
0000d1 f079                      BREQ Res1_OVF
0000d2 eaea                      LDI ZL, LOW(T7SEG<<1)
0000d3 9100 0208                 LDS R16, Contador1
0000d5 0fe0                      ADD ZL, R16 
0000d6 950a                      DEC R16
0000d7 95ea                      DEC ZL
0000d8 9300 0208                 STS Contador1, R16
0000da 9104                      LPM R16, Z
0000db 9300 0210                 STS Hora1, R16
0000dd 2700                      CLR R16
0000de eaea                      LDI ZL, LOW(T7SEG<<1)
0000df 940c 04d4                 JMP Done_T
                                 
                                 Res1_OVF:
0000e1 9100 0211                 LDS R16, Hora2
0000e3 3c00                      CPI R16, 0b1100_0000
0000e4 f0e1                      BREQ R_OVF
0000e5 940c 00e9                 JMP Rest1
0000e7 940c 04d4                 JMP Done_T
                                 
                                 
                                 REST1:
0000e9 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0000ea eaea                      LDI ZL, LOW(T7SEG<<1)
0000eb 9100 0209                 LDS R16, Contador2
0000ed 0fe0                      ADD ZL, R16
0000ee 95ea                      DEC ZL
0000ef 950a                      DEC R16
0000f0 9300 0209                 STS Contador2, R16
0000f2 9104                      LPM R16, Z
0000f3 9300 0211                 STS Hora2, R16
                                 
0000f5 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0000f6 eaea                      LDI ZL, LOW(T7SEG<<1)
0000f7 e009                      LDI R16, 9
                                 
0000f8 9300 0208                 STS Contador1, R16
0000fa 0fe0                      ADD ZL, R16
0000fb 9104                      LPM R16, Z
0000fc 9300 0210                 STS Hora1, R16
0000fe 2700                      CLR R16
0000ff 940c 04d4                 JMP Done_T
                                 
                                 R_OVF:
000101 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000102 eaea                      LDI ZL, LOW(T7SEG<<1)
000103 2700                      CLR R16
000104 e005                      LDI R16, 5
000105 0fe0                      ADD ZL, R16
000106 9104                      LPM R16, Z
000107 9300 0211                 STS Hora2, R16
000109 e004                      LDI R16, 4
00010a 0fe0                      ADD ZL, R16
00010b 9104                      LPM R16, Z
00010c 9300 0210                 STS Hora1, R16
00010e 2700                      CLR R16
00010f e005                      LDI R16, 5
000110 9300 0209                 STS Contador2, R16
000112 e009                      LDI R16, 9
000113 9300 0208                 STS Contador1, R16
000115 2700                      CLR R16
000116 940c 04d4                 JMP Done_T
                                 
                                 
                                 Resta_Hora1:
000118 9100 0212                 LDS R16, Hora3
00011a 3c00                      CPI R16, 0b1100_0000
00011b f079                      BREQ RES2_OVF
00011c e0f9                      LDI ZH, HIGH(T7SEG<<1)
00011d eaea                      LDI ZL, LOW(T7SEG<<1)
00011e 9100 020a                 LDS R16, Contador3
000120 0fe0                      ADD ZL, R16
000121 950a                      DEC R16
000122 9300 020a                 STS Contador3, R16
000124 95ea                      DEC ZL
000125 9104                      LPM R16, Z
000126 9300 0212                 STS Hora3, R16
000128 2700                      CLR R16
000129 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES2_OVF:
00012b 9100 0213                 LDS R16, Hora4
00012d 3c00                      CPI R16, 0b1100_0000
00012e f0b9                      BREQ R2_OVF
00012f e0f9                      LDI ZH, HIGH(T7SEG<<1)
000130 eaea                      LDI ZL, LOW(T7SEG<<1)
000131 9100 020b                 LDS R16, Contador4
000133 0fe0                      ADD ZL, R16
000134 95ea                      DEC ZL 
000135 950a                      DEC R16
000136 9300 020b                 STS Contador4, R16
000138 9104                      LPM R16, Z
000139 9300 0213                 STS Hora4, R16
00013b 2700                      CLR R16
00013c eaea                      LDI ZL, LOW(T7SEG<<1)
00013d e009                      LDI R16, 9
00013e 0fe0                      ADD ZL, R16
00013f 9300 020a                 STS Contador3, R16
000141 9104                      LPM R16, Z
000142 9300 0212                 STS Hora3, R16 
000144 940c 04d4                 JMP Done_T
                                 
                                 
                                 R2_OVF:
000146 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000147 eaea                      LDI ZL, LOW(T7SEG<<1)
000148 e002                      LDI R16, 2
000149 0fe0                      ADD ZL, R16
00014a 9104                      LPM R16, Z
00014b 9300 0213                 STS Hora4, R16
00014d e001                      LDI R16, 1
00014e 0fe0                      ADD ZL, R16
00014f 9104                      LPM R16, Z
000150 9300 0212                 STS Hora3, R16
000152 e002                      LDI R16, 2
000153 9300 020b                 STS Contador4, R16
000155 e003                      LDI R16, 3
000156 9300 020a                 STS Contador3, R16
000158 2700                      CLR R16
                                 
000159 940c 04d4                 JMP Done_T
                                 Resta_Alarma_Comp:
                                 
00015b 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 Config:
00015d e0f9                      LDI ZH, HIGH(T7SEG<<1)
00015e eaea                      LDI ZL, LOW(T7SEG<<1)
00015f 9934                      SBIC PINC, 4 
000160 940c 0187                 JMP Comp_C1
000162 9935                      SBIC PINC, 5
000163 940c 018f                 JMP Comp_C2
000165 940c 0169                 JMP Config_Hora
000167 940c 04d4                 JMP Done_T
                                 
                                 
                                 Config_Hora:
000169 9100 0210                 LDS R16, Hora1
00016b 2f10                      MOV R17, R16
00016c 9100 0211                 LDS R16, Hora2
00016e 2f20                      MOV R18, R16
00016f 9100 0212                 LDS R16, Hora3
000171 2f30                      MOV R19, R16
000172 9100 0213                 LDS R16, Hora4
000174 2f40                      MOV R20, R16
000175 9100 020c                 LDS R16, Contador5
000177 e000                      LDI R16, 0x00
000178 9100 0209                 LDS R16, Contador2 
00017a 2f70                      MOV R23, R16
00017b 9100 020a                 LDS R16, Contador3 
00017d 2f80                      MOV R24, R16
00017e 9100 020b                 LDS R16, Contador4 
000180 2f90                      MOV R25, R16
000181 eaea                      LDI ZL, LOW(T7SEG<<1)
000182 9100 0208                 LDS R16, Contador1
000184 0fe0                      ADD ZL, R16
                                 
000185 940c 04d4                 JMP Done_T
                                 
                                 
                                 Comp_C1:
000187 9935                      SBIC PINC, 5
000188 940c 0197                 JMP SHFT_Hora
00018a 9b35                      SBIS PINC, 5
00018b 940c 01a8                 JMP SHFT_Fecha
00018d 940c 04d4                 JMP Done_T
                                 
                                 Comp_C2:
00018f 9934                      SBIC PINC, 4
000190 940c 01a6                 JMP SHFT_Alarma
000192 9b34                      SBIS PINC, 4
000193 940c 01a8                 JMP SHFT_Fecha
000195 940c 04d4                 JMP Done_T
                                 
                                 SHFT_Hora:
000197 9100 020c                 LDS R16, Contador5
000199 fd00                      SBRC R16, 0
00019a 940c 01a1                 JMP SHFT_Hora1
00019c e001                      LDI R16, 0b0000_0001
00019d 9300 020c                 STS Contador5, R16
00019f 940c 04d4                 JMP Done_T
                                 
                                 SHFT_Hora1:
0001a1 e004                      LDI R16, 0b0000_0100
0001a2 9300 020c                 STS Contador5, R16
0001a4 940c 04d4                 JMP Done_T
                                 
                                 
                                 SHFT_Alarma:
                                 
0001a6 940c 04d4                 JMP Done_T
                                 SHFT_Fecha:
                                 
0001a8 940c 04d4                 JMP Done_T
                                 
                                 Suma_Alarma_Comp:
0001aa 940c 04d4                 JMP Done_T
                                 
                                 Resta_Fecha_Comp:
0001ac 9100 020c                 LDS R16, Contador5
0001ae ff00                      SBRS R16, 0
0001af 940c 037e                 JMP Resta_Fecha
0001b1 fd00                      SBRC R16, 0
0001b2 940c 0380                 JMP Resta_Fecha1
0001b4 940c 04d4                 JMP Done_T
                                 
                                 Suma_Fecha_Comp:
0001b6 9100 020c                 LDS R16, Contador5
0001b8 ff00                      SBRS R16, 0
0001b9 940c 024e                 JMP Suma_Fecha
0001bb fd00                      SBRC R16, 0
0001bc 940c 037c                 JMP Suma_Fecha1
0001be 940c 04d4                 JMP Done_T
                                 
                                 Suma_Hora_Comp:
0001c0 9100 020c                 LDS R16, Contador5
0001c2 ff00                      SBRS R16, 0
0001c3 940c 0215                 JMP Suma_Hora
0001c5 fd00                      SBRC R16, 0
0001c6 940c 01cc                 JMP Suma_Hora1
0001c8 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 Suma_Alarma:
                                 
0001ca 940c 04d4                 JMP Done_T
                                 
                                 
                                 Suma_Hora1:
0001cc 95e3                      INC ZL
0001cd 9104                      LPM R16, Z
                                 
0001ce 3f0f                      CPI R16, 0xFF
0001cf f0c9                      BREQ RES_SUM1_1
0001d0 9300 0212                 STS Hora3, r16
0001d2 9100 020a                 LDS R16, Contador3
0001d4 9503                      INC R16
0001d5 9300 020a                 STS Contador3, R16
0001d7 91c0 0213                 LDS R28, Hora4
0001d9 3ac4                      CPI R28, 0b1010_0100
0001da f039                      BREQ RES_SUM1_2
0001db 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES_C1_2:
0001dd 2700                      CLR R16
0001de 9300 020a                 STS Contador3, R16
0001e0 940c 04d4                 JMP Done_T
                                 
                                 RES_SUM1_2:
                                 
0001e2 27cc                      CLR R28
0001e3 9100 0212                 LDS R16, Hora3
0001e5 3909                      CPI R16,  0b1001_1001
0001e6 f0d9                      BREQ RES_SUM2_1
0001e7 940c 04d4                 JMP Done_T
                                 
                                 RES_SUM1_1:
                                 
0001e9 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0001ea eaea                      LDI ZL, LOW(T7SEG<<1)
0001eb 9104                      LPM R16, Z
0001ec 9300 0212                 STS Hora3, R16
0001ee 9100 020b                 LDS R16, Contador4
0001f0 9503                      INC R16
0001f1 300a                      CPI R16, 10 
0001f2 f0e9                      BREQ RES_C1_1
0001f3 9300 020b                 STS Contador4, R16
0001f5 0fe0                      ADD ZL, R16
0001f6 9104                      LPM R16, Z
0001f7 3b00                      CPI R16, 0b1011_0000
0001f8 f049                      BREQ RES_SUM2_1
0001f9 9300 0213                 STS Hora4, R16
0001fb 2700                      CLR R16
0001fc 9300 020a                 STS Contador3, R16
0001fe e0f9                      LDI ZH, HIGH(T7SEG<<1)
0001ff eaea                      LDI ZL, LOW(T7SEG<<1)
000200 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES_SUM2_1:
000202 2700                      CLR R16
000203 9300 020b                 STS Contador4, R16
000205 9300 020a                 STS Contador3, R16
000207 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000208 eaea                      LDI ZL, LOW(T7SEG<<1)
000209 9104                      LPM R16, Z 
00020a 9300 0212                 STS Hora3, R16
00020c 9300 0213                 STS Hora4, R16
00020e 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 
                                 RES_C1_1:
000210 2700                      CLR R16
000211 9300 020b                 STS Contador4, R16
000213 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 Suma_Hora:
000215 9100 0208                 LDS R16, Contador1
000217 9503                      INC R16
000218 9300 0208                 STS Contador1, R16
00021a 2700                      CLR R16
00021b 95e3                      INC ZL
00021c 9104                      LPM R16, Z
00021d 3f0f                      CPI R16, 0xFF
00021e f021                      BREQ RES_SUM1
00021f 9300 0210                 STS Hora1, R16
                                 
000221 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES_SUM1:
000223 2700                      CLR R16
000224 9300 0208                 STS Contador1, R16
000226 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000227 eaea                      LDI ZL, LOW(T7SEG<<1)
000228 9104                      LPM R16, Z 
000229 9300 0210                 STS Hora1, R16
00022b 9100 0209                 LDS R16, Contador2
00022d 9503                      INC R16 
00022e 300a                      CPI R16, 10
00022f f061                      BREQ RES_C1
000230 9300 0209                 STS Contador2, R16
000232 0fe0                      ADD ZL, R16
000233 9104                      LPM R16, Z
000234 3802                      CPI R16, 0b1000_0010
000235 f059                      BREQ RES_SUM2
000236 9300 0211                 STS Hora2, R16
000238 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000239 eaea                      LDI ZL, LOW(T7SEG<<1)
00023a 940c 04d4                 JMP Done_T
                                 
                                 RES_C1:
00023c 2700                      CLR R16
00023d 9300 0209                 STS Contador2, R16
00023f 940c 04d4                 JMP Done_T
                                 
                                 RES_SUM2:
000241 2777                      CLR R23
000242 2700                      CLR R16
000243 9300 0209                 STS Contador2, R16
000245 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000246 eaea                      LDI ZL, LOW(T7SEG<<1)
000247 9104                      LPM R16, Z 
000248 9300 0210                 STS Hora1, R16
00024a 9300 0211                 STS Hora2, R16
                                 
00024c 940c 04d4                 JMP Done_T
                                 
                                 Suma_Fecha:
00024e 9100 0207                 LDS R16, Fecha4
000250 3c00                      CPI R16, 0b1100_0000
000251 f011                      BREQ M1_9
                                 
000252 940c 04d4                 JMP Done_T
                                 
                                 
                                 M1_9:
000254 9100 0206                 LDS R16, Fecha3
000256 3f09                      CPI R16,  0b1111_1001
000257 f091                      BREQ D_30_1 
000258 3a04                      CPI R16, 0b1010_0100
000259 f1c9                      BREQ D_28
00025a 3b00                      CPI R16, 0b1011_0000
00025b f081                      BREQ D_31
00025c 3909                      CPI R16,  0b1001_1001
00025d f061                      BREQ D_30_1 
00025e 3902                      CPI R16, 0b1001_0010
00025f f061                      BREQ D_31
000260 3802                      CPI R16,  0b1000_0010
000261 f041                      BREQ D_30_1 
000262 3f08                      CPI R16, 0b1111_1000
000263 f041                      BREQ D_31
000264 3800                      CPI R16, 0b1000_0000 
000265 f031                      BREQ D_31
000266 3900                      CPI R16, 0b1001_0000
000267 f011                      BREQ D_30_1
000268 940c 04d4                 JMP Done_T
                                 D_30_1:
00026a 940c 02b8                 JMP D_30
                                 D_31:
00026c e0f9                      LDI ZH, HIGH(T7SEG<<1)
00026d eaea                      LDI ZL, LOW(T7SEG<<1)
00026e 9100 020d                 LDS R16, Contador1_F
000270 9503                      INC R16 
000271 0fe0                      ADD ZL, R16
000272 9104                      LPM R16, Z
000273 3f0f                      CPI R16, 0xFF
000274 f0b1                      BREQ DEC_31_1
000275 9300 0204                 STS Fecha1, R16
000277 9100 020d                 LDS R16, Contador1_F
000279 9503                      INC R16
00027a 9300 020d                 STS Contador1_F, R16
00027c 9100 0205                 LDS R16, Fecha2
00027e 3b00                      CPI R16,  0b1011_0000
00027f f069                      BREQ DR_31_1
000280 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000281 eaea                      LDI ZL, LOW(T7SEG<<1)
                                 
000282 940c 04d4                 JMP Done_T
                                 
                                 DR_31:
000284 9100 0204                 LDS R16, Fecha1
000286 3a04                      CPI R16, 0b1010_0100
000287 f039                      BREQ RES_31_1
000288 2700                      CLR R16
000289 940c 04d4                 JMP Done_T
                                 DEC_31_1:
00028b 940c 0347                 JMP DEC_31
                                 DR_31_1:
00028d 940c 0284                 JMP DR_31
                                 RES_31_1:
00028f 940c 035c                 JMP RES_31
                                 
                                 
000291 940c 04d4                 JMP Done_T
                                 
                                 
                                 D_28:
000293 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000294 eaea                      LDI ZL, LOW(T7SEG<<1)
000295 9100 020d                 LDS R16, Contador1_F
000297 9503                      INC R16 
000298 0fe0                      ADD ZL, R16
000299 9104                      LPM R16, Z
00029a 3f0f                      CPI R16, 0xFF
00029b f0b1                      BREQ DEC_28_1
00029c 9300 0204                 STS Fecha1, R16
00029e 9100 020d                 LDS R16, Contador1_F
0002a0 9503                      INC R16
0002a1 9300 020d                 STS Contador1_F, R16
0002a3 9100 0205                 LDS R16, Fecha2
0002a5 3a04                      CPI R16,  0b1010_0100
0002a6 f069                      BREQ DR_28_1
0002a7 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0002a8 eaea                      LDI ZL, LOW(T7SEG<<1)
                                 
0002a9 940c 04d4                 JMP Done_T
                                 
                                 DR_28:
0002ab 9100 0204                 LDS R16, Fecha1
0002ad 3900                      CPI R16, 0b1001_0000
0002ae f039                      BREQ RES_28_1
0002af 2700                      CLR R16
0002b0 940c 04d4                 JMP Done_T
                                 DEC_28_1:
0002b2 940c 02dd                 JMP DEC_28
                                 DR_28_1:
0002b4 940c 02ab                 JMP DR_28
                                 RES_28_1:
0002b6 940c 02f2                 JMP RES_28
                                 
                                 
                                 
                                 
                                 D_30:
0002b8 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0002b9 eaea                      LDI ZL, LOW(T7SEG<<1)
0002ba 9100 020d                 LDS R16, Contador1_F
0002bc 9503                      INC R16 
0002bd 0fe0                      ADD ZL, R16
0002be 9104                      LPM R16, Z
0002bf 3f0f                      CPI R16, 0xFF
0002c0 f0b1                      BREQ DEC_30_1
0002c1 9300 0204                 STS Fecha1, R16
0002c3 9100 020d                 LDS R16, Contador1_F
0002c5 9503                      INC R16
0002c6 9300 020d                 STS Contador1_F, R16
0002c8 9100 0205                 LDS R16, Fecha2
0002ca 3b00                      CPI R16,  0b1011_0000
0002cb f069                      BREQ DR_30_1
0002cc e0f9                      LDI ZH, HIGH(T7SEG<<1)
0002cd eaea                      LDI ZL, LOW(T7SEG<<1)
0002ce 940c 04d4                 JMP Done_T
                                 
                                 DR_30:
                                 
0002d0 9100 0204                 LDS R16, Fecha1
0002d2 3f09                      CPI R16, 0b1111_1001
0002d3 f039                      BREQ RES_30_1
0002d4 2700                      CLR R16
                                 
0002d5 940c 04d4                 JMP Done_T
                                 DEC_30_1:
0002d7 940c 0312                 JMP DEC_30
                                 DR_30_1:
0002d9 940c 02d0                 JMP DR_30
                                 RES_30_1:
0002db 940c 0327                 JMP RES_30
                                 
                                 
                                 DEC_28:
0002dd e0f9                      LDI ZH, HIGH(T7SEG<<1)
0002de eaea                      LDI ZL, LOW(T7SEG<<1)
0002df 9104                      LPM R16, Z
0002e0 9300 0204                 STS Fecha1, R16
0002e2 9100 020e                 LDS R16, Contador2_F
0002e4 9503                      INC R16
0002e5 9300 020e                 STS Contador2_F, R16
0002e7 e0f9                      LDI ZH, HIGH(T7SEG<<1)
0002e8 eaea                      LDI ZL, LOW(T7SEG<<1)
0002e9 0fe0                      ADD ZL, R16
0002ea 9104                      LPM R16, Z
0002eb 9300 0205                 STS Fecha2, R16
0002ed 2700                      CLR R16
0002ee 9300 020d                 STS Contador1_F, R16
0002f0 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES_28:
0002f2 e001                      LDI R16, 1
0002f3 9300 020d                 STS Contador1_F, R16
0002f5 e000                      LDI R16,  0
0002f6 9300 020e                 STS Contador2_F, R16
0002f8 eaea                      LDI ZL, LOW(T7SEG<<1)
0002f9 9100 020d                 LDS R16, Contador1_F
0002fb 0fe0                      ADD ZL, R16
0002fc 9104                      LPM R16, Z
0002fd 9300 0204                 STS Fecha1, R16
0002ff e0f9                      LDI ZH, HIGH(T7SEG<<1)
000300 eaea                      LDI ZL, LOW(T7SEG<<1)
000301 9104                      LPM R16, Z
000302 9300 0205                 STS Fecha2, R16
000304 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000305 eaea                      LDI ZL, LOW(T7SEG<<1)
000306 9100 020f                 LDS R16, Contador3_F
000308 9503                      INC R16
000309 9300 020f                 STS Contador3_F, R16
00030b 0fe0                      ADD ZL, R16
00030c 9104                      LPM R16, Z
00030d 9300 0206                 STS Fecha3, R16 
00030f 2700                      CLR R16
                                 
000310 940c 04d4                 JMP Done_T
                                 
                                 
                                 DEC_30:
000312 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000313 eaea                      LDI ZL, LOW(T7SEG<<1)
000314 9104                      LPM R16, Z
000315 9300 0204                 STS Fecha1, R16
000317 9100 020e                 LDS R16, Contador2_F
000319 9503                      INC R16
00031a 9300 020e                 STS Contador2_F, R16
00031c e0f9                      LDI ZH, HIGH(T7SEG<<1)
00031d eaea                      LDI ZL, LOW(T7SEG<<1)
00031e 0fe0                      ADD ZL, R16
00031f 9104                      LPM R16, Z
000320 9300 0205                 STS Fecha2, R16
000322 2700                      CLR R16
000323 9300 020d                 STS Contador1_F, R16
000325 940c 04d4                 JMP Done_T
                                 
                                 
                                 RES_30:
000327 e001                      LDI R16, 1
000328 9300 020d                 STS Contador1_F, R16
00032a e000                      LDI R16,  0
00032b 9300 020e                 STS Contador2_F, R16
00032d eaea                      LDI ZL, LOW(T7SEG<<1)
00032e 9100 020d                 LDS R16, Contador1_F
000330 0fe0                      ADD ZL, R16
000331 9104                      LPM R16, Z
000332 9300 0204                 STS Fecha1, R16
000334 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000335 eaea                      LDI ZL, LOW(T7SEG<<1)
000336 9104                      LPM R16, Z
000337 9300 0205                 STS Fecha2, R16
000339 e0f9                      LDI ZH, HIGH(T7SEG<<1)
00033a eaea                      LDI ZL, LOW(T7SEG<<1)
00033b 9100 020f                 LDS R16, Contador3_F
00033d 9503                      INC R16
00033e 9300 020f                 STS Contador3_F, R16
000340 0fe0                      ADD ZL, R16
000341 9104                      LPM R16, Z
000342 9300 0206                 STS Fecha3, R16 
000344 2700                      CLR R16
                                 
000345 940c 04d4                 JMP Done_T
                                 
                                 DEC_31:
000347 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000348 eaea                      LDI ZL, LOW(T7SEG<<1)
000349 9104                      LPM R16, Z
00034a 9300 0204                 STS Fecha1, R16
00034c 9100 020e                 LDS R16, Contador2_F
00034e 9503                      INC R16
00034f 9300 020e                 STS Contador2_F, R16
000351 e0f9                      LDI ZH, HIGH(T7SEG<<1)
000352 eaea                      LDI ZL, LOW(T7SEG<<1)
000353 0fe0                      ADD ZL, R16
000354 9104                      LPM R16, Z
000355 9300 0205                 STS Fecha2, R16
000357 2700                      CLR R16
000358 9300 020d                 STS Contador1_F, R16
00035a 940c 04d4                 JMP Done_T
                                 
                                 RES_31:
00035c e001                      LDI R16, 1
00035d 9300 020d                 STS Contador1_F, R16
00035f e000                      LDI R16,  0
000360 9300 020e                 STS Contador2_F, R16
000362 eaea                      LDI ZL, LOW(T7SEG<<1)
000363 9100 020d                 LDS R16, Contador1_F
000365 0fe0                      ADD ZL, R16
000366 9104                      LPM R16, Z
000367 9300 0204                 STS Fecha1, R16
000369 e0f9                      LDI ZH, HIGH(T7SEG<<1)
00036a eaea                      LDI ZL, LOW(T7SEG<<1)
00036b 9104                      LPM R16, Z
00036c 9300 0205                 STS Fecha2, R16
00036e e0f9                      LDI ZH, HIGH(T7SEG<<1)
00036f eaea                      LDI ZL, LOW(T7SEG<<1)
000370 9100 020f                 LDS R16, Contador3_F
000372 9503                      INC R16
000373 9300 020f                 STS Contador3_F, R16
000375 0fe0                      ADD ZL, R16
000376 9104                      LPM R16, Z
000377 9300 0206                 STS Fecha3, R16 
000379 2700                      CLR R16
                                 
00037a 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 
                                 Suma_Fecha1:
                                 
00037c 940c 04d4                 JMP Done_T
                                 
                                 Resta_Fecha:
                                 
                                 
00037e 940c 04d4                 JMP Done_T
                                 Resta_Fecha1:
                                 
                                 
000380 940c 04d4                 JMP Done_T
                                 
                                 
                                 Modo:
000382 b1b6                      IN R27, PINC
000383 7fb0                      CBR R27, 0b0000_1111
000384 30b0                      CPI R27, 0b0000_0000
000385 f039                      BREQ Modo_Fecha
000386 31b0                      CPI R27, 0b0001_0000
000387 f049                      BREQ Modo_Alarma
000388 32b0                      CPI R27, 0b0010_0000
000389 f061                      BREQ Modo_Hora
00038a 33b0                      CPI R27, 0b0011_0000
00038b f091                      BREQ Modo_Reloj
00038c 9508                      RET
                                 
                                 Modo_Fecha:
00038d 9a44                      SBI PORTC, 4
00038e 27bb                      CLR R27
00038f 940c 04d4                 JMP Done_T
                                 
                                 Modo_Alarma: 
000391 9844                      CBI PORTC, 4
000392 9a45                      SBI PORTC, 5
000393 27bb                      CLR R27
000394 940c 04d4                 JMP Done_T
                                 
                                 Modo_Hora:
000396 e000                      LDI R16, 0x00
000397 9300 0081                 STS TCCR1B, R16
000399 9a45                      SBI PORTC, 5
00039a 9a44                      SBI PORTC, 4
00039b eaea                      LDI ZL, LOW(T7SEG<<1)
00039c 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 Modo_Reloj:
00039e e005                      LDI R16, 0b0000_0101
00039f 9300 0081                 STS TCCR1B, R16
0003a1 9844                      CBI PORTC, 4
0003a2 9845                      CBI PORTC, 5
0003a3 940c 04d4                 JMP Done_T
                                 
                                 
                                 Timer1:
0003a5 e000                      LDI R16, 0b0000_0000
0003a6 9300 0080                 STS TCCR1A, R16
                                 
0003a8 e005                      LDI R16, 0b0000_0101
0003a9 9300 0081                 STS TCCR1B, R16
                                 
0003ab ec02                      LDI R16, 0xC2
0003ac 9300 0085                 STS TCNT1H, R16
0003ae ef07                      LDI R16, 0xF7
0003af 9300 0084                 STS TCNT1L, R16
                                 /*LDI R16, 0xFF
                                 STS TCNT1H, R16
                                 LDI R16, 0x62
                                 STS TCNT1L, R16*/
                                 
0003b1 9508                      RET
                                 
                                 
                                 Timer0:
0003b2 e000                      LDI R16, 0b0000_0000
0003b3 bd04                      OUT TCCR0A, R16
                                 
0003b4 e005                      LDI R16, 0b0000_0101
0003b5 bd05                      OUT TCCR0B, R16
                                 
0003b6 eb02                      LDI R16, 178
0003b7 bd06                      OUT TCNT0, R16
                                 
0003b8 9508                      RET
                                 
                                 T1_OVF:
0003b9 ec02                      LDI R16, 0xC2
0003ba 9300 0085                 STS TCNT1H, R16
0003bc ef07                      LDI R16, 0xF7
0003bd 9300 0084                 STS TCNT1L, R16
                                 /*LDI R16, 0xFF
                                 STS TCNT1H, R16
                                 LDI R16, 0x62
                                 STS TCNT1L, R16*/
0003bf 9553                      INC R21
0003c0 3051                      CPI R21, 1
0003c1 f011                      BREQ Suma
0003c2 940c 04d4                 JMP Done_T
                                 
                                 Suma:
0003c4 2755                      CLR R21 
0003c5 95e3                      INC ZL
0003c6 9114                      LPM R17, Z
0003c7 3f1f                      CPI R17, 0xFF
0003c8 f011                      BREQ Reinicio1
0003c9 940c 04d4                 JMP Done_T
                                 
                                 Reinicio1:
0003cb eaea                      LDI ZL, LOW(T7SEG<<1)
0003cc 9114                      LPM R17, Z
0003cd 9573                      INC R23
0003ce 0fe7                      ADD ZL, R23
0003cf 9124                      LPM R18, Z
0003d0 eaea                      LDI ZL, LOW(T7SEG<<1)
0003d1 3822                      CPI R18, 0b1000_0010
0003d2 f011                      BREQ Reinicio2
0003d3 940c 04d4                 JMP Done_T
                                 
                                 Reinicio2:
0003d5 2777                      CLR R23
0003d6 eaea                      LDI ZL, LOW(T7SEG<<1)
0003d7 9114                      LPM R17, Z
0003d8 9124                      LPM R18, Z
0003d9 9583                      INC R24
0003da 0fe8                      ADD ZL, R24
0003db 9134                      LPM R19, Z
0003dc eaea                      LDI ZL, LOW(T7SEG<<1)
0003dd 3a44                      CPI R20, 0b1010_0100
0003de f021                      BREQ RES1
0003df 3f3f                      CPI R19, 0xFF
0003e0 f039                      BREQ Reinicio3
0003e1 940c 04d4                 JMP Done_T
                                 
                                 RES1:
                                 
0003e3 3939                      CPI R19, 0b1001_1001
0003e4 f081                      BREQ Reinicio4
0003e5 eaea                      LDI ZL, LOW(T7SEG<<1)
0003e6 940c 04d4                 JMP Done_T
                                 
                                 Reinicio3:
0003e8 2788                      CLR R24
0003e9 eaea                      LDI ZL, LOW(T7SEG<<1)
0003ea 9114                      LPM R17, Z
0003eb 9124                      LPM R18, Z
0003ec 9134                      LPM R19, Z
0003ed 9593                      INC R25
0003ee 0fe9                      ADD ZL, R25
0003ef 9144                      LPM R20, Z
0003f0 eaea                      LDI ZL, LOW(T7SEG<<1)
0003f1 3b40                      CPI R20, 0b1011_0000
0003f2 f011                      BREQ Reinicio4
0003f3 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 
                                 Reinicio4:
0003f5 2788                      CLR R24
0003f6 2799                      CLR R25                       
0003f7 eaea                      LDI ZL, LOW(T7SEG<<1)
0003f8 9114                      LPM R17, Z
0003f9 9124                      LPM R18, Z
0003fa 9134                      LPM R19, Z
0003fb 9144                      LPM R20, Z
0003fc 9100 020d                 LDS R16, Contador1_F
0003fe 9503                      INC R16
0003ff 9300 020d                 STS Contador1_F, R16
000401 0fe0                      ADD ZL, R16
000402 9104                      LPM R16, Z
000403 9300 0204                 STS Fecha1, R16
000405 2700                      CLR R16
000406 940c 04d4                 JMP Done_T
                                 
                                 
                                 T0_OVF:
000408 eb02                      LDI R16, 178
000409 bd06                      OUT TCNT0, R16
00040a 95a3                      INC R26
00040b 36a4                      CPI R26, 100
00040c f061                      BREQ LED1
00040d b165                      IN R22, PORTB
00040e 7e6f                      CBR R22, 0b0001_0000
00040f 3061                      CPI R22, 0b0000_0001
000410 f0b9                      BREQ DIS1
000411 3062                      CPI R22, 0b0000_0010
000412 f101                      BREQ DIS2
000413 3064                      CPI R22, 0b0000_0100
000414 f149                      BREQ DIS3
000415 3068                      CPI R22, 0b0000_1000
000416 f191                      BREQ DIS4
000417 940c 04d4                 JMP Done_T
                                 
                                 LED1:
000419 27aa                      CLR R26
00041a b165                      IN R22, PORTB
00041b 7f60                      CBR R22, 0x0F
00041c 3160                      CPI R22, 0b0001_0000
00041d f021                      BREQ LED1OFF
00041e 3060                      CPI R22, 0b0000_0000
00041f f029                      BREQ LED1ON
000420 940c 0408                 JMP T0_OVF
                                 
                                 LED1OFF:
000422 982c                      CBI PORTB, 4
000423 940c 0408                 JMP T0_OVF
                                 
                                 LED1ON:
000425 9a2c                      SBI PORTB, 4
000426 940c 0408                 JMP T0_OVF
                                 
                                 DIS1:
000428 9828                      CBI PORTB, 0
000429 9a29                      SBI PORTB, 1
                                 
00042a 9934                      SBIC PINC, 4
00042b 940c 0470                 JMP DIS1_FECHA_1
00042d 9935                      SBIC PINC, 5
00042e 940c 0454                 JMP DIS1_ALARMA_1
                                 
000430 b92b                      OUT PORTD, R18
000431 940c 04d4                 JMP Done_T
                                 
                                 DIS2:
000433 9829                      CBI PORTB, 1
000434 9a2a                      SBI PORTB, 2
                                 
                                 
000435 9934                      SBIC PINC, 4
000436 940c 0477                 JMP DIS2_FECHA_1
000438 9935                      SBIC PINC, 5
000439 940c 04c2                 JMP DIS2_ALARMA
                                 
                                 
00043b b93b                      OUT PORTD, R19
00043c 940c 04d4                 JMP Done_T
                                 
                                 DIS3:
00043e 982a                      CBI PORTB, 2
00043f 9a2b                      SBI PORTB, 3
                                 
000440 9934                      SBIC PINC, 4
000441 940c 047e                 JMP DIS3_FECHA_1
000443 9935                      SBIC PINC, 5
000444 940c 0462                 JMP DIS3_ALARMA_1
                                 
000446 b94b                      OUT PORTD, R20
000447 940c 04d4                 JMP Done_T
                                 
                                 DIS4:
000449 982b                      CBI PORTB, 3
00044a 9a28                      SBI PORTB, 0 
                                 
00044b 9934                      SBIC PINC, 4
00044c 940c 0485                 JMP DIS4_FECHA_1
00044e 9935                      SBIC PINC, 5
00044f 940c 0469                 JMP DIS4_ALARMA_1
                                 
000451 b91b                      OUT PORTD, R17
000452 940c 04d4                 JMP Done_T
                                 
                                 
                                 DIS1_Alarma_1:
000454 9b34                      SBIS PINC, 4
000455 940c 04bc                 JMP DIS1_Alarma
000457 940c 048c                 JMP DIS1_HORA
000459 940c 04d4                 JMP DONE_T
                                 
                                 
                                 DIS2_Alarma_1:
00045b 9b34                      SBIS PINC, 4
00045c 940c 04c2                 JMP DIS2_Alarma
00045e 940c 0492                 JMP DIS2_HORA
000460 940c 04d4                 JMP DONE_T
                                 
                                 DIS3_Alarma_1:
000462 9b34                      SBIS PINC, 4
000463 940c 04c8                 JMP DIS3_Alarma
000465 940c 0498                 JMP DIS3_HORA
000467 940c 04d4                 JMP DONE_T
                                 
                                 DIS4_Alarma_1:
000469 9b34                      SBIS PINC, 4
00046a 940c 04ce                 JMP DIS4_Alarma
00046c 940c 049e                 JMP DIS4_HORA
00046e 940c 04d4                 JMP DONE_T
                                 
                                 DIS1_FECHA_1:
000470 9b35                      SBIS PINC, 5
000471 940c 04a4                 JMP DIS1_FECHA
000473 940c 048c                 JMP DIS1_HORA
000475 940c 04d4                 JMP Done_T
                                 
                                 DIS2_FECHA_1:
000477 9b35                      SBIS PINC, 5
000478 940c 04aa                 JMP DIS2_FECHA
00047a 940c 0492                 JMP DIS2_HORA
00047c 940c 04d4                 JMP Done_T
                                 
                                 DIS3_FECHA_1:
00047e 9b35                      SBIS PINC, 5
00047f 940c 04b0                 JMP DIS3_FECHA
000481 940c 0498                 JMP DIS3_HORA
000483 940c 04d4                 JMP Done_T
                                 
                                 DIS4_FECHA_1:
000485 9b35                      SBIS PINC, 5
000486 940c 04b6                 JMP DIS4_FECHA
000488 940c 049e                 JMP DIS4_HORA
00048a 940c 04d4                 JMP Done_T
                                 
                                 
                                 DIS1_HORA:
00048c 9100 0211                 LDS R16, Hora2
00048e b90b                      OUT PORTD, R16
00048f 2700                      CLR R16
000490 940c 04d4                 JMP Done_T
                                 
                                 
                                 DIS2_HORA:
000492 9100 0212                 LDS R16, Hora3
000494 b90b                      OUT PORTD, R16
000495 2700                      CLR R16
000496 940c 04d4                 JMP Done_T
                                 
                                 DIS3_HORA:
000498 9100 0213                 LDS R16, Hora4
00049a b90b                      OUT PORTD, R16
00049b 2700                      CLR R16
00049c 940c 04d4                 JMP Done_T
                                 
                                 DIS4_HORA:
00049e 9100 0210                 LDS R16, Hora1
0004a0 b90b                      OUT PORTD, R16
0004a1 2700                      CLR R16
0004a2 940c 04d4                 JMP Done_T
                                 
                                 
                                 
                                 DIS1_FECHA:
0004a4 9100 0205                 LDS R16, Fecha2
0004a6 b90b                      OUT PORTD, R16
0004a7 2700                      CLR R16 
0004a8 940c 04d4                 JMP DONE_T
                                 DIS2_FECHA:
0004aa 9100 0206                 LDS R16, Fecha3
0004ac b90b                      OUT PORTD, R16
0004ad 2700                      CLR R16 
0004ae 940c 04d4                 JMP DONE_T
                                 DIS3_FECHA:
0004b0 9100 0207                 LDS R16, Fecha4
0004b2 b90b                      OUT PORTD, R16
0004b3 2700                      CLR R16 
0004b4 940c 04d4                 JMP DONE_T
                                 DIS4_FECHA:
0004b6 9100 0204                 LDS R16, Fecha1
0004b8 b90b                      OUT PORTD, R16
0004b9 2700                      CLR R16 
0004ba 940c 04d4                 JMP DONE_T
                                 
                                 
                                 DIS1_Alarma:
0004bc 9100 0215                 LDS R16, Alarma2
0004be b90b                      OUT PORTD, R16
0004bf 2700                      CLR R16
0004c0 940c 04d4                 JMP DONE_T 
                                 
                                 DIS2_Alarma:
0004c2 9100 0216                 LDS R16, Alarma3
0004c4 b90b                      OUT PORTD, R16
0004c5 2700                      CLR R16
0004c6 940c 04d4                 JMP DONE_T 
                                 
                                 DIS3_Alarma:
0004c8 9100 0217                 LDS R16, Alarma4
0004ca b90b                      OUT PORTD, R16
0004cb 2700                      CLR R16
0004cc 940c 04d4                 JMP DONE_T 
                                 
                                 DIS4_Alarma:
0004ce 9100 0214                 LDS R16, Alarma1
0004d0 b90b                      OUT PORTD, R16
0004d1 2700                      CLR R16
0004d2 940c 04d4                 JMP DONE_T 
                                 
                                 Done_T:
0004d4 9518                      RETI
                                 
                                 
                                 
                                 
                                 //*****************************************************************************
                                 // Tabla de Valores 
                                 //*****************************************************************************
                                 
                                 
0004d5 f9c0
0004d6 b0a4
0004d7 9299
0004d8 f882
0004d9 9080
C:\Users\Mateo\Documents\Atmel Studio\7.0\Proyecto1_PrograDeMicros\main.asm(1268): warning: .cseg .db misalignment - padding zero byte
0004da 00ff                      T7SEG: .DB 0b1100_0000, 0b1111_1001, 0b1010_0100, 0b1011_0000, 0b1001_1001, 0b1001_0010, 0b1000_0010, 0b1111_1000, 0b1000_0000, 0b1001_0000, 0xFF
0004db f9c0
0004dc b0a4
0004dd 9299
0004de f882
0004df 9080
C:\Users\Mateo\Documents\Atmel Studio\7.0\Proyecto1_PrograDeMicros\main.asm(1269): warning: .cseg .db misalignment - padding zero byte


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  57 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 416 r17:  12 r18:   9 r19:   9 r20:   8 
r21:   5 r22:  11 r23:   6 r24:   6 r25:   6 r26:   4 r27:   9 r28:   5 
r29:   2 r30:  87 r31:  34 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  29 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  49 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   2 cbi   :   8 cbr   :   3 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  68 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  49 cpse  :   0 dec   :   8 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 inc   :  26 jmp   : 167 
ld    :   0 ldd   :   0 ldi   : 131 lds   :  64 lpm   : 114 lsl   :   0 
lsr   :   0 mov   :   7 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  29 pop   :   0 
push  :   0 rcall :   0 ret   :   3 reti  :   1 rjmp  :   1 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   9 sbic  :  20 sbis  :  14 
sbiw  :   0 sbr   :   0 sbrc  :   5 sbrs  :   4 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   : 110 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0009c2   2422     24   2446   32768   7.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
