#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 31 14:02:20 2024
# Process ID: 5548
# Current directory: F:/miniRV-HITSZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10204 F:\miniRV-HITSZ\miniRV-HITSZ.xpr
# Log file: F:/miniRV-HITSZ/vivado.log
# Journal file: F:/miniRV-HITSZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/miniRV-HITSZ/miniRV-HITSZ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 822.000 ; gain = 207.309
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {F:/comp2012/Lab3-流水线CPU设计/pipeline_test.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/comp2012/Lab3-流水线CPU设计/pipeline_test.coe' provided. It will be converted relative to IP Instance files '../../../../../comp2012/Lab3-流水线CPU设计/pipeline_test.coe'
generate_target all [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Wed Jul 31 19:31:43 2024] Launched IROM_synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci] -directory F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/sim_scripts -ip_user_files_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files -ipstatic_source_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/modelsim} {questa=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/questa} {riviera=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/riviera} {activehdl=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/AMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BCOMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCOMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Buttons.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buttons
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Detect_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detect_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IMM_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Led_Devices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Devices
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Process_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Process_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switches
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'switch' on this module [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sim_1/new/miniRV_sim.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/AMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BCOMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCOMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Buttons.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buttons
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Detect_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detect_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IMM_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Led_Devices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Devices
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Process_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Process_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switches
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'switch' on this module [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sim_1/new/miniRV_sim.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/AMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BCOMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCOMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Buttons.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buttons
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Detect_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detect_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IMM_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Led_Devices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Devices
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Process_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Process_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switches
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_ADD
Compiling module xil_defaultlib.NPC_MUX
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Detect_RAW
Compiling module xil_defaultlib.Process_RAW
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.IMM_GEN
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AMUX
Compiling module xil_defaultlib.BMUX
Compiling module xil_defaultlib.BCOMP
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB_MUX
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.Led_Devices
Compiling module xil_defaultlib.Buttons
Compiling module xil_defaultlib.Switches
Compiling module xil_defaultlib.Digital_trans
Compiling module xil_defaultlib.Digital_default
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.miniRV_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot miniRV_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/xsim.dir/miniRV_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 31 19:32:55 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 989.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "miniRV_sim_behav -key {Behavioral:sim_1:Functional:miniRV_sim} -tclbatch {miniRV_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source miniRV_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'miniRV_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1054.883 ; gain = 65.297
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_PC/pc}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1054.883 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_RF/wR}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_RF/RFWen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_BCOMP/BCOMPEn}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Mem_IROM/spo}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.883 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_RF}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.297 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/miniRV_sim/DUT/Core_cpu/U_BCOMP}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/pipeline_test.coe'
INFO: [SIM-utils-43] Exported 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim/calculator_FPGA.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/miniRV-HITSZ/miniRV-HITSZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 93620a5a47e74f268874639688902e23 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 21:30:22 2024...
