

================================================================
== Vivado HLS Report for 'CRCCheck_do_gen'
================================================================
* Date:           Thu Mar 25 13:02:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.955 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|      153| 0.840 us | 1.530 us |   84|  153|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       83|      152| 83 ~ 152 |          -|          -|  inf |    no    |
        | + Loop 1.1  |       69|       69|         3|          1|          1|    68|    yes   |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.3  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.4  |       68|       68|         2|          1|          1|    68|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    678|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        0|      -|      16|      9|    0|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        -|      -|     202|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     218|    890|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |CRCCheck_mux_42_8cud_U9  |CRCCheck_mux_42_8cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |ibuffer_V_U  |CRCCheck_do_gen_ibkb  |        0|  16|   9|    0|    68|    8|     1|          544|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                      |        0|  16|   9|    0|    68|    8|     1|          544|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_230_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_557_p2                      |     +    |      0|  0|  12|           3|           1|
    |i_7_fu_623_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_fu_521_p2                        |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln41_fu_224_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln54_fu_515_p2                |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln58_fu_551_p2                |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln63_fu_611_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_fu_617_p2                |   icmp   |      0|  0|  11|           7|           7|
    |select_ln49_1_fu_317_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_2_fu_349_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_3_fu_379_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_4_fu_411_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_5_fu_443_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_6_fu_475_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_7_fu_507_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln49_fu_285_p3              |  select  |      0|  0|  32|           1|          32|
    |R_fu_253_p2                        |    xor   |      0|  0|  32|          32|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |tmp_1_fu_585_p5                    |    xor   |      0|  0|   2|           2|           2|
    |xor_ln46_1_fu_259_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln49_1_fu_311_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_2_fu_343_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_3_fu_373_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_4_fu_405_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_5_fu_437_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_6_fu_469_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_7_fu_501_p2               |    xor   |      0|  0|  32|          32|          32|
    |xor_ln49_fu_279_p2                 |    xor   |      0|  0|  32|          32|          32|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 678|         382|         616|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |R_0_reg_156                   |   9|          2|   32|         64|
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_R_0_phi_fu_160_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_172_p4  |   9|          2|    7|         14|
    |crc_0_reg_191                 |   9|          2|   32|         64|
    |e_blk_n                       |   9|          2|    1|          2|
    |i1_0_reg_180                  |   9|          2|    3|          6|
    |i2_0_reg_202                  |   9|          2|    3|          6|
    |i3_0_reg_213                  |   9|          2|    7|         14|
    |i_0_reg_168                   |   9|          2|    7|         14|
    |ibuffer_V_address0            |  15|          3|    7|         21|
    |s_blk_n                       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 182|         39|  136|        287|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |R_0_reg_156                      |  32|   0|   32|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |crc_0_reg_191                    |  32|   0|   32|          0|
    |crc_t_3_1_fu_106                 |   8|   0|    8|          0|
    |crc_t_3_2_fu_110                 |   8|   0|    8|          0|
    |crc_t_3_3_fu_114                 |   8|   0|    8|          0|
    |crc_t_3_fu_102                   |   8|   0|    8|          0|
    |i1_0_reg_180                     |   3|   0|    3|          0|
    |i2_0_reg_202                     |   3|   0|    3|          0|
    |i3_0_reg_213                     |   7|   0|    7|          0|
    |i_0_reg_168                      |   7|   0|    7|          0|
    |i_5_reg_662                      |   7|   0|    7|          0|
    |icmp_ln41_reg_658                |   1|   0|    1|          0|
    |icmp_ln41_reg_658_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln68_reg_711                |   1|   0|    1|          0|
    |lshr_ln49_3_reg_672              |  31|   0|   31|          0|
    |select_ln49_2_reg_667            |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 202|   0|  202|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | CRCCheck::do_gen | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | CRCCheck::do_gen | return value |
|e_dout     |  in |    8|   ap_fifo  |         e        |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |         e        |    pointer   |
|e_read     | out |    1|   ap_fifo  |         e        |    pointer   |
|s_din      | out |    8|   ap_fifo  |         s        |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |         s        |    pointer   |
|s_write    | out |    1|   ap_fifo  |         s        |    pointer   |
+-----------+-----+-----+------------+------------------+--------------+

