<stg><name>batch_align2D</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="21" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="24" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %converged_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %converged)

]]></Node>
<StgValue><ssdm name="converged_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cur_px_estimate_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cur_px_estimate)

]]></Node>
<StgValue><ssdm name="cur_px_estimate_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %converged3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %converged_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="converged3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %cur_px_estimate_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="30">
<![CDATA[
:12  %zext_ln71 = zext i30 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="30">
<![CDATA[
:3  %empty = zext i30 %converged3 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_addr = getelementptr i32* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %cur_px_estimate, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %converged, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln64"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
burst.rd.header:0  %v_buff_0_1_0 = phi float [ undef, %0 ], [ %v_buff_0_1_1, %burstread.region ]

]]></Node>
<StgValue><ssdm name="v_buff_0_1_0"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
burst.rd.header:1  %v_buff_0_0_0 = phi float [ undef, %0 ], [ %v_buff_0_1_2, %burstread.region ]

]]></Node>
<StgValue><ssdm name="v_buff_0_0_0"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
burst.rd.header:2  %phi_ln71 = phi i2 [ 0, %0 ], [ %add_ln71, %burstread.region ]

]]></Node>
<StgValue><ssdm name="phi_ln71"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.header:3  %icmp_ln71 = icmp eq i2 %phi_ln71, -2

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.header:5  %add_ln71 = add i2 %phi_ln71, 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:6  br i1 %icmp_ln71, label %burst.rd.end, label %burstread.region

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2">
<![CDATA[
burstread.region:5  %trunc_ln71 = trunc i2 %phi_ln71 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region:3  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_OC_cur_px) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
burstread.region:4  %v_buff_0_0 = bitcast i32 %gmem_addr_1_read to float

]]></Node>
<StgValue><ssdm name="v_buff_0_0"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:6  %v_buff_0_1_1 = select i1 %trunc_ln71, float %v_buff_0_0, float %v_buff_0_1_0

]]></Node>
<StgValue><ssdm name="v_buff_0_1_1"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:7  %v_buff_0_1_2 = select i1 %trunc_ln71, float %v_buff_0_0_0, float %v_buff_0_0

]]></Node>
<StgValue><ssdm name="v_buff_0_1_2"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
burstread.region:9  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.rd.end:1  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32">
<![CDATA[
burst.rd.end:2  %trunc_ln72 = trunc i32 %gmem_addr_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="93" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end:3  %xor_ln83 = xor i1 %trunc_ln72, true

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:4  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:5  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="96" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
burst.wr.header:0  %phi_ln82 = phi i2 [ %add_ln82, %burstwrite.region ], [ 0, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="phi_ln82"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.wr.header:1  %icmp_ln82 = icmp eq i2 %phi_ln82, -2

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="99" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.wr.header:3  %add_ln82 = add i2 %phi_ln82, 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %icmp_ln82, label %burst.wr.end, label %burstwrite.region

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2">
<![CDATA[
burstwrite.region:3  %trunc_ln82 = trunc i2 %phi_ln82 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstwrite.region:4  %select_ln82 = select i1 %trunc_ln82, float %v_buff_0_1_0, float %v_buff_0_0_0

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="103" st_id="22" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burstwrite.region:5  %select_ln = fmul float %select_ln82, 2.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="104" st_id="23" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burstwrite.region:5  %select_ln = fmul float %select_ln82, 2.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="106" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_cur_px_est) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
burstwrite.region:6  %bitcast_ln82 = bitcast float %select_ln to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln82"/></StgValue>
</operation>

<operation id="109" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstwrite.region:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %bitcast_ln82, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="110" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="111" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region:9  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="112" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="113" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="114" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="115" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="116" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="117" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="118" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="119" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="120" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="121" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="122" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="123" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.end:1  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="124" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
burst.wr.end:2  %gmem_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.wr.end:3  %tmp_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %gmem_addr_read_1, i32 0, i1 %xor_ln83)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="126" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="1">
<![CDATA[
burst.wr.end:4  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="127" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="1">
<![CDATA[
burst.wr.end:5  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="128" st_id="40" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
burst.wr.end:6  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="129" st_id="41" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
burst.wr.end:6  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="130" st_id="42" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
burst.wr.end:6  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="131" st_id="43" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
burst.wr.end:6  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="132" st_id="44" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
burst.wr.end:6  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
burst.wr.end:7  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="192" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="193" name="cur_px_estimate" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cur_px_estimate"/></StgValue>
</port>
<port id="194" name="converged" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="converged"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="196" from="_ssdm_op_Read.s_axilite.i32" to="converged_read" fromId="195" toId="45">
</dataflow>
<dataflow id="197" from="converged" to="converged_read" fromId="194" toId="45">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.s_axilite.i32" to="cur_px_estimate_read" fromId="195" toId="46">
</dataflow>
<dataflow id="199" from="cur_px_estimate" to="cur_px_estimate_read" fromId="193" toId="46">
</dataflow>
<dataflow id="201" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="converged3" fromId="200" toId="47">
</dataflow>
<dataflow id="202" from="converged_read" to="converged3" fromId="45" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_203" to="converged3" fromId="203" toId="47">
</dataflow>
<dataflow id="206" from="StgValue_205" to="converged3" fromId="205" toId="47">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp" fromId="200" toId="48">
</dataflow>
<dataflow id="208" from="cur_px_estimate_read" to="tmp" fromId="46" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_203" to="tmp" fromId="203" toId="48">
</dataflow>
<dataflow id="210" from="StgValue_205" to="tmp" fromId="205" toId="48">
</dataflow>
<dataflow id="211" from="tmp" to="zext_ln71" fromId="48" toId="49">
</dataflow>
<dataflow id="212" from="gmem" to="gmem_addr_1" fromId="192" toId="50">
</dataflow>
<dataflow id="213" from="zext_ln71" to="gmem_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="51">
</dataflow>
<dataflow id="216" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_203" to="p_rd_req" fromId="203" toId="51">
</dataflow>
<dataflow id="218" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="52">
</dataflow>
<dataflow id="219" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="52">
</dataflow>
<dataflow id="220" from="StgValue_203" to="p_rd_req" fromId="203" toId="52">
</dataflow>
<dataflow id="221" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="53">
</dataflow>
<dataflow id="222" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_203" to="p_rd_req" fromId="203" toId="53">
</dataflow>
<dataflow id="224" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="54">
</dataflow>
<dataflow id="225" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="54">
</dataflow>
<dataflow id="226" from="StgValue_203" to="p_rd_req" fromId="203" toId="54">
</dataflow>
<dataflow id="227" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="55">
</dataflow>
<dataflow id="228" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="55">
</dataflow>
<dataflow id="229" from="StgValue_203" to="p_rd_req" fromId="203" toId="55">
</dataflow>
<dataflow id="230" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="56">
</dataflow>
<dataflow id="231" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="56">
</dataflow>
<dataflow id="232" from="StgValue_203" to="p_rd_req" fromId="203" toId="56">
</dataflow>
<dataflow id="233" from="converged3" to="empty" fromId="47" toId="57">
</dataflow>
<dataflow id="234" from="gmem" to="gmem_addr" fromId="192" toId="58">
</dataflow>
<dataflow id="235" from="empty" to="gmem_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="236" toId="59">
</dataflow>
<dataflow id="238" from="gmem" to="specbitsmap_ln0" fromId="192" toId="59">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="239" toId="60">
</dataflow>
<dataflow id="242" from="batch_align2D_str" to="spectopmodule_ln0" fromId="241" toId="60">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="243" toId="61">
</dataflow>
<dataflow id="245" from="gmem" to="specinterface_ln0" fromId="192" toId="61">
</dataflow>
<dataflow id="247" from="p_str" to="specinterface_ln0" fromId="246" toId="61">
</dataflow>
<dataflow id="249" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="61">
</dataflow>
<dataflow id="250" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="61">
</dataflow>
<dataflow id="252" from="p_str1" to="specinterface_ln0" fromId="251" toId="61">
</dataflow>
<dataflow id="253" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="61">
</dataflow>
<dataflow id="255" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="61">
</dataflow>
<dataflow id="257" from="p_str2" to="specinterface_ln0" fromId="256" toId="61">
</dataflow>
<dataflow id="259" from="p_str3" to="specinterface_ln0" fromId="258" toId="61">
</dataflow>
<dataflow id="260" from="p_str1" to="specinterface_ln0" fromId="251" toId="61">
</dataflow>
<dataflow id="262" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="61">
</dataflow>
<dataflow id="263" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="61">
</dataflow>
<dataflow id="264" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="61">
</dataflow>
<dataflow id="265" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="61">
</dataflow>
<dataflow id="266" from="p_str1" to="specinterface_ln0" fromId="251" toId="61">
</dataflow>
<dataflow id="267" from="p_str1" to="specinterface_ln0" fromId="251" toId="61">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="243" toId="62">
</dataflow>
<dataflow id="269" from="cur_px_estimate" to="specinterface_ln0" fromId="193" toId="62">
</dataflow>
<dataflow id="271" from="mode" to="specinterface_ln0" fromId="270" toId="62">
</dataflow>
<dataflow id="272" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="62">
</dataflow>
<dataflow id="273" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="62">
</dataflow>
<dataflow id="274" from="p_str1" to="specinterface_ln0" fromId="251" toId="62">
</dataflow>
<dataflow id="275" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="62">
</dataflow>
<dataflow id="276" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="62">
</dataflow>
<dataflow id="278" from="bundle" to="specinterface_ln0" fromId="277" toId="62">
</dataflow>
<dataflow id="279" from="p_str3" to="specinterface_ln0" fromId="258" toId="62">
</dataflow>
<dataflow id="280" from="p_str1" to="specinterface_ln0" fromId="251" toId="62">
</dataflow>
<dataflow id="281" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="62">
</dataflow>
<dataflow id="282" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="62">
</dataflow>
<dataflow id="283" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="62">
</dataflow>
<dataflow id="284" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="62">
</dataflow>
<dataflow id="285" from="p_str1" to="specinterface_ln0" fromId="251" toId="62">
</dataflow>
<dataflow id="286" from="p_str1" to="specinterface_ln0" fromId="251" toId="62">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="243" toId="63">
</dataflow>
<dataflow id="288" from="converged" to="specinterface_ln0" fromId="194" toId="63">
</dataflow>
<dataflow id="290" from="mode4" to="specinterface_ln0" fromId="289" toId="63">
</dataflow>
<dataflow id="291" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="63">
</dataflow>
<dataflow id="292" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="63">
</dataflow>
<dataflow id="293" from="p_str1" to="specinterface_ln0" fromId="251" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="63">
</dataflow>
<dataflow id="295" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="63">
</dataflow>
<dataflow id="297" from="bundle5" to="specinterface_ln0" fromId="296" toId="63">
</dataflow>
<dataflow id="298" from="p_str3" to="specinterface_ln0" fromId="258" toId="63">
</dataflow>
<dataflow id="299" from="p_str1" to="specinterface_ln0" fromId="251" toId="63">
</dataflow>
<dataflow id="300" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="301" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="302" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="303" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="304" from="p_str1" to="specinterface_ln0" fromId="251" toId="63">
</dataflow>
<dataflow id="305" from="p_str1" to="specinterface_ln0" fromId="251" toId="63">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecInterface" to="specinterface_ln64" fromId="243" toId="64">
</dataflow>
<dataflow id="307" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="309" from="p_str4" to="specinterface_ln64" fromId="308" toId="64">
</dataflow>
<dataflow id="310" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="311" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="312" from="p_str1" to="specinterface_ln64" fromId="251" toId="64">
</dataflow>
<dataflow id="313" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="314" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="316" from="p_str5" to="specinterface_ln64" fromId="315" toId="64">
</dataflow>
<dataflow id="317" from="p_str1" to="specinterface_ln64" fromId="251" toId="64">
</dataflow>
<dataflow id="318" from="p_str1" to="specinterface_ln64" fromId="251" toId="64">
</dataflow>
<dataflow id="319" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="320" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="321" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="322" from="StgValue_248" to="specinterface_ln64" fromId="248" toId="64">
</dataflow>
<dataflow id="323" from="p_str1" to="specinterface_ln64" fromId="251" toId="64">
</dataflow>
<dataflow id="324" from="p_str1" to="specinterface_ln64" fromId="251" toId="64">
</dataflow>
<dataflow id="325" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="214" toId="65">
</dataflow>
<dataflow id="326" from="gmem_addr_1" to="p_rd_req" fromId="50" toId="65">
</dataflow>
<dataflow id="327" from="StgValue_203" to="p_rd_req" fromId="203" toId="65">
</dataflow>
<dataflow id="329" from="StgValue_328" to="v_buff_0_1_0" fromId="328" toId="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="330" from="br_ln71" to="v_buff_0_1_0" fromId="66" toId="67">
</dataflow>
<dataflow id="331" from="v_buff_0_1_1" to="v_buff_0_1_0" fromId="80" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="br_ln71" to="v_buff_0_1_0" fromId="83" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="333" from="StgValue_328" to="v_buff_0_0_0" fromId="328" toId="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="br_ln71" to="v_buff_0_0_0" fromId="66" toId="68">
</dataflow>
<dataflow id="335" from="v_buff_0_1_2" to="v_buff_0_0_0" fromId="81" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="336" from="br_ln71" to="v_buff_0_0_0" fromId="83" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="338" from="StgValue_337" to="phi_ln71" fromId="337" toId="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="br_ln71" to="phi_ln71" fromId="66" toId="69">
</dataflow>
<dataflow id="340" from="add_ln71" to="phi_ln71" fromId="72" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln71" to="phi_ln71" fromId="83" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="342" from="phi_ln71" to="icmp_ln71" fromId="69" toId="70">
</dataflow>
<dataflow id="344" from="StgValue_343" to="icmp_ln71" fromId="343" toId="70">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="345" toId="71">
</dataflow>
<dataflow id="348" from="StgValue_347" to="empty_4" fromId="347" toId="71">
</dataflow>
<dataflow id="349" from="StgValue_347" to="empty_4" fromId="347" toId="71">
</dataflow>
<dataflow id="350" from="StgValue_347" to="empty_4" fromId="347" toId="71">
</dataflow>
<dataflow id="351" from="phi_ln71" to="add_ln71" fromId="69" toId="72">
</dataflow>
<dataflow id="353" from="StgValue_352" to="add_ln71" fromId="352" toId="72">
</dataflow>
<dataflow id="354" from="icmp_ln71" to="br_ln71" fromId="70" toId="73">
</dataflow>
<dataflow id="355" from="phi_ln71" to="trunc_ln71" fromId="69" toId="74">
</dataflow>
<dataflow id="357" from="_ssdm_op_Read.m_axi.i32P" to="gmem_addr_1_read" fromId="356" toId="75">
</dataflow>
<dataflow id="358" from="gmem_addr_1" to="gmem_addr_1_read" fromId="50" toId="75">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecRegionBegin" to="burstread_rbegin" fromId="359" toId="76">
</dataflow>
<dataflow id="362" from="burstread_OC_region_s" to="burstread_rbegin" fromId="361" toId="76">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecPipeline" to="empty_5" fromId="363" toId="77">
</dataflow>
<dataflow id="365" from="StgValue_254" to="empty_5" fromId="254" toId="77">
</dataflow>
<dataflow id="366" from="StgValue_254" to="empty_5" fromId="254" toId="77">
</dataflow>
<dataflow id="367" from="StgValue_254" to="empty_5" fromId="254" toId="77">
</dataflow>
<dataflow id="368" from="StgValue_248" to="empty_5" fromId="248" toId="77">
</dataflow>
<dataflow id="370" from="p_str6" to="empty_5" fromId="369" toId="77">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecLoopName" to="empty_6" fromId="371" toId="78">
</dataflow>
<dataflow id="374" from="memcpy_OC_OC_cur_px" to="empty_6" fromId="373" toId="78">
</dataflow>
<dataflow id="375" from="gmem_addr_1_read" to="v_buff_0_0" fromId="75" toId="79">
</dataflow>
<dataflow id="376" from="trunc_ln71" to="v_buff_0_1_1" fromId="74" toId="80">
</dataflow>
<dataflow id="377" from="v_buff_0_0" to="v_buff_0_1_1" fromId="79" toId="80">
</dataflow>
<dataflow id="378" from="v_buff_0_1_0" to="v_buff_0_1_1" fromId="67" toId="80">
</dataflow>
<dataflow id="379" from="trunc_ln71" to="v_buff_0_1_2" fromId="74" toId="81">
</dataflow>
<dataflow id="380" from="v_buff_0_0_0" to="v_buff_0_1_2" fromId="68" toId="81">
</dataflow>
<dataflow id="381" from="v_buff_0_0" to="v_buff_0_1_2" fromId="79" toId="81">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecRegionEnd" to="burstread_rend" fromId="382" toId="82">
</dataflow>
<dataflow id="384" from="burstread_OC_region_s" to="burstread_rend" fromId="361" toId="82">
</dataflow>
<dataflow id="385" from="burstread_rbegin" to="burstread_rend" fromId="76" toId="82">
</dataflow>
<dataflow id="386" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="84">
</dataflow>
<dataflow id="387" from="gmem_addr" to="gmem_load_req" fromId="58" toId="84">
</dataflow>
<dataflow id="388" from="StgValue_254" to="gmem_load_req" fromId="254" toId="84">
</dataflow>
<dataflow id="389" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="85">
</dataflow>
<dataflow id="390" from="gmem_addr" to="gmem_load_req" fromId="58" toId="85">
</dataflow>
<dataflow id="391" from="StgValue_254" to="gmem_load_req" fromId="254" toId="85">
</dataflow>
<dataflow id="392" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="86">
</dataflow>
<dataflow id="393" from="gmem_addr" to="gmem_load_req" fromId="58" toId="86">
</dataflow>
<dataflow id="394" from="StgValue_254" to="gmem_load_req" fromId="254" toId="86">
</dataflow>
<dataflow id="395" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="87">
</dataflow>
<dataflow id="396" from="gmem_addr" to="gmem_load_req" fromId="58" toId="87">
</dataflow>
<dataflow id="397" from="StgValue_254" to="gmem_load_req" fromId="254" toId="87">
</dataflow>
<dataflow id="398" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="88">
</dataflow>
<dataflow id="399" from="gmem_addr" to="gmem_load_req" fromId="58" toId="88">
</dataflow>
<dataflow id="400" from="StgValue_254" to="gmem_load_req" fromId="254" toId="88">
</dataflow>
<dataflow id="401" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="89">
</dataflow>
<dataflow id="402" from="gmem_addr" to="gmem_load_req" fromId="58" toId="89">
</dataflow>
<dataflow id="403" from="StgValue_254" to="gmem_load_req" fromId="254" toId="89">
</dataflow>
<dataflow id="404" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="214" toId="90">
</dataflow>
<dataflow id="405" from="gmem_addr" to="gmem_load_req" fromId="58" toId="90">
</dataflow>
<dataflow id="406" from="StgValue_254" to="gmem_load_req" fromId="254" toId="90">
</dataflow>
<dataflow id="407" from="_ssdm_op_Read.m_axi.i32P" to="gmem_addr_read" fromId="356" toId="91">
</dataflow>
<dataflow id="408" from="gmem_addr" to="gmem_addr_read" fromId="58" toId="91">
</dataflow>
<dataflow id="409" from="gmem_addr_read" to="trunc_ln72" fromId="91" toId="92">
</dataflow>
<dataflow id="410" from="trunc_ln72" to="xor_ln83" fromId="92" toId="93">
</dataflow>
<dataflow id="412" from="StgValue_411" to="xor_ln83" fromId="411" toId="93">
</dataflow>
<dataflow id="414" from="_ssdm_op_WriteReq.m_axi.i32P" to="p_wr_req" fromId="413" toId="94">
</dataflow>
<dataflow id="415" from="gmem_addr_1" to="p_wr_req" fromId="50" toId="94">
</dataflow>
<dataflow id="416" from="StgValue_203" to="p_wr_req" fromId="203" toId="94">
</dataflow>
<dataflow id="417" from="add_ln82" to="phi_ln82" fromId="99" toId="96">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="418" from="br_ln82" to="phi_ln82" fromId="111" toId="96">
<BackEdge/>
</dataflow>
<dataflow id="419" from="StgValue_337" to="phi_ln82" fromId="337" toId="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="420" from="br_ln82" to="phi_ln82" fromId="95" toId="96">
</dataflow>
<dataflow id="421" from="phi_ln82" to="icmp_ln82" fromId="96" toId="97">
</dataflow>
<dataflow id="422" from="StgValue_343" to="icmp_ln82" fromId="343" toId="97">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="345" toId="98">
</dataflow>
<dataflow id="424" from="StgValue_347" to="empty_7" fromId="347" toId="98">
</dataflow>
<dataflow id="425" from="StgValue_347" to="empty_7" fromId="347" toId="98">
</dataflow>
<dataflow id="426" from="StgValue_347" to="empty_7" fromId="347" toId="98">
</dataflow>
<dataflow id="427" from="phi_ln82" to="add_ln82" fromId="96" toId="99">
</dataflow>
<dataflow id="428" from="StgValue_352" to="add_ln82" fromId="352" toId="99">
</dataflow>
<dataflow id="429" from="icmp_ln82" to="br_ln82" fromId="97" toId="100">
</dataflow>
<dataflow id="430" from="phi_ln82" to="trunc_ln82" fromId="96" toId="101">
</dataflow>
<dataflow id="431" from="trunc_ln82" to="select_ln82" fromId="101" toId="102">
</dataflow>
<dataflow id="432" from="v_buff_0_1_0" to="select_ln82" fromId="67" toId="102">
</dataflow>
<dataflow id="433" from="v_buff_0_0_0" to="select_ln82" fromId="68" toId="102">
</dataflow>
<dataflow id="434" from="select_ln82" to="select_ln" fromId="102" toId="103">
</dataflow>
<dataflow id="436" from="StgValue_435" to="select_ln" fromId="435" toId="103">
</dataflow>
<dataflow id="437" from="select_ln82" to="select_ln" fromId="102" toId="104">
</dataflow>
<dataflow id="438" from="StgValue_435" to="select_ln" fromId="435" toId="104">
</dataflow>
<dataflow id="439" from="_ssdm_op_SpecRegionBegin" to="burstwrite_rbegin" fromId="359" toId="105">
</dataflow>
<dataflow id="441" from="burstwrite_OC_region" to="burstwrite_rbegin" fromId="440" toId="105">
</dataflow>
<dataflow id="442" from="_ssdm_op_SpecPipeline" to="empty_8" fromId="363" toId="106">
</dataflow>
<dataflow id="443" from="StgValue_254" to="empty_8" fromId="254" toId="106">
</dataflow>
<dataflow id="444" from="StgValue_254" to="empty_8" fromId="254" toId="106">
</dataflow>
<dataflow id="445" from="StgValue_254" to="empty_8" fromId="254" toId="106">
</dataflow>
<dataflow id="446" from="StgValue_248" to="empty_8" fromId="248" toId="106">
</dataflow>
<dataflow id="448" from="p_str7" to="empty_8" fromId="447" toId="106">
</dataflow>
<dataflow id="449" from="_ssdm_op_SpecLoopName" to="empty_9" fromId="371" toId="107">
</dataflow>
<dataflow id="451" from="memcpy_OC_cur_px_est" to="empty_9" fromId="450" toId="107">
</dataflow>
<dataflow id="452" from="select_ln" to="bitcast_ln82" fromId="104" toId="108">
</dataflow>
<dataflow id="454" from="_ssdm_op_Write.m_axi.i32P" to="write_ln82" fromId="453" toId="109">
</dataflow>
<dataflow id="455" from="gmem_addr_1" to="write_ln82" fromId="50" toId="109">
</dataflow>
<dataflow id="456" from="bitcast_ln82" to="write_ln82" fromId="108" toId="109">
</dataflow>
<dataflow id="458" from="StgValue_457" to="write_ln82" fromId="457" toId="109">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecRegionEnd" to="burstwrite_rend" fromId="382" toId="110">
</dataflow>
<dataflow id="460" from="burstwrite_OC_region" to="burstwrite_rend" fromId="440" toId="110">
</dataflow>
<dataflow id="461" from="burstwrite_rbegin" to="burstwrite_rend" fromId="105" toId="110">
</dataflow>
<dataflow id="463" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="462" toId="112">
</dataflow>
<dataflow id="464" from="gmem_addr_1" to="p_wr_resp" fromId="50" toId="112">
</dataflow>
<dataflow id="465" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="462" toId="113">
</dataflow>
<dataflow id="466" from="gmem_addr_1" to="p_wr_resp" fromId="50" toId="113">
</dataflow>
<dataflow id="467" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="462" toId="114">
</dataflow>
<dataflow id="468" from="gmem_addr_1" to="p_wr_resp" fromId="50" toId="114">
</dataflow>
<dataflow id="469" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="462" toId="115">
</dataflow>
<dataflow id="470" from="gmem_addr_1" to="p_wr_resp" fromId="50" toId="115">
</dataflow>
<dataflow id="471" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="462" toId="116">
</dataflow>
<dataflow id="472" from="gmem_addr_1" to="p_wr_resp" fromId="50" toId="116">
</dataflow>
<dataflow id="473" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="117">
</dataflow>
<dataflow id="474" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="117">
</dataflow>
<dataflow id="475" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="117">
</dataflow>
<dataflow id="476" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="118">
</dataflow>
<dataflow id="477" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="118">
</dataflow>
<dataflow id="478" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="118">
</dataflow>
<dataflow id="479" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="119">
</dataflow>
<dataflow id="480" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="119">
</dataflow>
<dataflow id="481" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="119">
</dataflow>
<dataflow id="482" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="120">
</dataflow>
<dataflow id="483" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="120">
</dataflow>
<dataflow id="484" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="120">
</dataflow>
<dataflow id="485" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="121">
</dataflow>
<dataflow id="486" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="121">
</dataflow>
<dataflow id="487" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="121">
</dataflow>
<dataflow id="488" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="122">
</dataflow>
<dataflow id="489" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="122">
</dataflow>
<dataflow id="490" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="122">
</dataflow>
<dataflow id="491" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_2_req" fromId="214" toId="123">
</dataflow>
<dataflow id="492" from="gmem_addr" to="gmem_load_2_req" fromId="58" toId="123">
</dataflow>
<dataflow id="493" from="StgValue_254" to="gmem_load_2_req" fromId="254" toId="123">
</dataflow>
<dataflow id="494" from="_ssdm_op_Read.m_axi.i32P" to="gmem_addr_read_1" fromId="356" toId="124">
</dataflow>
<dataflow id="495" from="gmem_addr" to="gmem_addr_read_1" fromId="58" toId="124">
</dataflow>
<dataflow id="497" from="_ssdm_op_BitSet.i32.i32.i32.i1" to="tmp_1" fromId="496" toId="125">
</dataflow>
<dataflow id="498" from="gmem_addr_read_1" to="tmp_1" fromId="124" toId="125">
</dataflow>
<dataflow id="499" from="StgValue_248" to="tmp_1" fromId="248" toId="125">
</dataflow>
<dataflow id="500" from="xor_ln83" to="tmp_1" fromId="93" toId="125">
</dataflow>
<dataflow id="501" from="_ssdm_op_WriteReq.m_axi.i32P" to="gmem_addr_req" fromId="413" toId="126">
</dataflow>
<dataflow id="502" from="gmem_addr" to="gmem_addr_req" fromId="58" toId="126">
</dataflow>
<dataflow id="503" from="StgValue_254" to="gmem_addr_req" fromId="254" toId="126">
</dataflow>
<dataflow id="504" from="_ssdm_op_Write.m_axi.i32P" to="write_ln83" fromId="453" toId="127">
</dataflow>
<dataflow id="505" from="gmem_addr" to="write_ln83" fromId="58" toId="127">
</dataflow>
<dataflow id="506" from="tmp_1" to="write_ln83" fromId="125" toId="127">
</dataflow>
<dataflow id="507" from="StgValue_457" to="write_ln83" fromId="457" toId="127">
</dataflow>
<dataflow id="508" from="_ssdm_op_WriteResp.m_axi.i32P" to="gmem_addr_resp" fromId="462" toId="128">
</dataflow>
<dataflow id="509" from="gmem_addr" to="gmem_addr_resp" fromId="58" toId="128">
</dataflow>
<dataflow id="510" from="_ssdm_op_WriteResp.m_axi.i32P" to="gmem_addr_resp" fromId="462" toId="129">
</dataflow>
<dataflow id="511" from="gmem_addr" to="gmem_addr_resp" fromId="58" toId="129">
</dataflow>
<dataflow id="512" from="_ssdm_op_WriteResp.m_axi.i32P" to="gmem_addr_resp" fromId="462" toId="130">
</dataflow>
<dataflow id="513" from="gmem_addr" to="gmem_addr_resp" fromId="58" toId="130">
</dataflow>
<dataflow id="514" from="_ssdm_op_WriteResp.m_axi.i32P" to="gmem_addr_resp" fromId="462" toId="131">
</dataflow>
<dataflow id="515" from="gmem_addr" to="gmem_addr_resp" fromId="58" toId="131">
</dataflow>
<dataflow id="516" from="_ssdm_op_WriteResp.m_axi.i32P" to="gmem_addr_resp" fromId="462" toId="132">
</dataflow>
<dataflow id="517" from="gmem_addr" to="gmem_addr_resp" fromId="58" toId="132">
</dataflow>
<dataflow id="518" from="icmp_ln71" to="StgValue_9" fromId="70" toId="9">
</dataflow>
<dataflow id="519" from="icmp_ln71" to="StgValue_10" fromId="70" toId="10">
</dataflow>
<dataflow id="520" from="icmp_ln71" to="StgValue_11" fromId="70" toId="11">
</dataflow>
<dataflow id="521" from="icmp_ln82" to="StgValue_21" fromId="97" toId="21">
</dataflow>
<dataflow id="522" from="icmp_ln82" to="StgValue_22" fromId="97" toId="22">
</dataflow>
<dataflow id="523" from="icmp_ln82" to="StgValue_23" fromId="97" toId="23">
</dataflow>
<dataflow id="524" from="icmp_ln82" to="StgValue_24" fromId="97" toId="24">
</dataflow>
</dataflows>


</stg>
