5 18 1fd81 8 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (named_block4.vcd) 2 -o (named_block4.cdd) 2 -v (named_block4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 named_block4.v 8 32 1 
2 1 13 13 13 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 10 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 1 7 1 0 1
3 1 main.foo "main.foo" 0 named_block4.v 13 16 1 
2 2 14 14 14 50005 1 0 1008 0 0 32 48 5 0
2 3 14 14 14 40005 b 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 15 15 15 80008 3 1 100c 0 0 1 1 b
2 5 15 15 15 40004 0 1 1410 0 0 1 1 a
2 6 15 15 15 40008 5 37 e 4 5
4 3 11 6 0 3
4 6 0 0 0 3
3 1 main.u$0 "main.u$0" 0 named_block4.v 18 30 1 
