## list of legal macros for final design delivery
#
[LAY]dwc_ddrphy_bitslice/dwc_ddrphy_txrxdq_ew/layout
[SCH]dwc_ddrphy_bitslice/dwc_ddrphy_txrxdq_ew/schematic
#
[LAY]dwc_ddrphy_bitslice/dwc_ddrphy_txrxdqs_ew/layout
[SCH]dwc_ddrphy_bitslice/dwc_ddrphy_txrxdqs_ew/schematic
#
[LAY]dwc_ddrphy_bitslice/dwc_ddrphy_txrxac_ew/layout
[SCH]dwc_ddrphy_bitslice/dwc_ddrphy_txrxac_ew/schematic
#
[LAY]dwc_ddrphy_bitslice/dwc_ddrphy_memreset_ew/layout
[SCH]dwc_ddrphy_bitslice/dwc_ddrphy_memreset_ew/schematic
#
[LAY]dwc_ddrphy_bitslice/dwc_ddrphy_techrevision/layout
[SCH]dwc_ddrphy_bitslice/dwc_ddrphy_techrevision/schematic
#
[LAY]dwc_ddrphy_vreg/dwc_ddrphy_vregvsh_ew/layout
[SCH]dwc_ddrphy_vreg/dwc_ddrphy_vregvsh_ew/schematic
#
[LAY]dwc_ddrphy_lstx/dwc_ddrphy_lstx_ew/layout
[SCH]dwc_ddrphy_lstx/dwc_ddrphy_lstx_ew/schematic
#
[LAY]dwc_ddrphy_ddl/dwc_ddrphy_lcdl/layout
[SCH]dwc_ddrphy_ddl/dwc_ddrphy_lcdl/schematic
#
[LAY]dwc_ddrphy_clktree/dwc_ddrphy_clk_master/layout
[SCH]dwc_ddrphy_clktree/dwc_ddrphy_clk_master/schematic
#
[LAY]dwc_ddrphy_clktree/dwc_ddrphy_clk_rx/layout
[SCH]dwc_ddrphy_clktree/dwc_ddrphy_clk_rx/schematic
#
[LAY]dwc_ddrphy_clktree/dwc_ddrphy_clktree_repeater/layout
[SCH]dwc_ddrphy_clktree/dwc_ddrphy_clktree_repeater/schematic
#
[LAY]dwc_ddrphy_clktree/dwc_ddrphy_datclkdrv/layout
[SCH]dwc_ddrphy_clktree/dwc_ddrphy_datclkdrv/schematic
#
[LAY]dwc_ddrphy_cmpana/dwc_ddrphy_cmpana/layout
[SCH]dwc_ddrphy_cmpana/dwc_ddrphy_cmpana/schematic
#
[LAY]dwc_ddrphy_por/dwc_ddrphy_por/layout
[SCH]dwc_ddrphy_por/dwc_ddrphy_por/schematic
#
[LAY]dwc_ddrphy_vref/dwc_ddrphy_vrefglobal/layout
[SCH]dwc_ddrphy_vref/dwc_ddrphy_vrefglobal/schematic
#
## decap and ESD clamps
#
[LAY]dwc_ddrphy_clamp/dwc_ddrphy_vddqclamp_ew/layout
[SCH]dwc_ddrphy_clamp/dwc_ddrphy_vddqclamp_ew/schematic
#
[LAY]dwc_ddrphy_clamp/dwc_ddrphy_vaaclamp/layout
[SCH]dwc_ddrphy_clamp/dwc_ddrphy_vaaclamp/schematic
#
[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvaa_tile/layout
[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvaa_tile/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_ns/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_ns/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_acx4_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_acx4_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_dbyte_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_dbyte_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_master/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvsh_master/schematic
#
[LAY]dwc_ddrphy_decap/dwc_ddrphy_utility_cells/layout
[SCH]dwc_ddrphy_decap/dwc_ddrphy_utility_cells/schematic
#
[LAY]dwc_ddrphy_utility/dwc_ddrphy_utility_blocks/layout
[SCH]dwc_ddrphy_utility/dwc_ddrphy_utility_blocks/schematic
#
[LAY]dwc_ddrphy_testbenches/dwc_ddrphy_pllshim/layout
[SCH]dwc_ddrphy_testbenches/dwc_ddrphy_pllshim/schematic
#
[LAY]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphyacx4_top_ew/layout
[SCH]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphyacx4_top_ew/schematic
#
[LAY]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphydbyte_top_ew/layout
[SCH]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphydbyte_top_ew/schematic
#
[LAY]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphymaster_top/layout
[SCH]dwc_ddrphycover/dwc_ddrphycover_dwc_ddrphymaster_top/schematic
#
## TC only cells
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_tile/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_tile/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_ns/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvdd_ns/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddhd_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddhd_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddhd_ns/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddhd_ns/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_acx4_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_acx4_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_dbyte_ew/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_dbyte_ew/schematic
#
#[LAY]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_master/layout
#[SCH]dwc_ddrphy_decap/dwc_ddrphy_decapvddq_master/schematic
#
#[LAY]dwc_ddrphy_clamp/dwc_ddrphy_vddclamp_ew/layout
#[SCH]dwc_ddrphy_clamp/dwc_ddrphy_vddclamp_ew/schematic
#
#[LAY]dwc_ddrphy_rx/dwc_ddrphy_rxdqs_ew/layout
#[SCH]dwc_ddrphy_rx/dwc_ddrphy_rxdqs_ew/schematic
#
#[LAY]unit_esd/ioesd_hbm_9a_ew/layout
#[SCH]unit_esd/ioesd_hbm_9a_ew/schematic
