#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5e631ee94310 .scope module, "memory_cell_test" "memory_cell_test" 2 4;
 .timescale -11 -12;
v0x5e631eeb29e0_0 .net "addr", 7 0, L_0x5e631eeb36a0;  1 drivers
v0x5e631eeb2af0_0 .var "addr_before", 7 0;
v0x5e631eeb2bc0_0 .var "check_data", 7 0;
v0x5e631eeb2ce0_0 .var "clk", 0 0;
v0x5e631eeb2d80_0 .net "eq", 0 0, L_0x5e631eeb35b0;  1 drivers
v0x5e631eeb2ec0_0 .var "input_data", 7 0;
v0x5e631eeb2f60_0 .net "output_data", 7 0, v0x5e631eeb24b0_0;  1 drivers
v0x5e631eeb3050_0 .var "reset", 0 0;
v0x5e631eeb30f0_0 .var "wen", 0 0;
E_0x5e631ee961a0 .event posedge, v0x5e631eeb20a0_0;
S_0x5e631ee944a0 .scope module, "CELL" "memory_cell" 2 41, 3 4 0, S_0x5e631ee94310;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "priority_wen";
    .port_info 4 /INPUT 8 "input_data";
    .port_info 5 /INPUT 8 "check_data";
    .port_info 6 /INPUT 8 "input_addr";
    .port_info 7 /OUTPUT 1 "eq";
    .port_info 8 /OUTPUT 8 "output_addr";
    .port_info 9 /OUTPUT 8 "output_data";
P_0x5e631ee58d60 .param/l "ADDR_SIZE" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x5e631ee58da0 .param/l "CELL_ADDR" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x5e631ee58de0 .param/l "CELL_SIZE" 0 3 5, +C4<00000000000000000000000000001000>;
L_0x7c4330e800a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e631eeb1de0_0 .net/2u *"_ivl_0", 7 0, L_0x7c4330e800a8;  1 drivers
v0x5e631eeb1ec0_0 .var "cell_addr", 7 0;
v0x5e631eeb1fa0_0 .net "check_data", 7 0, v0x5e631eeb2bc0_0;  1 drivers
v0x5e631eeb20a0_0 .net "clk", 0 0, v0x5e631eeb2ce0_0;  1 drivers
v0x5e631eeb2140_0 .net "eq", 0 0, L_0x5e631eeb35b0;  alias, 1 drivers
v0x5e631eeb2230_0 .net "input_addr", 7 0, v0x5e631eeb2af0_0;  1 drivers
v0x5e631eeb22f0_0 .net "input_data", 7 0, v0x5e631eeb2ec0_0;  1 drivers
v0x5e631eeb23d0_0 .net "output_addr", 7 0, L_0x5e631eeb36a0;  alias, 1 drivers
v0x5e631eeb24b0_0 .var "output_data", 7 0;
v0x5e631eeb25a0_0 .net "priority_wen", 0 0, v0x5e631eeb30f0_0;  1 drivers
v0x5e631eeb2640_0 .net "reset", 0 0, v0x5e631eeb3050_0;  1 drivers
v0x5e631eeb2700_0 .net "temp_data", 7 0, L_0x5e631eeb3190;  1 drivers
v0x5e631eeb27c0_0 .net "wen", 0 0, v0x5e631eeb30f0_0;  alias, 1 drivers
E_0x5e631ee96660/0 .event negedge, v0x5e631eeb2640_0;
E_0x5e631ee96660/1 .event posedge, v0x5e631eeb20a0_0;
E_0x5e631ee96660 .event/or E_0x5e631ee96660/0, E_0x5e631ee96660/1;
L_0x5e631eeb36a0 .functor MUXZ 8, L_0x7c4330e800a8, v0x5e631eeb1ec0_0, L_0x5e631eeb35b0, C4<>;
S_0x5e631ee96ef0 .scope module, "DD1" "XOR" 3 29, 4 1 0, S_0x5e631ee944a0;
 .timescale -11 -12;
    .port_info 0 /INPUT 8 "in_1";
    .port_info 1 /INPUT 8 "in_2";
    .port_info 2 /OUTPUT 8 "out";
P_0x5e631ee970d0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x5e631eeb3190 .functor XOR 8, v0x5e631eeb2bc0_0, v0x5e631eeb24b0_0, C4<00000000>, C4<00000000>;
v0x5e631ee974f0_0 .net "in_1", 7 0, v0x5e631eeb2bc0_0;  alias, 1 drivers
v0x5e631ee97380_0 .net "in_2", 7 0, v0x5e631eeb24b0_0;  alias, 1 drivers
v0x5e631eeb1340_0 .net "out", 7 0, L_0x5e631eeb3190;  alias, 1 drivers
S_0x5e631eeb14b0 .scope module, "DD2" "NOR" 3 37, 5 1 0, S_0x5e631ee944a0;
 .timescale -11 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x5e631eeb1690 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
L_0x5e631eeb3330 .functor NOT 1, L_0x5e631eeb3200, C4<0>, C4<0>, C4<0>;
v0x5e631eeb1760_0 .net *"_ivl_1", 0 0, L_0x5e631eeb3200;  1 drivers
v0x5e631eeb1840_0 .net *"_ivl_2", 0 0, L_0x5e631eeb3330;  1 drivers
L_0x7c4330e80018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e631eeb1920_0 .net/2s *"_ivl_4", 1 0, L_0x7c4330e80018;  1 drivers
L_0x7c4330e80060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e631eeb1a10_0 .net/2s *"_ivl_6", 1 0, L_0x7c4330e80060;  1 drivers
v0x5e631eeb1af0_0 .net *"_ivl_8", 1 0, L_0x5e631eeb33f0;  1 drivers
v0x5e631eeb1c20_0 .net "in", 7 0, L_0x5e631eeb3190;  alias, 1 drivers
v0x5e631eeb1ce0_0 .net "out", 0 0, L_0x5e631eeb35b0;  alias, 1 drivers
L_0x5e631eeb3200 .reduce/or L_0x5e631eeb3190;
L_0x5e631eeb33f0 .functor MUXZ 2, L_0x7c4330e80060, L_0x7c4330e80018, L_0x5e631eeb3330, C4<>;
L_0x5e631eeb35b0 .part L_0x5e631eeb33f0, 0, 1;
    .scope S_0x5e631ee944a0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e631eeb24b0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5e631eeb1ec0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5e631ee944a0;
T_1 ;
    %wait E_0x5e631ee96660;
    %load/vec4 v0x5e631eeb2640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e631eeb24b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e631eeb27c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0x5e631eeb1ec0_0;
    %load/vec4 v0x5e631eeb2230_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0x5e631eeb25a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5e631eeb22f0_0;
    %assign/vec4 v0x5e631eeb24b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e631ee94310;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e631eeb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e631eeb30f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e631eeb3050_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5e631eeb2ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e631eeb2bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e631eeb2af0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5e631ee94310;
T_3 ;
    %vpi_call 2 8 "$dumpfile", "memory_cell_simulation.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e631ee94310 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5e631ee94310;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0x5e631eeb2ce0_0;
    %inv;
    %assign/vec4 v0x5e631eeb2ce0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e631ee94310;
T_5 ;
    %wait E_0x5e631ee961a0;
    %load/vec4 v0x5e631eeb30f0_0;
    %inv;
    %assign/vec4 v0x5e631eeb30f0_0, 0;
    %load/vec4 v0x5e631eeb2ec0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5e631eeb2ec0_0, 0;
    %load/vec4 v0x5e631eeb2bc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e631eeb2bc0_0, 0;
    %load/vec4 v0x5e631eeb2af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e631eeb2af0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e631ee94310;
T_6 ;
    %delay 50000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbenches/memory_cell_tb.v";
    "code/memory_cell.v";
    "code//XOR.v";
    "code//NOR.v";
