{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586918176941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586918176943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:36:15 2020 " "Processing started: Tue Apr 14 19:36:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586918176943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586918176943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586918176944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1586918177502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "narrator_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file narrator_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 narrator_ctrl " "Found entity 1: narrator_ctrl" {  } { { "narrator_ctrl.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/narrator_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8b10b " "Found entity 1: encoder_8b10b" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918186076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/decoder_8b10b.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(71) " "Verilog HDL warning at picoblaze_template.v(71): extended using \"x\" or \"z\"" {  } { { "picoblaze_template.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/picoblaze_template.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586918186078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "picoblaze_template.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/picoblaze_template.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918186970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918186970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_flash " "Found entity 1: read_flash" {  } { { "read_flash.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/read_flash.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_control " "Found entity 1: audio_control" {  } { { "audio_control.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START address_control.sv(5) " "Verilog HDL Declaration information at address_control.sv(5): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "address_control.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/address_control.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918187363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE address_control.sv(11) " "Verilog HDL Declaration information at address_control.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "address_control.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/address_control.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586918187363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_control " "Found entity 1: address_control" {  } { { "address_control.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/address_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_intensity.sv(22) " "Verilog HDL information at audio_intensity.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "audio_intensity.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1586918187365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_intensity.sv 3 3 " "Found 3 design units, including 3 entities, in source file audio_intensity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_intensity " "Found entity 1: audio_intensity" {  } { { "audio_intensity.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187366 ""} { "Info" "ISGN_ENTITY_NAME" "2 reverse_bits " "Found entity 2: reverse_bits" {  } { { "audio_intensity.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187366 ""} { "Info" "ISGN_ENTITY_NAME" "3 absolute_value " "Found entity 3: absolute_value" {  } { { "audio_intensity.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918187366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586918187413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sample_Clk_Signal simple_ipod_solution.v(219) " "Verilog HDL or VHDL warning at simple_ipod_solution.v(219): object \"Sample_Clk_Signal\" assigned a value but never read" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586918187418 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Seven_Seg_Data simple_ipod_solution.v(759) " "Verilog HDL or VHDL warning at simple_ipod_solution.v(759): object \"Seven_Seg_Data\" assigned a value but never read" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586918187418 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(695) " "Verilog HDL assignment warning at simple_ipod_solution.v(695): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187423 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(753) " "Verilog HDL assignment warning at simple_ipod_solution.v(753): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(761) " "Verilog HDL assignment warning at simple_ipod_solution.v(761): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(762) " "Verilog HDL assignment warning at simple_ipod_solution.v(762): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(763) " "Verilog HDL assignment warning at simple_ipod_solution.v(763): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(764) " "Verilog HDL assignment warning at simple_ipod_solution.v(764): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(765) " "Verilog HDL assignment warning at simple_ipod_solution.v(765): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(766) " "Verilog HDL assignment warning at simple_ipod_solution.v(766): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187424 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED\[1..0\] 0 simple_ipod_solution.v(126) " "Net \"LED\[1..0\]\" at simple_ipod_solution.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(108) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(108) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(109) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(109) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(110) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(110) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(111) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(111) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(112) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(112) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(113) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(115) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(116) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(117) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(118) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(118) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918187427 "|simple_ipod_solution"}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918187468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:syncKEY2 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:syncKEY2\"" {  } { { "simple_ipod_solution.v" "syncKEY2" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_template picoblaze_template:picoblaze_template_inst " "Elaborating entity \"picoblaze_template\" for hierarchy \"picoblaze_template:picoblaze_template_inst\"" {  } { { "simple_ipod_solution.v" "picoblaze_template_inst" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187479 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1586918187572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pacoblaze/pacoblaze3.v 6 6 " "Using design file pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918187575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918187575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "picoblaze_template.v" "led_8seg_kcpsm" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/picoblaze_template.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586918187583 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187585 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187585 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187585 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1586918187587 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187613 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1586918187614 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187634 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1586918187634 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187686 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "c:/users/jcron/onedrive/documents/university/winter2020semester/cpen311/final_project/adapted_lab2/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "picoblaze_template.v" "pacoblaze_instruction_memory_inst" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/picoblaze_template.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918187815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918187835 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "narrator_ctrl narrator_ctrl:select_phoneme " "Elaborating entity \"narrator_ctrl\" for hierarchy \"narrator_ctrl:select_phoneme\"" {  } { { "simple_ipod_solution.v" "select_phoneme" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset async_trap_and_reset:sync_slow_clk " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"async_trap_and_reset:sync_slow_clk\"" {  } { { "simple_ipod_solution.v" "sync_slow_clk" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_control address_control:next_address " "Elaborating entity \"address_control\" for hierarchy \"address_control:next_address\"" {  } { { "simple_ipod_solution.v" "next_address" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_control audio_control:song_control " "Elaborating entity \"audio_control\" for hierarchy \"audio_control:song_control\"" {  } { { "simple_ipod_solution.v" "song_control" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_intensity audio_intensity:volume " "Elaborating entity \"audio_intensity\" for hierarchy \"audio_intensity:volume\"" {  } { { "simple_ipod_solution.v" "volume" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_bits audio_intensity:volume\|reverse_bits:reverse " "Elaborating entity \"reverse_bits\" for hierarchy \"audio_intensity:volume\|reverse_bits:reverse\"" {  } { { "audio_intensity.sv" "reverse" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value audio_intensity:volume\|absolute_value:take_abs " "Elaborating entity \"absolute_value\" for hierarchy \"audio_intensity:volume\|absolute_value:take_abs\"" {  } { { "audio_intensity.sv" "take_abs" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/audio_intensity.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_flash read_flash:sample_control " "Elaborating entity \"read_flash\" for hierarchy \"read_flash:sample_control\"" {  } { { "simple_ipod_solution.v" "sample_control" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918188395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918188395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:generate_audio_clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:generate_audio_clk\"" {  } { { "simple_ipod_solution.v" "generate_audio_clk" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_8b10b encoder_8b10b:serial_encoding " "Elaborating entity \"encoder_8b10b\" for hierarchy \"encoder_8b10b:serial_encoding\"" {  } { { "simple_ipod_solution.v" "serial_encoding" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalk encoder_8b10b.v(93) " "Verilog HDL or VHDL warning at encoder_8b10b.v(93): object \"illegalk\" assigned a value but never read" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586918188485 "|simple_ipod_solution|encoder_8b10b:serial_encoding"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tst encoder_8b10b.v(112) " "Verilog HDL or VHDL warning at encoder_8b10b.v(112): object \"tst\" assigned a value but never read" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/encoder_8b10b.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586918188485 "|simple_ipod_solution|encoder_8b10b:serial_encoding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8b10b decoder_8b10b:serial_decoding " "Elaborating entity \"decoder_8b10b\" for hierarchy \"decoder_8b10b:serial_decoding\"" {  } { { "simple_ipod_solution.v" "serial_decoding" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918188540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918188540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188541 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918188542 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586918188542 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918188628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918188628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188628 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918188661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586918188661 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586918188662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918188664 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586918188665 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586918188923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918192507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918192507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918193884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918193884 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918194260 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1586918194316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918200440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918200582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918201956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918201977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918202013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918202040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1586918202041 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1586918202748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918202874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918202885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918202892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202921 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918202921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586918202931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586918202931 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1586918204507 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1586918206923 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 99 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 100 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1586918207062 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1586918207062 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918207914 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918207914 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918207914 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918207914 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1586918207914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1586918207918 "|simple_ipod_solution|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1586918207918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918208136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1586918209052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918209394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1586918209769 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 613 0 0 581 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 581 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1586918210991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1586918211198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211198 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "303 " "Optimize away 303 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "doublesync:key2_doublsync\|reg2 " "Node: \"doublesync:key2_doublsync\|reg2\"" {  } { { "doublesync.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/doublesync.v" 19 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "doublesync:key2_doublsync\|reg1 " "Node: \"doublesync:key2_doublsync\|reg1\"" {  } { { "doublesync.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/doublesync.v" 9 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_mem_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_mem_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[2\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[2\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[4\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[4\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[5\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[5\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[6\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[6\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[7\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[7\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[8\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[8\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[9\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[9\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[10\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[10\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[11\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[11\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[12\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[12\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[14\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[14\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[0\] " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[0\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_val\[1\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_val\[1\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[0\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[0\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[2\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[2\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[8\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[8\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[7\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[7\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[6\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[6\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[5\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[5\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[4\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[4\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[3\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[3\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[14\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[14\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[13\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[13\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[12\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[12\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[11\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[11\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[10\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[10\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[9\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[9\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[20\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[20\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[19\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[19\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[18\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[18\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[17\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[17\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[16\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[16\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[15\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[15\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[1\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[1\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[31\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[31\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[30\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[30\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[29\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[29\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[28\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[28\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[27\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[27\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[26\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[26\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[25\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[25\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[24\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[24\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[23\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[23\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[22\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[22\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[21\] " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|count_reg\[21\]\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg_temp " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg_temp\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync3 " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync3\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync2 " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync2\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync1 " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_sync1\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_capture " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_capture\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918211653 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1586918211653 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586918212245 "|simple_ipod_solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1586918212245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7788 " "Implemented 7788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1586918212267 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1586918212267 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1586918212267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7296 " "Implemented 7296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1586918212267 ""} { "Info" "ICUT_CUT_TM_RAMS" "298 " "Implemented 298 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1586918212267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1586918212267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586918212434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 19:36:52 2020 " "Processing ended: Tue Apr 14 19:36:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586918212434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586918212434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586918212434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586918212434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586918216058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586918216059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:36:54 2020 " "Processing started: Tue Apr 14 19:36:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586918216059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586918216059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --floorplan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --floorplan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586918216059 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586918216227 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1586918216227 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1586918216228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1586918216516 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586918216789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586918216839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586918216839 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1586918217979 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586918217984 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586918228913 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 723 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 723 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1586918229566 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586918229566 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918230221 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918230831 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586918230831 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918230836 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1586918235728 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "93 " "Following 93 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 238 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 147 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 148 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 149 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 150 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 151 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 152 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 153 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 154 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 155 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 156 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 157 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 158 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 159 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 160 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 161 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 162 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 163 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 164 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 165 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 166 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 167 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 168 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 169 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 170 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 184 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 185 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 186 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 188 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 190 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 191 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 196 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 197 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 200 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 201 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 202 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 203 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 204 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 205 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 206 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 207 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 210 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 212 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 213 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 214 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 215 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 216 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 217 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 218 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 219 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 220 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 221 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 222 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 224 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 225 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 227 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 229 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 230 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 231 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 233 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 234 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 237 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 240 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 244 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 245 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918235805 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1586918235805 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1586918236313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5551 " "Peak virtual memory: 5551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586918236397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 19:37:16 2020 " "Processing ended: Tue Apr 14 19:37:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586918236397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586918236397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586918236397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586918236397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586918239579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586918239580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:37:18 2020 " "Processing started: Tue Apr 14 19:37:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586918239580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586918239580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586918239580 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586918239702 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1586918239703 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1586918239703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1586918239981 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586918240231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586918240276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586918240276 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1586918240813 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1586918241158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586918241161 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1586918241283 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586918251655 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 723 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 723 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1586918252300 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586918252300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918252939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586918253029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586918253047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586918253081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586918253103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586918253104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586918253115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255298 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255298 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255298 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1586918255298 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1586918255298 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586918255366 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " "create_clock -period 40.000 -name async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name CLK_25 CLK_25 " "create_clock -period 40.000 -name CLK_25 CLK_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255376 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1586918255376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586918255377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1586918255479 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1586918255493 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " "  40.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       CLK_25 " "  40.000       CLK_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:ps2c_doublsync\|reg2 " "  40.000 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready " "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1586918255495 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1586918255495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586918256026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1586918256039 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586918256039 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1586918256153 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586918257543 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586918258960 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1586918260772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586918261609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586918261643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586918261643 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586918261654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586918262454 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1586918262466 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586918262466 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1586918263150 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586918263150 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918263154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586918269068 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586918271262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918279518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586918284632 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586918292040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918292040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586918295480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1586918309937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586918309937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918316426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.71 " "Total time spent on timing analysis during the Fitter is 13.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1586918325923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586918326162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586918329215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586918329354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586918332186 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586918362257 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1586918362906 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "93 " "Following 93 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 238 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 147 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 148 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 149 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 150 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 151 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 152 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 153 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 154 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 155 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 156 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 157 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 158 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 159 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 160 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 161 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 162 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 163 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 164 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 165 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 166 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 167 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 168 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 169 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 170 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 184 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 185 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 186 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 188 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 190 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 191 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 196 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 197 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 200 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 201 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 202 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 203 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 204 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 205 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 206 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 207 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 210 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 212 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 213 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 214 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 215 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 216 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 217 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 218 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 219 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 220 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 221 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 222 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 224 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 225 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 227 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 229 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 230 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 231 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 233 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 234 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 237 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 240 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 244 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/" { { 0 { 0 ""} 0 245 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1586918363005 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1586918363005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.fit.smsg " "Generated suppressed messages file C:/Users/jcron/OneDrive/Documents/University/Winter2020Semester/CPEN311/Final_project/adapted_lab2/simple_ipod_solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586918363899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6948 " "Peak virtual memory: 6948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586918368701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 19:39:28 2020 " "Processing ended: Tue Apr 14 19:39:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586918368701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586918368701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586918368701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586918368701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586918371902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586918371904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:39:30 2020 " "Processing started: Tue Apr 14 19:39:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586918371904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586918371904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586918371904 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586918383446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586918387334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 19:39:47 2020 " "Processing ended: Tue Apr 14 19:39:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586918387334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586918387334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586918387334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586918387334 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586918388032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586918390715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586918390716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:39:49 2020 " "Processing started: Tue Apr 14 19:39:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586918390716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586918390716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_ipod_solution -c simple_ipod_solution " "Command: quartus_sta simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586918390716 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1586918390867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1586918392388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1586918392437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1586918392437 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1586918394410 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1586918394410 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1586918394487 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " "create_clock -period 40.000 -name async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name CLK_25 CLK_25 " "create_clock -period 40.000 -name CLK_25 CLK_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1586918394497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1586918394498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1586918410785 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1586918410796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.660 " "Worst-case setup slack is 4.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.660               0.000 CLOCK_50  " "    4.660               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.879               0.000 altera_reserved_tck  " "    8.879               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.186               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]  " "   11.186               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.586               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   14.586               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.794               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.794               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.087               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   15.087               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.358               0.000 doublesync:ps2c_doublsync\|reg2  " "   16.358               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.432               0.000 CLK_25  " "   16.432               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.189               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   17.189               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.310               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.310               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.599               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.599               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.863               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.863               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1586918411149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 CLOCK_50  " "    0.024               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 CLK_25  " "    0.122               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]  " "    0.268               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 altera_reserved_tck  " "    0.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.400               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.532               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 doublesync:ps2c_doublsync\|reg2  " "    0.589               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.612               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.615               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.128               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.128               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.682               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   20.682               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1586918411248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.070 " "Worst-case recovery slack is 4.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.070               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    4.070               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.179               0.000 doublesync:ps2c_doublsync\|reg2  " "    4.179               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.316               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "    4.316               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.908               0.000 speed_down_event_trigger  " "    4.908               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.970               0.000 speed_up_event_trigger  " "    4.970               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.554               0.000 CLOCK_50  " "    6.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.471               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   12.471               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.646               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   13.646               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.951               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   13.951               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.131               0.000 altera_reserved_tck  " "   15.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.232               0.000 CLK_25  " "   37.232               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1586918411293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 CLOCK_50  " "    0.555               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 altera_reserved_tck  " "    0.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 CLK_25  " "    1.064               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.372               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.372               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.976               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.976               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.067               0.000 doublesync:ps2c_doublsync\|reg2  " "    4.067               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.977               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "    4.977               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.285               0.000 speed_up_event_trigger  " "   13.285               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.327               0.000 speed_down_event_trigger  " "   13.327               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.797               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   13.797               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.982               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   13.982               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1586918411332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.522 " "Worst-case minimum pulse width slack is 8.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.522               0.000 CLOCK_50  " "    8.522               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.096               0.000 altera_reserved_tck  " "   15.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.134               0.000 CLK_25  " "   19.134               0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.155               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.155               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.189               0.000 doublesync:ps2c_doublsync\|reg2  " "   19.189               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.237               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.237               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.314               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\]  " "   19.314               0.000 async_trap_and_reset:sync_slow_clk\|sync_srl16_inferred\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.315               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.315               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.326               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.326               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.346               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.346               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.347               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.347               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.354               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   19.354               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.388               0.000 speed_up_event_trigger  " "   19.388               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   19.407               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.408               0.000 Generate_Arbitrary_Divided_Clk32:generate_audio_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.410               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   19.410               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.410               0.000 speed_down_event_trigger  " "   19.410               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1586918411343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.500 ns " "Worst Case Available Settling Time: 23.500 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1586918411497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1586918412486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1586918412486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586918412729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 19:40:12 2020 " "Processing ended: Tue Apr 14 19:40:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586918412729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586918412729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586918412729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586918412729 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 338 s " "Quartus II Full Compilation was successful. 0 errors, 338 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586918413487 ""}
